###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       142549   # Number of WRITE/WRITEP commands
num_reads_done                 =       698965   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526095   # Number of read row buffer hits
num_read_cmds                  =       698964   # Number of READ/READP commands
num_writes_done                =       142555   # Number of read requests issued
num_write_row_hits             =       103547   # Number of write row buffer hits
num_act_cmds                   =       212701   # Number of ACT commands
num_pre_cmds                   =       212676   # Number of PRE commands
num_ondemand_pres              =       190023   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9358161   # Cyles of rank active rank.0
rank_active_cycles.1           =      9139496   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       641839   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       860504   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       788917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12338   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9451   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3545   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          805   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          945   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1058   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1098   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1987   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19950   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          256   # Write cmd latency (cycles)
write_latency[60-79]           =          417   # Write cmd latency (cycles)
write_latency[80-99]           =          876   # Write cmd latency (cycles)
write_latency[100-119]         =         1718   # Write cmd latency (cycles)
write_latency[120-139]         =         3195   # Write cmd latency (cycles)
write_latency[140-159]         =         4650   # Write cmd latency (cycles)
write_latency[160-179]         =         6065   # Write cmd latency (cycles)
write_latency[180-199]         =         6430   # Write cmd latency (cycles)
write_latency[200-]            =       118733   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       262314   # Read request latency (cycles)
read_latency[40-59]            =        81790   # Read request latency (cycles)
read_latency[60-79]            =       104813   # Read request latency (cycles)
read_latency[80-99]            =        47326   # Read request latency (cycles)
read_latency[100-119]          =        34728   # Read request latency (cycles)
read_latency[120-139]          =        27059   # Read request latency (cycles)
read_latency[140-159]          =        17197   # Read request latency (cycles)
read_latency[160-179]          =        13224   # Read request latency (cycles)
read_latency[180-199]          =        10545   # Read request latency (cycles)
read_latency[200-]             =        99968   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.11605e+08   # Write energy
read_energy                    =  2.81822e+09   # Read energy
act_energy                     =   5.8195e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.08083e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.13042e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83949e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70305e+09   # Active standby energy rank.1
average_read_latency           =       118.18   # Average read request latency (cycles)
average_interarrival           =      11.8832   # Average request interarrival latency (cycles)
total_energy                   =  1.70801e+10   # Total energy (pJ)
average_power                  =      1708.01   # Average power (mW)
average_bandwidth              =      7.18097   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       149420   # Number of WRITE/WRITEP commands
num_reads_done                 =       771815   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582456   # Number of read row buffer hits
num_read_cmds                  =       771810   # Number of READ/READP commands
num_writes_done                =       149425   # Number of read requests issued
num_write_row_hits             =       106382   # Number of write row buffer hits
num_act_cmds                   =       233606   # Number of ACT commands
num_pre_cmds                   =       233576   # Number of PRE commands
num_ondemand_pres              =       210035   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9249218   # Cyles of rank active rank.0
rank_active_cycles.1           =      9230518   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       750782   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       769482   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       871189   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9986   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9629   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3244   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          785   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          955   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1431   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1063   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1153   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2015   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19791   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          130   # Write cmd latency (cycles)
write_latency[40-59]           =          134   # Write cmd latency (cycles)
write_latency[60-79]           =          212   # Write cmd latency (cycles)
write_latency[80-99]           =          551   # Write cmd latency (cycles)
write_latency[100-119]         =         1091   # Write cmd latency (cycles)
write_latency[120-139]         =         1971   # Write cmd latency (cycles)
write_latency[140-159]         =         3146   # Write cmd latency (cycles)
write_latency[160-179]         =         4101   # Write cmd latency (cycles)
write_latency[180-199]         =         5161   # Write cmd latency (cycles)
write_latency[200-]            =       132916   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       262712   # Read request latency (cycles)
read_latency[40-59]            =        85576   # Read request latency (cycles)
read_latency[60-79]            =       103841   # Read request latency (cycles)
read_latency[80-99]            =        52716   # Read request latency (cycles)
read_latency[100-119]          =        39245   # Read request latency (cycles)
read_latency[120-139]          =        31545   # Read request latency (cycles)
read_latency[140-159]          =        21994   # Read request latency (cycles)
read_latency[160-179]          =        17295   # Read request latency (cycles)
read_latency[180-199]          =        14228   # Read request latency (cycles)
read_latency[200-]             =       142660   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.45905e+08   # Write energy
read_energy                    =  3.11194e+09   # Read energy
act_energy                     =  6.39146e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.60375e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69351e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77151e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75984e+09   # Active standby energy rank.1
average_read_latency           =      147.364   # Average read request latency (cycles)
average_interarrival           =      10.8549   # Average request interarrival latency (cycles)
total_energy                   =  1.74627e+10   # Total energy (pJ)
average_power                  =      1746.27   # Average power (mW)
average_bandwidth              =      7.86125   # Average bandwidth
