# Day - 11
Design and verify a 4-bit parallel to serial converter with valid and empty indication.(PISO)

## Interface Definition - 
```verilog

```
