

================================================================
== Vitis HLS Report for 'true_table_4_s'
================================================================
* Date:           Mon Feb  3 14:21:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                    |                                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52  |true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32  |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60                     |true_table_4_Pipeline_TRUE_TABLE_READ                     |        ?|        ?|          ?|          ?|     0|     0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       83|      288|    -|
|Memory               |        0|     -|        2|       36|    0|
|Multiplexer          |        -|     -|        0|      155|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       95|      481|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60                     |true_table_4_Pipeline_TRUE_TABLE_READ                     |        0|   0|   8|   91|    0|
    |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52  |true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32  |        0|   0|  75|  197|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                               |                                                          |        0|   0|  83|  288|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |truetable_U  |true_table_4_s_truetable_RAM_AUTO_1R1W  |        0|  2|  36|    0|  1024|    1|     1|         1024|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                        |        0|  2|  36|    0|  1024|    1|     1|         1024|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |addr_strm_read      |   9|          2|    1|          2|
    |ap_NS_fsm           |  37|          7|    1|          7|
    |ap_done             |   9|          2|    1|          2|
    |b_strm_write        |   9|          2|    1|          2|
    |e_addr_strm_blk_n   |   9|          2|    1|          2|
    |e_addr_strm_read    |   9|          2|    1|          2|
    |e_b_strm_blk_n      |   9|          2|    1|          2|
    |e_b_strm_din        |   9|          2|    1|          2|
    |e_b_strm_write      |   9|          2|    1|          2|
    |truetable_address0  |  14|          3|   10|         30|
    |truetable_ce0       |  14|          3|    1|          3|
    |truetable_we0       |   9|          2|    1|          2|
    |tt_cfg_strm_read    |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 155|         33|   22|         60|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  6|   0|    6|          0|
    |ap_done_reg                                                                      |  1|   0|    1|          0|
    |e_reg_74                                                                         |  1|   0|    1|          0|
    |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg                     |  1|   0|    1|          0|
    |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            | 10|   0|   10|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|tt_cfg_strm_dout            |   in|   32|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_num_data_valid  |   in|    3|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_fifo_cap        |   in|    3|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_empty_n         |   in|    1|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_read            |  out|    1|     ap_fifo|    tt_cfg_strm|       pointer|
|addr_strm_dout              |   in|   10|     ap_fifo|      addr_strm|       pointer|
|addr_strm_num_data_valid    |   in|    4|     ap_fifo|      addr_strm|       pointer|
|addr_strm_fifo_cap          |   in|    4|     ap_fifo|      addr_strm|       pointer|
|addr_strm_empty_n           |   in|    1|     ap_fifo|      addr_strm|       pointer|
|addr_strm_read              |  out|    1|     ap_fifo|      addr_strm|       pointer|
|e_addr_strm_dout            |   in|    1|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_num_data_valid  |   in|    4|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_fifo_cap        |   in|    4|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_empty_n         |   in|    1|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_read            |  out|    1|     ap_fifo|    e_addr_strm|       pointer|
|b_strm_din                  |  out|    1|     ap_fifo|         b_strm|       pointer|
|b_strm_num_data_valid       |   in|    4|     ap_fifo|         b_strm|       pointer|
|b_strm_fifo_cap             |   in|    4|     ap_fifo|         b_strm|       pointer|
|b_strm_full_n               |   in|    1|     ap_fifo|         b_strm|       pointer|
|b_strm_write                |  out|    1|     ap_fifo|         b_strm|       pointer|
|e_b_strm_din                |  out|    1|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_num_data_valid     |   in|    4|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_fifo_cap           |   in|    4|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_full_n             |   in|    1|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_write              |  out|    1|     ap_fifo|       e_b_strm|       pointer|
+----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.92>
ST_1 : Operation 7 [1/1] (0.92ns)   --->   "%truetable = alloca i64 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:316]   --->   Operation 7 'alloca' 'truetable' <Predicate = true> <Delay = 0.92>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32, i1 %truetable, i32 %tt_cfg_strm"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32, i1 %truetable, i32 %tt_cfg_strm"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (1.31ns)   --->   "%e = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %e_addr_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:332]   --->   Operation 12 'read' 'e' <Predicate = true> <Delay = 1.31> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>

State 4 <SV = 3> <Delay = 1.31>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [2/2] (1.31ns)   --->   "%call_ln332 = call void @true_table<4>_Pipeline_TRUE_TABLE_READ, i1 %e, i1 %e_addr_strm, i10 %addr_strm, i1 %truetable, i1 %b_strm, i1 %e_b_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:332]   --->   Operation 14 'call' 'call_ln332' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln332 = call void @true_table<4>_Pipeline_TRUE_TABLE_READ, i1 %e, i1 %e_addr_strm, i10 %addr_strm, i1 %truetable, i1 %b_strm, i1 %e_b_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:332]   --->   Operation 15 'call' 'call_ln332' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.31>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_b_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %b_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_addr_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %addr_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tt_cfg_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (1.31ns)   --->   "%write_ln347 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %e_b_strm, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:347]   --->   Operation 22 'write' 'write_ln347' <Predicate = true> <Delay = 1.31> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln351 = ret" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:351]   --->   Operation 23 'ret' 'ret_ln351' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tt_cfg_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addr_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_addr_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_b_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
truetable         (alloca       ) [ 0011110]
empty             (wait         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
empty_32          (wait         ) [ 0000000]
e                 (read         ) [ 0000110]
empty_33          (wait         ) [ 0000000]
call_ln332        (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
empty_34          (wait         ) [ 0000000]
write_ln347       (write        ) [ 0000000]
ret_ln351         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tt_cfg_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_cfg_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_addr_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_addr_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e_b_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_b_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="true_table<4>_Pipeline_TRUE_TABLE_READ"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="truetable_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="truetable/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="e_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln347_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln347/6 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="1"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="10" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="1" slack="0"/>
<pin id="67" dir="0" index="6" bw="1" slack="0"/>
<pin id="68" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln332/4 "/>
</bind>
</comp>

<comp id="74" class="1005" name="e_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="77"><net_src comp="38" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="60" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_strm | {4 5 }
	Port: e_b_strm | {4 5 6 }
 - Input state : 
	Port: true_table<4> : tt_cfg_strm | {1 2 }
	Port: true_table<4> : addr_strm | {4 5 }
	Port: true_table<4> : e_addr_strm | {3 4 5 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52 |    0    |    64   |   117   |
|          |           grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60          |  0.387  |    12   |    9    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   read   |                            e_read_fu_38                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   write  |                       write_ln347_write_fu_44                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                    |  0.387  |    76   |   126   |
|----------|--------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|truetable|    0   |    2   |   36   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |    2   |   36   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|e_reg_74|    1   |
+--------+--------+
|  Total |    1   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   76   |   126  |    -   |
|   Memory  |    0   |    -   |    2   |   36   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   79   |   162  |    0   |
+-----------+--------+--------+--------+--------+--------+
