EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Lattice:ICE40UP5K-SG48ITR U?
U 2 1 60A744FE
P 3950 3200
AR Path="/60A6AAC2/60A744FE" Ref="U?"  Part="2" 
AR Path="/60A6AB5A/60A744FE" Ref="U?"  Part="2" 
F 0 "U?" H 3950 2125 50  0000 C CNN
F 1 "ICE40UP5K-SG48ITR" H 3950 2034 50  0000 C CNN
F 2 "Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.6x5.6mm" H 3950 1850 50  0001 C CNN
F 3 "http://www.latticesemi.com/Products/FPGAandCPLD/iCE40Ultra" H 3550 4200 50  0001 C CNN
	2    3950 3200
	1    0    0    -1  
$EndComp
$Comp
L Memory_Flash:AT25SF081-SSHD-X U?
U 1 1 60A76A2C
P 7200 3150
F 0 "U?" H 7844 3196 50  0000 L CNN
F 1 "AT25SF081-SSHD-X" H 7844 3105 50  0000 L CNN
F 2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" H 7200 2550 50  0001 C CNN
F 3 "https://www.adestotech.com/wp-content/uploads/DS-AT25SF081_045.pdf" H 7200 3150 50  0001 C CNN
	1    7200 3150
	1    0    0    -1  
$EndComp
$EndSCHEMATC
