0.6
2019.2
Nov  6 2019
21:42:20
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0_2/sim/design_1_core_logic_0_0.v,1634492996,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/sim/design_1.v,,design_1_core_logic_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0_1/sim/design_1_graphic_controller_0_0.v,1634492996,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0_2/sim/design_1_core_logic_0_0.v,,design_1_graphic_controller_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/sim/design_1.v,1634492996,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sim_1/imports/new/test1.v,1634492770,verilog,,,,test1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1635096363,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sim_1/imports/new/test1.v,,design_1_wrapper,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/core_logic.v,1634492434,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0_1/sim/design_1_graphic_controller_0_0.v,,core_logic,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/graphic_controller.v,1634492534,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab01/project_2_0/project_2_0.srcs/sources_1/imports/Lab1/core_logic.v,,graphic_controller,,,,,,,,
