Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 22 19:36:23 2024
| Host         : DESKTOP-F7R7CT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_ddr3_hdmi_timing_summary_routed.rpt -pb top_ddr3_hdmi_timing_summary_routed.pb -rpx top_ddr3_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : top_ddr3_hdmi
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.736     -402.031                    161                18976        0.045        0.000                      0                18905        0.000        0.000                       0                  7770  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
hdmi_clk_gen_inst/inst/clk_in1                                                                                                                                   {0.000 5.000}        10.000          100.000         
  clk1x_hdmi_clk_gen_1                                                                                                                                           {0.000 7.692}        15.385          65.000          
  clk5x_hdmi_clk_gen_1                                                                                                                                           {0.000 1.538}        3.077           325.000         
  clkfbout_hdmi_clk_gen_1                                                                                                                                        {0.000 5.000}        10.000          100.000         
  p1_clk_hdmi_clk_gen_1                                                                                                                                          {0.000 5.000}        10.000          100.000         
rx_clk                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_125_gen                                                                                                                                           {2.000 6.000}        8.000           125.000         
  clkfbout_clk_125_gen                                                                                                                                           {0.000 4.000}        8.000           125.000         
sclkin                                                                                                                                                           {0.000 10.000}       20.000          50.000          
  clk_out1_ddr3_clk_gen                                                                                                                                          {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clk_out2_ddr3_clk_gen                                                                                                                                          {0.000 5.000}        10.000          100.000         
  clkfbout_ddr3_clk_gen                                                                                                                                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_clk_gen_inst/inst/clk_in1                                                                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk1x_hdmi_clk_gen_1                                                                                                                                                10.040        0.000                      0                  414        0.093        0.000                      0                  414        7.192        0.000                       0                   289  
  clk5x_hdmi_clk_gen_1                                                                                                                                                                                                                                                                                             1.485        0.000                       0                    10  
  clkfbout_hdmi_clk_gen_1                                                                                                                                                                                                                                                                                          8.408        0.000                       0                     3  
  p1_clk_hdmi_clk_gen_1                                                                                                                                                5.710        0.000                      0                  981        0.078        0.000                      0                  981        4.146        0.000                       0                   387  
rx_clk                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_125_gen                                                                                                                                                 3.341        0.000                      0                 1824        0.065        0.000                      0                 1824        3.146        0.000                       0                   972  
  clkfbout_clk_125_gen                                                                                                                                                                                                                                                                                             6.408        0.000                       0                     3  
sclkin                                                                                                                                                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_ddr3_clk_gen                                                                                                                                                2.570        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 8.189        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               8.266        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.412        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.195        0.000                      0                    4        0.409        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 3.868        0.000                      0                   36        0.088        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               8.857        0.000                      0                   48        0.092        0.000                      0                   48        2.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.189        0.000                      0                    4        0.411        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               3.863        0.000                      0                   36        0.090        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               8.600        0.000                      0                   44        0.084        0.000                      0                   44        2.850        0.000                       0                    12  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        3.086        0.000                      0                15024        0.045        0.000                      0                15024        2.850        0.000                       0                  5859  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
  clk_out2_ddr3_clk_gen                                                                                                                                                                                                                                                                                            8.408        0.000                       0                     2  
  clkfbout_ddr3_clk_gen                                                                                                                                                                                                                                                                                           18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
p1_clk_hdmi_clk_gen_1  clk1x_hdmi_clk_gen_1         9.061        0.000                      0                    9                                                                        
clk_pll_i              clk1x_hdmi_clk_gen_1        -2.020       -2.020                      1                    1        0.091        0.000                      0                    1  
clk1x_hdmi_clk_gen_1   p1_clk_hdmi_clk_gen_1       14.197        0.000                      0                   12                                                                        
clk_pll_i              p1_clk_hdmi_clk_gen_1        5.989        0.000                      0                   54        0.216        0.000                      0                   42  
clk_pll_i              clk_out1_clk_125_gen        -2.736     -400.011                    160                  172        0.727        0.000                      0                  160  
clk_pll_i              clk_out1_ddr3_clk_gen       14.961        0.000                      0                    1                                                                        
sync_pulse             mem_refclk                   0.982        0.000                      0                    1        0.678        0.000                      0                    1  
oserdes_clk            oserdes_clkdiv               1.699        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1          oserdes_clkdiv_1             1.699        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2          oserdes_clkdiv_2             1.699        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3          oserdes_clkdiv_3             1.699        0.000                      0                   12        0.089        0.000                      0                   12  
p1_clk_hdmi_clk_gen_1  clk_pll_i                    8.962        0.000                      0                   12                                                                        
clk_out1_clk_125_gen   clk_pll_i                    6.991        0.000                      0                   12                                                                        
clk_out1_ddr3_clk_gen  clk_pll_i                   17.421        0.000                      0                   12        0.100        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk1x_hdmi_clk_gen_1  clk1x_hdmi_clk_gen_1        9.170        0.000                      0                   94        1.247        0.000                      0                   94  
**async_default**     clk_out1_clk_125_gen  clk_out1_clk_125_gen        5.768        0.000                      0                    1        0.814        0.000                      0                    1  
**async_default**     clk_pll_i             clk_pll_i                   7.626        0.000                      0                    2        0.449        0.000                      0                    2  
**default**           clk_pll_i                                         1.435        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_gen_inst/inst/clk_in1
  To Clock:  hdmi_clk_gen_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_gen_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_clk_gen_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_hdmi_clk_gen_1
  To Clock:  clk1x_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       10.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.599ns (12.387%)  route 4.237ns (87.613%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.853     6.193    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X55Y10         FDRE (Setup_fdre_C_CE)      -0.338    16.233    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.233    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.599ns (12.387%)  route 4.237ns (87.613%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.853     6.193    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X55Y10         FDRE (Setup_fdre_C_CE)      -0.338    16.233    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         16.233    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.599ns (12.387%)  route 4.237ns (87.613%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.853     6.193    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X55Y10         FDRE (Setup_fdre_C_CE)      -0.338    16.233    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         16.233    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.599ns (12.387%)  route 4.237ns (87.613%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.853     6.193    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X55Y10         FDRE (Setup_fdre_C_CE)      -0.338    16.233    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         16.233    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.599ns (12.345%)  route 4.253ns (87.655%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.870     6.210    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.306    16.265    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.599ns (12.345%)  route 4.253ns (87.655%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.870     6.210    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.306    16.265    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.599ns (12.345%)  route 4.253ns (87.655%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.870     6.210    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.306    16.265    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.599ns (12.345%)  route 4.253ns (87.655%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 16.650 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.870     6.210    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.264    16.650    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.001    16.651    
                         clock uncertainty           -0.081    16.571    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.306    16.265    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.599ns (12.460%)  route 4.208ns (87.540%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.649 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.825     6.165    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.263    16.649    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.001    16.650    
                         clock uncertainty           -0.081    16.570    
    SLICE_X54Y12         FDRE (Setup_fdre_C_CE)      -0.306    16.264    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.264    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.599ns (12.460%)  route 4.208ns (87.540%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 16.649 - 15.385 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.354     1.357    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.379     1.736 r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/Q
                         net (fo=18, routed)          0.782     2.518    inst_top_hdmi/inst_VGA_TIMING/v_active_flag
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.623 r  inst_top_hdmi/inst_VGA_TIMING/hdmi_buffer_inst_i_1/O
                         net (fo=10, routed)          2.601     5.225    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.115     5.340 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=24, routed)          0.825     6.165    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X54Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.263    16.649    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C
                         clock pessimism              0.001    16.650    
                         clock uncertainty           -0.081    16.570    
    SLICE_X54Y12         FDRE (Setup_fdre_C_CE)      -0.306    16.264    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.264    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 10.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.907%)  route 0.165ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.567     0.569    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=6, routed)           0.165     0.897    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.872     0.874    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.804    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.832%)  route 0.222ns (61.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.566     0.568    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=6, routed)           0.222     0.931    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.872     0.874    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.823    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.762    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.833     0.835    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.076     0.642    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.566     0.568    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.764    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.836     0.838    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.075     0.643    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.762    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.833     0.835    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.075     0.641    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.762    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.833     0.835    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.071     0.637    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.566     0.568    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.764    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.836     0.838    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.071     0.639    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/ini_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.818%)  route 0.555ns (77.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.587     0.589    inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/clk1x
    SLICE_X64Y65         FDPE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/ini_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/ini_rst_reg/Q
                         net (fo=8, routed)           0.555     1.307    inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/ini_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.853     0.854    inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/clk1x
    OLOGIC_X1Y64         OSERDESE2                                    r  inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master/CLKDIV
                         clock pessimism             -0.234     0.621    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     1.180    inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.064     0.770    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X48Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.833     0.835    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.075     0.641    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.936%)  route 0.251ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.566     0.568    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=6, routed)           0.251     0.960    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.872     0.874    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.823    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_hdmi_clk_gen_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         15.385      13.215     RAMB36_X2Y2      inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         15.385      13.215     RAMB36_X1Y3      inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y17   hdmi_clk_gen_inst/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y72     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_blue/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y71     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_blue/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y74     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y73     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y64     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y63     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y68     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_red/OSERDESE2_inst_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y61     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X63Y62     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y60     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y59     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y59     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y60     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y59     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y59     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/din_q_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X64Y62     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/dout_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X64Y62     inst_top_hdmi/inst_hdmi_trans/inst_encode_green/dout_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y36     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y32     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y32     inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_hdmi_clk_gen_1
  To Clock:  clk5x_hdmi_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_hdmi_clk_gen_1
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         3.077       1.485      BUFGCTRL_X0Y18   hdmi_clk_gen_inst/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y72     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_blue/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y71     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_blue/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y74     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y73     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y64     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y63     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_green/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y68     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_red/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y67     inst_top_hdmi/inst_hdmi_trans/inst_Serializer10_1_red/OSERDESE2_inst_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clk_gen_1
  To Clock:  clkfbout_hdmi_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y21   hdmi_clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  p1_clk_hdmi_clk_gen_1
  To Clock:  p1_clk_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        5.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.694ns (18.798%)  route 2.998ns (81.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     5.056    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/C
                         clock pessimism              0.008    11.263    
                         clock uncertainty           -0.075    11.188    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.765    inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.694ns (18.798%)  route 2.998ns (81.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     5.056    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/C
                         clock pessimism              0.008    11.263    
                         clock uncertainty           -0.075    11.188    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.765    inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.694ns (18.798%)  route 2.998ns (81.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     5.056    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/C
                         clock pessimism              0.008    11.263    
                         clock uncertainty           -0.075    11.188    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.765    inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.694ns (18.798%)  route 2.998ns (81.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     5.056    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/C
                         clock pessimism              0.008    11.263    
                         clock uncertainty           -0.075    11.188    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.765    inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.694ns (18.809%)  route 2.996ns (81.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     5.053    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/C
                         clock pessimism              0.008    11.262    
                         clock uncertainty           -0.075    11.187    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.764    inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.694ns (18.809%)  route 2.996ns (81.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     5.053    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/C
                         clock pessimism              0.008    11.262    
                         clock uncertainty           -0.075    11.187    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.764    inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.694ns (18.809%)  route 2.996ns (81.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     5.053    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/C
                         clock pessimism              0.008    11.262    
                         clock uncertainty           -0.075    11.187    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.764    inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.694ns (18.809%)  route 2.996ns (81.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     5.053    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/C
                         clock pessimism              0.008    11.262    
                         clock uncertainty           -0.075    11.187    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.764    inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.845ns (23.657%)  route 2.727ns (76.343%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 11.292 - 10.000 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.364     1.367    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X34Y13         FDSE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDSE (Prop_fdse_C_Q)         0.433     1.800 f  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           1.174     2.974    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out
    SLICE_X41Y14         LUT4 (Prop_lut4_I3_O)        0.115     3.089 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=3, routed)           0.417     3.506    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X40Y14         LUT4 (Prop_lut4_I1_O)        0.297     3.803 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.136     4.939    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y4          RAMB36E1                                     r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.290    11.292    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y4          RAMB36E1                                     r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.008    11.300    
                         clock uncertainty           -0.075    11.226    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550    10.676    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 inst_user_rd_ctrl/cmd_en_r_reg/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.694ns (18.986%)  route 2.961ns (81.014%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.361     1.364    inst_user_rd_ctrl/CLK
    SLICE_X35Y15         FDRE                                         r  inst_user_rd_ctrl/cmd_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.379     1.743 r  inst_user_rd_ctrl/cmd_en_r_reg/Q
                         net (fo=23, routed)          1.432     3.175    inst_user_rd_ctrl/p1_cmd_en
    SLICE_X47Y21         LUT4 (Prop_lut4_I1_O)        0.105     3.280 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8/O
                         net (fo=1, routed)           0.204     3.484    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_8_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.589 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4/O
                         net (fo=1, routed)           0.355     3.944    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_4_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I1_O)        0.105     4.049 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.970     5.019    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.248    11.250    inst_user_rd_ctrl/CLK
    SLICE_X46Y23         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[25]/C
                         clock pessimism              0.008    11.258    
                         clock uncertainty           -0.075    11.183    
    SLICE_X46Y23         FDRE (Setup_fdre_C_R)       -0.423    10.760    inst_user_rd_ctrl/rd_cmd_addr_r_reg[25]
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.184ns (41.089%)  route 0.264ns (58.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.557     0.559    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.264     0.963    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.043     1.006 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.006    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.825     0.827    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.107     0.929    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.430%)  route 0.270ns (59.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.559     0.561    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y16         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.270     0.971    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.042     1.013 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.013    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X39Y17         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.826     0.828    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y17         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.107     0.930    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.672%)  route 0.252ns (66.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.592     0.594    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     0.722 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/Q
                         net (fo=1, routed)           0.252     0.974    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[57]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.875     0.877    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.242     0.885    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.466%)  route 0.254ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.592     0.594    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y13         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.128     0.722 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/Q
                         net (fo=1, routed)           0.254     0.976    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[51]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.875     0.877    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.243     0.886    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.351%)  route 0.264ns (58.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.557     0.559    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.264     0.963    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X36Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.008 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.008    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[2]
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.825     0.827    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092     0.914    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (35.984%)  route 0.263ns (64.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.564     0.566    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.148     0.714 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.263     0.977    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[24]
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.869     0.871    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     0.880    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.814%)  route 0.302ns (68.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.593     0.595    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y12         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.302     1.038    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.875     0.877    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y2          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     0.939    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.182%)  route 0.266ns (58.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.559     0.561    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y17         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=3, routed)           0.266     0.967    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X36Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.012 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.012    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[4]
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.825     0.827    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X36Y18         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092     0.914    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.097%)  route 0.303ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.565     0.567    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y16         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[75]/Q
                         net (fo=1, routed)           0.303     1.034    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[30]
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.869     0.871    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     0.933    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - p1_clk_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.097%)  route 0.303ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.565     0.567    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y16         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[77]/Q
                         net (fo=1, routed)           0.303     1.034    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[32]
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.869     0.871    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y3          RAMB36E1                                     r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     0.933    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         p1_clk_hdmi_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y3      rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y4      rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y2      inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3      inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4      rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   hdmi_clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y25     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y25     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y13     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y13     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     inst_top_hdmi/inst_hdmi_buffer/rd_start_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     inst_top_hdmi/inst_hdmi_buffer/state_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y25     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X42Y25     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y21     rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y12     rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rx_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125_gen
  To Clock:  clk_out1_clk_125_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.153ns  (logic 0.500ns (12.038%)  route 3.653ns (87.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 9.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         2.003     5.853    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X32Y10         FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.258     9.097    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y10         FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                         clock pessimism              0.498     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X32Y10         FDRE (Setup_fdre_C_CE)      -0.331     9.194    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.013ns  (logic 0.500ns (12.458%)  route 3.513ns (87.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 9.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.863     5.713    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y9          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.256     9.095    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y9          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C
                         clock pessimism              0.498     9.592    
                         clock uncertainty           -0.069     9.523    
    SLICE_X34Y9          FDRE (Setup_fdre_C_CE)      -0.299     9.224    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 inst_rx_filter_buffer/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_rx_filter_buffer/read_proc_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.397ns  (logic 2.326ns (52.897%)  route 2.071ns (47.103%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( 1.704 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.375     1.704    inst_rx_filter_buffer/clk_out1
    SLICE_X9Y6           FDRE                                         r  inst_rx_filter_buffer/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.379     2.083 f  inst_rx_filter_buffer/status_reg_reg[2]/Q
                         net (fo=3, routed)           1.165     3.248    inst_rx_filter_buffer/status_reg[2]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.105     3.353 r  inst_rx_filter_buffer/read_proc_flag2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.353    inst_rx_filter_buffer/read_proc_flag2_carry_i_3_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.797 r  inst_rx_filter_buffer/read_proc_flag2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.797    inst_rx_filter_buffer/read_proc_flag2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.975 r  inst_rx_filter_buffer/read_proc_flag2_carry__0/O[0]
                         net (fo=1, routed)           0.652     4.627    inst_rx_filter_buffer/read_proc_flag2[5]
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.238     4.865 r  inst_rx_filter_buffer/read_proc_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.865    inst_rx_filter_buffer/read_proc_flag1_carry_i_3_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.322 r  inst_rx_filter_buffer/read_proc_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.322    inst_rx_filter_buffer/read_proc_flag1_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.538 f  inst_rx_filter_buffer/read_proc_flag1_carry__0/CO[0]
                         net (fo=2, routed)           0.254     5.793    inst_rx_filter_buffer/read_proc_flag15_in
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.309     6.102 r  inst_rx_filter_buffer/read_proc_flag_i_1/O
                         net (fo=1, routed)           0.000     6.102    inst_rx_filter_buffer/read_proc_flag_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  inst_rx_filter_buffer/read_proc_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.331     9.170    inst_rx_filter_buffer/clk_out1
    SLICE_X4Y6           FDRE                                         r  inst_rx_filter_buffer/read_proc_flag_reg/C
                         clock pessimism              0.558     9.727    
                         clock uncertainty           -0.069     9.658    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)        0.030     9.688    inst_rx_filter_buffer/read_proc_flag_reg
  -------------------------------------------------------------------
                         required time                          9.688    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 inst_rx_filter_buffer/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_rx_filter_buffer/rx_buffer_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.395ns  (logic 2.326ns (52.923%)  route 2.069ns (47.077%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( 1.704 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.375     1.704    inst_rx_filter_buffer/clk_out1
    SLICE_X9Y6           FDRE                                         r  inst_rx_filter_buffer/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.379     2.083 f  inst_rx_filter_buffer/status_reg_reg[2]/Q
                         net (fo=3, routed)           1.165     3.248    inst_rx_filter_buffer/status_reg[2]
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.105     3.353 r  inst_rx_filter_buffer/read_proc_flag2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.353    inst_rx_filter_buffer/read_proc_flag2_carry_i_3_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.797 r  inst_rx_filter_buffer/read_proc_flag2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.797    inst_rx_filter_buffer/read_proc_flag2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.975 r  inst_rx_filter_buffer/read_proc_flag2_carry__0/O[0]
                         net (fo=1, routed)           0.652     4.627    inst_rx_filter_buffer/read_proc_flag2[5]
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.238     4.865 r  inst_rx_filter_buffer/read_proc_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.865    inst_rx_filter_buffer/read_proc_flag1_carry_i_3_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.322 r  inst_rx_filter_buffer/read_proc_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.322    inst_rx_filter_buffer/read_proc_flag1_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.538 f  inst_rx_filter_buffer/read_proc_flag1_carry__0/CO[0]
                         net (fo=2, routed)           0.252     5.790    inst_rx_filter_buffer/read_proc_flag15_in
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.309     6.099 r  inst_rx_filter_buffer/rx_buffer_rd_en_i_1/O
                         net (fo=1, routed)           0.000     6.099    inst_rx_filter_buffer/rx_buffer_rd_en_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  inst_rx_filter_buffer/rx_buffer_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.331     9.170    inst_rx_filter_buffer/clk_out1
    SLICE_X4Y6           FDRE                                         r  inst_rx_filter_buffer/rx_buffer_rd_en_reg/C
                         clock pessimism              0.558     9.727    
                         clock uncertainty           -0.069     9.658    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)        0.032     9.690    inst_rx_filter_buffer/rx_buffer_rd_en_reg
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.895ns  (logic 0.500ns (12.838%)  route 3.395ns (87.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 9.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.744     5.594    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y8          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.256     9.095    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y8          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]/C
                         clock pessimism              0.498     9.592    
                         clock uncertainty           -0.069     9.523    
    SLICE_X34Y8          FDRE (Setup_fdre_C_CE)      -0.299     9.224    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[126]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 inst_rx_filter_buffer/statuso_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_get_images_pixels/pixel_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.209ns  (logic 2.465ns (58.565%)  route 1.744ns (41.435%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns = ( 1.705 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.376     1.705    inst_rx_filter_buffer/clk_out1
    SLICE_X10Y2          FDRE                                         r  inst_rx_filter_buffer/statuso_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.433     2.138 r  inst_rx_filter_buffer/statuso_reg[2]/Q
                         net (fo=1, routed)           0.650     2.788    inst_get_images_pixels/Q[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     3.337 r  inst_get_images_pixels/pixel_flag3_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    inst_get_images_pixels/pixel_flag3_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.437 r  inst_get_images_pixels/pixel_flag3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.437    inst_get_images_pixels/pixel_flag3_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.694 r  inst_get_images_pixels/pixel_flag3_carry__1/O[1]
                         net (fo=1, routed)           0.756     4.450    inst_get_images_pixels/pixel_flag3[10]
    SLICE_X11Y2          LUT6 (Prop_lut6_I2_O)        0.245     4.695 r  inst_get_images_pixels/pixel_flag2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.695    inst_get_images_pixels/pixel_flag2_carry_i_1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.027 r  inst_get_images_pixels/pixel_flag2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.027    inst_get_images_pixels/pixel_flag2_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.125 r  inst_get_images_pixels/pixel_flag2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    inst_get_images_pixels/pixel_flag2_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.315 f  inst_get_images_pixels/pixel_flag2_carry__1/CO[2]
                         net (fo=1, routed)           0.338     5.653    inst_get_images_pixels/pixel_flag2
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.261     5.914 r  inst_get_images_pixels/pixel_flag_i_1/O
                         net (fo=1, routed)           0.000     5.914    inst_get_images_pixels/pixel_flag_i_1_n_0
    SLICE_X13Y4          FDCE                                         r  inst_get_images_pixels/pixel_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.264     9.103    inst_get_images_pixels/clk_out1
    SLICE_X13Y4          FDCE                                         r  inst_get_images_pixels/pixel_flag_reg/C
                         clock pessimism              0.558     9.660    
                         clock uncertainty           -0.069     9.591    
    SLICE_X13Y4          FDCE (Setup_fdce_C_D)        0.030     9.621    inst_get_images_pixels/pixel_flag_reg
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.776ns  (logic 0.500ns (13.242%)  route 3.276ns (86.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.625     5.475    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.257     9.096    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/C
                         clock pessimism              0.498     9.593    
                         clock uncertainty           -0.069     9.524    
    SLICE_X34Y7          FDRE (Setup_fdre_C_CE)      -0.299     9.225    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.776ns  (logic 0.500ns (13.242%)  route 3.276ns (86.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.625     5.475    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.257     9.096    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/C
                         clock pessimism              0.498     9.593    
                         clock uncertainty           -0.069     9.524    
    SLICE_X34Y7          FDRE (Setup_fdre_C_CE)      -0.299     9.225    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.776ns  (logic 0.500ns (13.242%)  route 3.276ns (86.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.625     5.475    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.257     9.096    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.498     9.593    
                         clock uncertainty           -0.069     9.524    
    SLICE_X34Y7          FDRE (Setup_fdre_C_CE)      -0.299     9.225    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 inst_bit8to128/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.776ns  (logic 0.500ns (13.242%)  route 3.276ns (86.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 1.699 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.370     1.699    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.379     2.078 r  inst_bit8to128/rd_en_reg/Q
                         net (fo=24, routed)          1.651     3.729    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.121     3.850 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=128, routed)         1.625     5.475    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.257     9.096    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
                         clock pessimism              0.498     9.593    
                         clock uncertainty           -0.069     9.524    
    SLICE_X34Y7          FDRE (Setup_fdre_C_CE)      -0.299     9.225    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  3.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.536%)  route 0.213ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 1.430 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 1.589 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.564     1.589    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y4          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.213     1.965    inst_user_wr_ctrl/D[101]
    SLICE_X39Y6          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.834     1.430    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y6          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[101]/C
                         clock pessimism              0.424     1.854    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.047     1.901    inst_user_wr_ctrl/wr_data_r_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.689%)  route 0.249ns (60.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 1.588 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.563     1.588    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y9          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/Q
                         net (fo=1, routed)           0.249     2.001    inst_user_wr_ctrl/D[10]
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     1.429    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[10]/C
                         clock pessimism              0.424     1.853    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.075     1.928    inst_user_wr_ctrl/wr_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.606%)  route 0.250ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 1.430 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 1.589 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.564     1.589    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y5          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.250     2.003    inst_user_wr_ctrl/D[74]
    SLICE_X39Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.834     1.430    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[74]/C
                         clock pessimism              0.424     1.854    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.075     1.929    inst_user_wr_ctrl/wr_data_r_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.359%)  route 0.247ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 1.589 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.564     1.589    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y4          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/Q
                         net (fo=1, routed)           0.247     1.976    inst_user_wr_ctrl/D[7]
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     1.429    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[7]/C
                         clock pessimism              0.424     1.853    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.047     1.900    inst_user_wr_ctrl/wr_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.666%)  route 0.231ns (64.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 1.430 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.410ns = ( 1.590 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.565     1.590    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y2          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     1.718 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.231     1.948    inst_user_wr_ctrl/D[120]
    SLICE_X37Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.834     1.430    inst_user_wr_ctrl/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[120]/C
                         clock pessimism              0.424     1.854    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.018     1.872    inst_user_wr_ctrl/wr_data_r_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.228%)  route 0.235ns (64.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 1.589 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.564     1.589    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y6          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.128     1.717 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.235     1.952    inst_user_wr_ctrl/D[109]
    SLICE_X39Y8          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     1.429    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y8          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[109]/C
                         clock pessimism              0.424     1.853    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.022     1.875    inst_user_wr_ctrl/wr_data_r_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.085%)  route 0.273ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 1.431 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.410ns = ( 1.590 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.565     1.590    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y5          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/Q
                         net (fo=1, routed)           0.273     2.003    inst_user_wr_ctrl/D[21]
    SLICE_X40Y6          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.835     1.431    inst_user_wr_ctrl/clk_out1
    SLICE_X40Y6          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[21]/C
                         clock pessimism              0.424     1.855    
    SLICE_X40Y6          FDRE (Hold_fdre_C_D)         0.071     1.926    inst_user_wr_ctrl/wr_data_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.732%)  route 0.277ns (66.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 1.430 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.410ns = ( 1.590 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.565     1.590    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y3          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/Q
                         net (fo=1, routed)           0.277     2.008    inst_user_wr_ctrl/D[85]
    SLICE_X39Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.834     1.430    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[85]/C
                         clock pessimism              0.424     1.854    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.076     1.930    inst_user_wr_ctrl/wr_data_r_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.069%)  route 0.250ns (63.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.411ns = ( 1.589 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.564     1.589    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y7          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/Q
                         net (fo=1, routed)           0.250     1.980    inst_user_wr_ctrl/D[44]
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     1.429    inst_user_wr_ctrl/clk_out1
    SLICE_X39Y7          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[44]/C
                         clock pessimism              0.424     1.853    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.047     1.900    inst_user_wr_ctrl/wr_data_r_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.061%)  route 0.273ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 1.429 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.410ns = ( 1.590 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.565     1.590    inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y4          FDRE                                         r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[81]/Q
                         net (fo=1, routed)           0.273     2.004    inst_user_wr_ctrl/D[33]
    SLICE_X40Y10         FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     1.429    inst_user_wr_ctrl/clk_out1
    SLICE_X40Y10         FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[33]/C
                         clock pessimism              0.424     1.853    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.071     1.924    inst_user_wr_ctrl/wr_data_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_125_gen
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y4      inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y4      inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y3      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y0      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y1      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y5      inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X42Y4      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X42Y4      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y2      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y5      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[101]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X42Y4      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X42Y4      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y6      wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_125_gen
  To Clock:  clkfbout_clk_125_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_125_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20   clk_125_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_125_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclkin
  To Clock:  sclkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclkin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sclkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_clk_gen
  To Clock:  clk_out1_ddr3_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.590ns (31.179%)  route 1.302ns (68.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 3.973 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.604     1.302    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.235     3.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.402     4.374    
                         clock uncertainty           -0.079     4.295    
    SLICE_X30Y80         FDRE (Setup_fdre_C_R)       -0.423     3.872    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.872    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.590ns (31.179%)  route 1.302ns (68.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 3.973 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.604     1.302    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.235     3.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.402     4.374    
                         clock uncertainty           -0.079     4.295    
    SLICE_X30Y80         FDRE (Setup_fdre_C_R)       -0.423     3.872    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.872    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.590ns (31.179%)  route 1.302ns (68.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 3.973 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.604     1.302    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.235     3.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.402     4.374    
                         clock uncertainty           -0.079     4.295    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.352     3.943    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.590ns (31.179%)  route 1.302ns (68.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 3.973 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.604     1.302    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.235     3.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.402     4.374    
                         clock uncertainty           -0.079     4.295    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.352     3.943    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.590ns (31.179%)  route 1.302ns (68.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 3.973 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.604     1.302    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.235     3.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y80         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.402     4.374    
                         clock uncertainty           -0.079     4.295    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.352     3.943    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.590ns (33.193%)  route 1.187ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 3.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.490     1.187    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.234     3.972    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.402     4.373    
                         clock uncertainty           -0.079     4.294    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.352     3.942    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.590ns (33.193%)  route 1.187ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 3.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.490     1.187    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.234     3.972    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.402     4.373    
                         clock uncertainty           -0.079     4.294    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.352     3.942    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.590ns (33.193%)  route 1.187ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 3.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.490     1.187    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.234     3.972    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.402     4.373    
                         clock uncertainty           -0.079     4.294    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.352     3.942    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.590ns (33.193%)  route 1.187ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 3.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.490     1.187    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.234     3.972    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.402     4.373    
                         clock uncertainty           -0.079     4.294    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.352     3.942    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clk_gen rise@5.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.590ns (33.193%)  route 1.187ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 3.972 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.336    -0.591    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.698     0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.242     0.697 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.490     1.187    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.234     3.972    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.402     4.373    
                         clock uncertainty           -0.079     4.294    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.352     3.942    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  2.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055    -0.400    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.815    -0.836    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.075    -0.521    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.572%)  route 0.078ns (29.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.549    -0.595    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y76         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.078    -0.377    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X30Y76         LUT4 (Prop_lut4_I2_O)        0.045    -0.332 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.814    -0.836    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y76         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120    -0.462    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.117    -0.338    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.813    -0.837    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.076    -0.488    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.549    -0.595    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y76         FDSE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.102    -0.352    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.307 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.307    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.814    -0.836    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y76         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121    -0.461    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.342    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.813    -0.837    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.052    -0.512    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.262%)  route 0.118ns (38.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.552    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/Q
                         net (fo=6, routed)           0.118    -0.334    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
    SLICE_X30Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X30Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.818    -0.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y79         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.120    -0.459    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.607%)  route 0.108ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.347    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.813    -0.837    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.046    -0.518    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.562    -0.582    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/CLK
    SLICE_X15Y60         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.441 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.110    -0.331    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X14Y60         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.831    -0.819    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/CLK
    SLICE_X14Y60         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism              0.250    -0.569    
    SLICE_X14Y60         FDPE (Hold_fdpe_C_D)         0.059    -0.510    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.563    -0.581    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/CLK
    SLICE_X14Y59         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/Q
                         net (fo=1, routed)           0.110    -0.307    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][4]
    SLICE_X15Y60         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.831    -0.819    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/CLK
    SLICE_X15Y60         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X15Y60         FDPE (Hold_fdpe_C_D)         0.072    -0.494    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clk_gen rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.776%)  route 0.119ns (48.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.349    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.813    -0.837    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.018    -0.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ddr3_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    ddr3_clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y74     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y74     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y79     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y76     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y76     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y75     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y74     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y74     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y79     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y79     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y76     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y76     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y79     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y79     u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y4  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y4  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y5  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y5  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y9  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y9  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.372ns (40.055%)  route 0.557ns (59.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.402     2.071    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y9          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y9          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     2.443 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.557     3.000    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D6[0])
                                                     -0.424    11.189    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     2.068    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y1          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y1          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.440 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.861    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[3]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    11.126    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     2.068    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y1          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y1          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     2.440 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     2.860    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[2]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    11.126    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     2.068    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y1          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y1          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     2.440 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     2.859    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[0]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    11.126    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     2.068    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y1          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y1          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     2.440 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     2.859    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[1]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    11.126    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     2.066    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y3          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.438 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.859    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    11.147    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     2.066    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y3          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     2.438 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     2.858    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[2]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    11.147    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     2.066    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y4          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.438 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.859    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    11.149    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     2.066    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y3          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     2.438 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     2.857    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[0]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    11.147    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 11.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     0.087    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.515 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     2.066    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y3          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y3          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     2.438 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     2.857    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[1]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502     9.616    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.010 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.155 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.155    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.514    11.669    
                         clock uncertainty           -0.056    11.613    
    IN_FIFO_X1Y0         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    11.147    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                  8.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.008 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.008    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.937    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y9          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y9          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     1.443    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.914    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y9          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y9          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     1.444    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.914    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     1.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y9          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y9          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.243 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     1.444    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.914    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y5          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y5          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.240 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     1.440    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y5          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y5          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.240 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     1.440    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y5          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y5          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.240 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     1.441    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[2]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D4[2])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y5          ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y5          ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.240 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     1.441    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[3]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D4[3])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.164     1.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.244 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     1.444    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d7[0]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D7[0])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205    -0.335    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.860 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.950 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.164     1.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y10         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y10         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.244 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     1.444    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d7[1]
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D7[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    -0.550    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.669 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.765 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.765    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y0         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.185     0.950    
    IN_FIFO_X1Y0         IN_FIFO (Hold_in_fifo_WRCLK_D7[1])
                                                     -0.048     0.902    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y1   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y3   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y4   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y5   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y9   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y10  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y11  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y12  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y29  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y29  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y30  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y30  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y33  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y33  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y35  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y35  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y36  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y36  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     2.035    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.407 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.828    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    11.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     2.035    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     2.407 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     2.827    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    11.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     2.035    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     2.407 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     2.826    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    11.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     2.035    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     2.407 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     2.826    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    11.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.308ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     2.033    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.405 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.826    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    11.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  8.308    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     2.033    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     2.405 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     2.825    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    11.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     2.033    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y28         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y28         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.405 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.826    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    11.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     2.033    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     2.405 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     2.824    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    11.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     2.033    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     2.405 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     2.824    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    11.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     0.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     1.502 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     1.656 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     2.039    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y36         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y36         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     2.411 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     2.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490     9.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    10.998 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    11.143 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    11.143    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.513    11.656    
                         clock uncertainty           -0.056    11.600    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    11.142    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  8.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.000 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.000    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.929    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.099    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.229 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     1.429    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.906    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.099    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.229 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     1.429    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.906    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.099    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.229 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     1.430    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.906    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.099    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.229 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     1.430    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.906    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.097    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.227 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     1.427    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.896    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.097    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.227 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     1.427    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.896    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.097    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.227 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.896    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.097    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.227 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.896    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.852 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.942 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.096    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y29         ISERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y29         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.226 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     1.426    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.660 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.756 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.756    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.186     0.942    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.894    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y29  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y30  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y33  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y35  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y36  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y26  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y27  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y28  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.385ns = ( 2.115 - 2.500 ) 
    Source Clock Delay      (SCD):    0.086ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     0.086    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y0     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.708 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     1.105    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     2.115    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.471     2.586    
                         clock uncertainty           -0.060     2.526    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     2.517    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.345    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y0     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.032 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.561    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.216    -0.345    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.222    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 5.104 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     3.314 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     3.689    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     5.104    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.564     5.667    
                         clock uncertainty           -0.060     5.608    
    OLOGIC_X1Y8          ODDR (Setup_oddr_C_D1)      -0.723     4.885    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.885    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 5.104 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     3.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     3.672    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     5.104    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.564     5.667    
                         clock uncertainty           -0.060     5.608    
    OLOGIC_X1Y8          ODDR (Setup_oddr_C_D1)      -0.707     4.901    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 5.104 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     3.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     3.672    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     5.104    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.564     5.667    
                         clock uncertainty           -0.060     5.608    
    OLOGIC_X1Y8          ODDR (Setup_oddr_C_D2)      -0.707     4.901    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 5.104 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     3.314 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     3.689    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     5.104    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.564     5.667    
                         clock uncertainty           -0.060     5.608    
    OLOGIC_X1Y8          ODDR (Setup_oddr_C_D2)      -0.564     5.044    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.044    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  1.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.355 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     2.503    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.051    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.137     2.187    
    OLOGIC_X1Y8          ODDR (Hold_oddr_C_D2)       -0.093     2.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.355 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     2.504    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.051    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.137     2.187    
    OLOGIC_X1Y8          ODDR (Hold_oddr_C_D1)       -0.093     2.094    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.360 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     2.517    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.051    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.137     2.187    
    OLOGIC_X1Y8          ODDR (Hold_oddr_C_D1)       -0.113     2.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.360 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     2.517    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     2.051    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8          ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.137     2.187    
    OLOGIC_X1Y8          ODDR (Hold_oddr_C_D2)       -0.113     2.074    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y8   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y8   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y1   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y3   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y4   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y5   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y9   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y10  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y11  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.645    
                         clock uncertainty           -0.060     7.585    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.645    
                         clock uncertainty           -0.060     7.585    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.645    
                         clock uncertainty           -0.060     7.585    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 7.112 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342     7.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.646    
                         clock uncertainty           -0.060     7.586    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.137    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 7.112 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342     7.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.646    
                         clock uncertainty           -0.060     7.586    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.137    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 7.112 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342     7.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.646    
                         clock uncertainty           -0.060     7.586    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.137    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     3.267    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.645    
                         clock uncertainty           -0.060     7.585    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     7.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.647    
                         clock uncertainty           -0.060     7.587    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.138    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.647    
                         clock uncertainty           -0.060     7.587    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.138    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q0[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.647    
                         clock uncertainty           -0.060     7.587    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.138    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     1.840    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.568    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.733    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.752    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.568    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.733    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.752    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.568    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.733    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.752    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.732    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y1    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y2    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y3    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y4    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y5    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y9    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y10   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y11   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y12   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y13  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y19  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y20  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y14  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y15  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y16  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y17  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y18  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y21  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y22  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.367     3.256    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.623    
                         clock uncertainty           -0.060    12.563    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    12.114    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  8.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     1.833    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.555    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.722    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.741    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.555    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.722    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.741    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.555    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.722    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.741    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.721    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.740    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y13   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y19   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y20   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y14   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y15   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y16   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y17   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y18   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y21   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 5.098 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     3.314 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     3.689    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     5.098    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.564     5.661    
                         clock uncertainty           -0.060     5.602    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.723     4.879    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.879    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 5.098 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     3.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     3.672    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     5.098    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.564     5.661    
                         clock uncertainty           -0.060     5.602    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.707     4.895    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 5.098 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     3.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     3.672    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     5.098    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.564     5.661    
                         clock uncertainty           -0.060     5.602    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D2)      -0.707     4.895    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 5.098 - 2.500 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     2.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     3.314 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     3.689    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     3.861 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.864    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -1.197 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     0.161    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.238 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.614 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     2.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     4.137 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     4.762 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     5.098    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.564     5.661    
                         clock uncertainty           -0.060     5.602    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D2)      -0.564     5.038    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  1.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.355 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     2.503    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.049    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.137     2.185    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D2)       -0.093     2.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.355 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     2.504    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.049    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.137     2.185    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D1)       -0.093     2.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.360 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     2.517    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.049    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.137     2.185    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D1)       -0.113     2.072    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     2.009 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.360 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     2.517    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.873 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.049    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.137     2.185    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D2)       -0.113     2.072    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y32  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y32  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y26  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y27  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y28  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y29  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y30  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y33  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y34  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y35  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.640    
                         clock uncertainty           -0.060     7.580    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.131    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.640    
                         clock uncertainty           -0.060     7.580    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.131    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.640    
                         clock uncertainty           -0.060     7.580    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.131    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 7.107 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     3.268    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     7.107    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.641    
                         clock uncertainty           -0.060     7.581    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     7.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.304 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.304    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     2.900 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     3.267    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.534     7.640    
                         clock uncertainty           -0.060     7.580    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     7.131    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     1.839    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.691 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     1.840    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.731    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.750    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.731    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.750    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.731    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.750    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.553 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.694 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     1.842    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.730    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y26   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y27   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y28   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y29   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y30   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y33   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y34   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y35   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y36   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y44  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y37  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y49  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y38  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y39  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y40  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y41  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y42  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y45  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y46  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.596ns (47.934%)  route 0.647ns (52.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.647     3.537    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.645    
                         clock uncertainty           -0.060    12.585    
    OLOGIC_X1Y49         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.714ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.596ns (52.770%)  route 0.533ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[6]
                         net (fo=1, routed)           0.533     3.423    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.645    
                         clock uncertainty           -0.060    12.585    
    OLOGIC_X1Y49         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    12.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  8.714    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.596ns (52.864%)  route 0.531ns (47.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.531     3.421    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.645    
                         clock uncertainty           -0.060    12.585    
    OLOGIC_X1Y49         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.596ns (52.958%)  route 0.529ns (47.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.529     3.419    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.645    
                         clock uncertainty           -0.060    12.585    
    OLOGIC_X1Y49         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 12.110 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.350    12.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.643    
                         clock uncertainty           -0.060    12.583    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 12.110 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.350    12.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.643    
                         clock uncertainty           -0.060    12.583    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 12.110 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.350    12.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.643    
                         clock uncertainty           -0.060    12.583    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.351    12.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.644    
                         clock uncertainty           -0.060    12.584    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    12.135    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[17]
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.351    12.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.644    
                         clock uncertainty           -0.060    12.584    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    12.135    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     0.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     2.293 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     2.889 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     3.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[19]
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.351    12.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.533    12.644    
                         clock uncertainty           -0.060    12.584    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    12.135    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     1.832    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.684 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     1.833    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.184     1.563    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.730    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.184     1.563    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.730    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.184     1.563    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.730    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.749    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.546 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.546    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.687 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     1.835    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     1.729    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.748    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y37   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y49   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y38   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y39   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y40   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y41   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y42   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y45   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y46   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.408      BUFHCE_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMS32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMS32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.484ns (7.040%)  route 6.391ns (92.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 10.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.256     8.281    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/ADDRD0
    SLICE_X56Y9          RAMS32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.263    10.754    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X56Y9          RAMS32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.614    11.368    
                         clock uncertainty           -0.063    11.305    
    SLICE_X56Y9          RAMS32 (Setup_rams32_CLK_ADR0)
                                                      0.062    11.367    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.484ns (7.283%)  route 6.162ns (92.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.753ns = ( 10.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.027     8.052    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/ADDRD0
    SLICE_X56Y10         RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.262    10.753    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/WCLK
    SLICE_X56Y10         RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/CLK
                         clock pessimism              0.614    11.367    
                         clock uncertainty           -0.063    11.304    
    SLICE_X56Y10         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.366    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.484ns (7.283%)  route 6.162ns (92.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.753ns = ( 10.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/CLK
    SLICE_X48Y35         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg/Q
                         net (fo=127, routed)         3.135     4.920    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.025 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11/O
                         net (fo=192, routed)         3.027     8.052    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/ADDRD0
    SLICE_X56Y10         RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.262    10.753    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/WCLK
    SLICE_X56Y10         RAMD32                                       r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.614    11.367    
                         clock uncertainty           -0.063    11.304    
    SLICE_X56Y10         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                      0.062    11.366    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  3.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.494%)  route 0.182ns (44.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    0.134ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.563     0.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X44Y50         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128     0.262 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[1]/Q
                         net (fo=7, routed)           0.182     0.444    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg_n_0_[1]
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.099     0.543 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.543    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[5]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.835     0.191    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X44Y49         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]/C
                         clock pessimism              0.215     0.406    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     0.498    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.701%)  route 0.283ns (60.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.194ns
    Source Clock Delay      (SCD):    0.136ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.565     0.136    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X51Y52         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     0.277 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg/Q
                         net (fo=3, routed)           0.283     0.559    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc
    SLICE_X50Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.604 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_1/O
                         net (fo=1, routed)           0.000     0.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.838     0.194    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X50Y48         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg/C
                         clock pessimism              0.215     0.409    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120     0.529    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.664%)  route 0.266ns (65.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.178ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.552     0.123    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X35Y27         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     0.264 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv/Q
                         net (fo=1, routed)           0.266     0.529    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0
    SLICE_X36Y30         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.822     0.178    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X36Y30         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]/C
                         clock pessimism              0.210     0.388    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.066     0.454    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.445%)  route 0.274ns (59.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.185ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/CLK
    SLICE_X36Y55         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][1]/Q
                         net (fo=1, routed)           0.274     0.547    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg_n_0_[0][1]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.592 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1]
    SLICE_X34Y55         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.828     0.185    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/CLK
    SLICE_X34Y55         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]/C
                         clock pessimism              0.210     0.395    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121     0.516    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.250ns (52.900%)  route 0.223ns (47.100%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.557     0.128    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X36Y63         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     0.269 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[9]/Q
                         net (fo=4, routed)           0.223     0.491    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[9]
    SLICE_X34Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.536 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_2/O
                         net (fo=1, routed)           0.000     0.536    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.600 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_nxt[9]
    SLICE_X34Y64         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.823     0.180    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X34Y64         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]/C
                         clock pessimism              0.210     0.390    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.134     0.524    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.401%)  route 0.242ns (59.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.553     0.124    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X42Y27         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     0.288 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/Q
                         net (fo=6, routed)           0.242     0.530    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_72
    SLICE_X31Y26         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.817     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X31Y26         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]/C
                         clock pessimism              0.210     0.383    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.070     0.453    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.457%)  route 0.251ns (54.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    0.124ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.553     0.124    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X42Y27         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     0.288 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]/Q
                         net (fo=6, routed)           0.251     0.538    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_72
    SLICE_X30Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.583 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.583    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.819     0.175    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/CLK
    SLICE_X30Y27         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]/C
                         clock pessimism              0.210     0.385    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     0.506    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.183ns
    Source Clock Delay      (SCD):    0.130ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.559     0.130    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X31Y13         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     0.271 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.067     0.338    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X30Y13         SRL16E                                       r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.827     0.183    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X30Y13         SRL16E                                       r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.040     0.143    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.260    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.365%)  route 0.194ns (43.635%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.176ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.554     0.125    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X35Y67         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.266 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[7]/Q
                         net (fo=4, routed)           0.194     0.460    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[7]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.505 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_4/O
                         net (fo=1, routed)           0.000     0.505    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_4_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.570 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.570    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_nxt[7]
    SLICE_X36Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.819     0.176    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X36Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]/C
                         clock pessimism              0.210     0.386    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.105     0.491    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.357%)  route 0.194ns (43.643%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.177ns
    Source Clock Delay      (SCD):    0.126ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.555     0.126    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X35Y66         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.267 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[3]/Q
                         net (fo=4, routed)           0.194     0.461    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[3]
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.506 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_4/O
                         net (fo=1, routed)           0.000     0.506    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.571    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_nxt[3]
    SLICE_X36Y68         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.820     0.177    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X36Y68         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]/C
                         clock pessimism              0.210     0.387    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105     0.492    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y2      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y2     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y3     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y1     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y29      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y30      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y33      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y2      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y2     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y2     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y2      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y0     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y1     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y2      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y2     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y0      u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y3     u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0       u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y2  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y3  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y0   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y0  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y1  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y2   u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ddr3_clk_gen
  To Clock:  clk_out2_ddr3_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ddr3_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    ddr3_clk_gen_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ddr3_clk_gen
  To Clock:  clkfbout_ddr3_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ddr3_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    ddr3_clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  p1_clk_hdmi_clk_gen_1
  To Clock:  clk1x_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        9.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.527%)  route 0.384ns (52.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.384     0.732    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)       -0.207     9.793    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.080ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.688%)  route 0.469ns (55.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.469     0.848    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X48Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)       -0.072     9.928    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  9.080    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.092%)  route 0.347ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.347     0.695    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.208     9.792    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.178ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     0.747    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)       -0.075     9.925    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  9.178    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.779ns  (logic 0.433ns (55.554%)  route 0.346ns (44.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.779    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.033     9.967    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  9.188    

Slack (MET) :             9.210ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.578ns  (logic 0.348ns (60.233%)  route 0.230ns (39.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.230     0.578    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.212     9.788    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  9.210    

Slack (MET) :             9.211ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.633ns  (logic 0.398ns (62.834%)  route 0.235ns (37.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.235     0.633    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.156     9.844    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.211    

Slack (MET) :             9.217ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.710ns  (logic 0.379ns (53.349%)  route 0.331ns (46.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.331     0.710    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.073     9.927    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  9.217    

Slack (MET) :             9.308ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.617ns  (logic 0.379ns (61.422%)  route 0.238ns (38.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.238     0.617    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X48Y13         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.075     9.925    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  9.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk1x_hdmi_clk_gen_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.020ns,  Total Violation       -2.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.020ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk1x_hdmi_clk_gen_1 rise@30.769ns - clk_pll_i rise@30.000ns)
  Data Path Delay:        2.394ns  (logic 0.538ns (22.470%)  route 1.856ns (77.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 32.030 - 30.769 ) 
    Source Clock Delay      (SCD):    1.406ns = ( 31.406 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     30.000    30.000 r  
    Y18                                               0.000    30.000 r  sclkin (IN)
                         net (fo=0)                   0.000    30.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427    31.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    29.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    29.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062    30.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106    30.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702    31.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    28.537 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    29.958    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    30.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367    31.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433    31.839 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           1.856    33.695    inst_top_hdmi/inst_hdmi_buffer/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.105    33.800 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1/O
                         net (fo=1, routed)           0.000    33.800    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    30.769 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    32.195    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    29.077 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    30.694    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    30.771 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.259    32.030    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                         clock pessimism              0.000    32.030    
                         clock uncertainty           -0.280    31.750    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.030    31.780    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg
  -------------------------------------------------------------------
                         required time                         31.780    
                         arrival time                         -33.800    
  -------------------------------------------------------------------
                         slack                                 -2.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk1x_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.209ns (17.966%)  route 0.954ns (82.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.562     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.164     0.297 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.954     1.251    inst_top_hdmi/inst_hdmi_buffer/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.296 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1/O
                         net (fo=1, routed)           0.000     1.296    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.833     0.835    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.280     1.114    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.091     1.205    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk1x_hdmi_clk_gen_1
  To Clock:  p1_clk_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       14.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.197ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.978ns  (logic 0.348ns (35.568%)  route 0.630ns (64.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     0.978    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)       -0.210    15.175    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 14.197    

Slack (MET) :             14.401ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.774ns  (logic 0.348ns (44.973%)  route 0.426ns (55.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.426     0.774    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X47Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)       -0.210    15.175    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 14.401    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.816ns  (logic 0.348ns (42.665%)  route 0.468ns (57.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.468     0.816    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X46Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.165    15.220    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.412ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.940ns  (logic 0.379ns (40.299%)  route 0.561ns (59.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.561     0.940    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X46Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.033    15.352    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 14.412    

Slack (MET) :             14.419ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.774%)  route 0.412ns (54.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.412     0.760    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X48Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)       -0.206    15.179    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 14.419    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.781ns  (logic 0.348ns (44.586%)  route 0.433ns (55.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.433     0.781    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X46Y11         FDRE (Setup_fdre_C_D)       -0.166    15.219    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.781ns  (logic 0.348ns (44.586%)  route 0.433ns (55.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.433     0.781    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X46Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.166    15.219    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.479ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.833ns  (logic 0.379ns (45.487%)  route 0.454ns (54.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.454     0.833    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X47Y12         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)       -0.073    15.312    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 14.479    

Slack (MET) :             14.527ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.785ns  (logic 0.379ns (48.306%)  route 0.406ns (51.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.406     0.785    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y10         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)       -0.073    15.312    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 14.527    

Slack (MET) :             14.533ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.270%)  route 0.440ns (53.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11                                      0.000     0.000 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.440     0.819    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y11         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X46Y11         FDRE (Setup_fdre_C_D)       -0.033    15.352    inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 14.533    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  p1_clk_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        5.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.643ns (17.777%)  route 2.974ns (82.223%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 f  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         2.398     4.918    inst_top_hdmi/inst_hdmi_buffer/rst0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.105     5.023 r  inst_top_hdmi/inst_hdmi_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.023    inst_top_hdmi/inst_hdmi_buffer/state[1]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.251    11.253    inst_top_hdmi/inst_hdmi_buffer/CLK
    SLICE_X35Y15         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/state_reg[1]/C
                         clock pessimism              0.000    11.253    
                         clock uncertainty           -0.274    10.979    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.033    11.012    inst_top_hdmi/inst_hdmi_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_top_hdmi/inst_hdmi_buffer/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.643ns (17.797%)  route 2.970ns (82.203%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 f  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         2.394     4.914    inst_top_hdmi/inst_hdmi_buffer/rst0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.105     5.019 r  inst_top_hdmi/inst_hdmi_buffer/state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.019    inst_top_hdmi/inst_hdmi_buffer/state[2]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.251    11.253    inst_top_hdmi/inst_hdmi_buffer/CLK
    SLICE_X35Y15         FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/state_reg[2]/C
                         clock pessimism              0.000    11.253    
                         clock uncertainty           -0.274    10.979    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.032    11.011    inst_top_hdmi/inst_hdmi_buffer/state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.484ns (15.652%)  route 2.608ns (84.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     4.498    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.274    10.981    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.558    inst_user_rd_ctrl/rd_cmd_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.484ns (15.652%)  route 2.608ns (84.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     4.498    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.274    10.981    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.558    inst_user_rd_ctrl/rd_cmd_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.484ns (15.652%)  route 2.608ns (84.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     4.498    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.274    10.981    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.558    inst_user_rd_ctrl/rd_cmd_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.484ns (15.652%)  route 2.608ns (84.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.007     4.498    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.253    11.255    inst_user_rd_ctrl/CLK
    SLICE_X46Y19         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.274    10.981    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.423    10.558    inst_user_rd_ctrl/rd_cmd_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.484ns (15.663%)  route 2.606ns (84.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     4.496    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]/C
                         clock pessimism              0.000    11.254    
                         clock uncertainty           -0.274    10.980    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.557    inst_user_rd_ctrl/rd_cmd_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.484ns (15.663%)  route 2.606ns (84.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     4.496    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]/C
                         clock pessimism              0.000    11.254    
                         clock uncertainty           -0.274    10.980    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.557    inst_user_rd_ctrl/rd_cmd_addr_r_reg[14]
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.484ns (15.663%)  route 2.606ns (84.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     4.496    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]/C
                         clock pessimism              0.000    11.254    
                         clock uncertainty           -0.274    10.980    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.557    inst_user_rd_ctrl/rd_cmd_addr_r_reg[15]
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (p1_clk_hdmi_clk_gen_1 rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.484ns (15.663%)  route 2.606ns (84.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.379     1.785 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          1.601     3.386    inst_user_rd_ctrl/init_calib_complete
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.105     3.491 r  inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          1.005     4.496    inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    11.426    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.118     8.308 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.617     9.925    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    10.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         1.252    11.254    inst_user_rd_ctrl/CLK
    SLICE_X46Y20         FDRE                                         r  inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]/C
                         clock pessimism              0.000    11.254    
                         clock uncertainty           -0.274    10.980    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.423    10.557    inst_user_rd_ctrl/rd_cmd_addr_r_reg[16]
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  6.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[4]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.231ns (19.734%)  route 0.940ns (80.266%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.409     1.302    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.829     0.831    inst_user_rd_ctrl/CLK
    SLICE_X36Y13         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[5]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.274     1.104    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.018     1.086    inst_user_rd_ctrl/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.231ns (18.935%)  route 0.989ns (81.065%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.458     1.352    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.832     0.834    inst_user_rd_ctrl/CLK
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[6]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.274     1.107    
    SLICE_X36Y11         FDRE (Hold_fdre_C_R)        -0.018     1.089    inst_user_rd_ctrl/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.231ns (18.935%)  route 0.989ns (81.065%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica_1/Q
                         net (fo=1, routed)           0.091     0.364    inst_user_rd_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_1_alias
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  inst_user_rd_ctrl/rd_cnt[7]_i_4/O
                         net (fo=4, routed)           0.440     0.849    inst_user_rd_ctrl/init_calib_complete_reg
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.894 r  inst_user_rd_ctrl/data_cnt[7]_i_1__0/O
                         net (fo=8, routed)           0.458     1.352    inst_user_rd_ctrl/data_cnt[7]_i_1__0_n_0
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.832     0.834    inst_user_rd_ctrl/CLK
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.274     1.107    
    SLICE_X36Y11         FDRE (Hold_fdre_C_R)        -0.018     1.089    inst_user_rd_ctrl/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.185ns (16.304%)  route 0.950ns (83.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.464     0.737    inst_user_rd_ctrl/ui_clk_sync_rst
    SLICE_X36Y15         LUT3 (Prop_lut3_I1_O)        0.044     0.781 r  inst_user_rd_ctrl/data_cnt[7]_i_2/O
                         net (fo=8, routed)           0.486     1.266    inst_user_rd_ctrl/data_cnt
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.832     0.834    inst_user_rd_ctrl/CLK
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[6]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.274     1.107    
    SLICE_X36Y11         FDRE (Hold_fdre_C_CE)       -0.106     1.001    inst_user_rd_ctrl/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_rd_ctrl/data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             p1_clk_hdmi_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p1_clk_hdmi_clk_gen_1 rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.185ns (16.304%)  route 0.950ns (83.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561     0.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.273 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.464     0.737    inst_user_rd_ctrl/ui_clk_sync_rst
    SLICE_X36Y15         LUT3 (Prop_lut3_I1_O)        0.044     0.781 r  inst_user_rd_ctrl/data_cnt[7]_i_2/O
                         net (fo=8, routed)           0.486     1.266    inst_user_rd_ctrl/data_cnt
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=385, routed)         0.832     0.834    inst_user_rd_ctrl/CLK
    SLICE_X36Y11         FDRE                                         r  inst_user_rd_ctrl/data_cnt_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.274     1.107    
    SLICE_X36Y11         FDRE (Hold_fdre_C_CE)       -0.106     1.001    inst_user_rd_ctrl/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_clk_125_gen

Setup :          160  Failing Endpoints,  Worst Slack       -2.736ns,  Total Violation     -400.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.538ns (29.731%)  route 1.272ns (70.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.696     3.216    inst_user_wr_ctrl/rst0
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[29]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X37Y4          FDRE (Setup_fdre_C_R)       -0.352     0.480    inst_user_wr_ctrl/wr_data_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.538ns (29.731%)  route 1.272ns (70.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.696     3.216    inst_user_wr_ctrl/rst0
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[2]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X37Y4          FDRE (Setup_fdre_C_R)       -0.352     0.480    inst_user_wr_ctrl/wr_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.538ns (29.731%)  route 1.272ns (70.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.696     3.216    inst_user_wr_ctrl/rst0
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[36]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X37Y4          FDRE (Setup_fdre_C_R)       -0.352     0.480    inst_user_wr_ctrl/wr_data_r_reg[36]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.538ns (29.731%)  route 1.272ns (70.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.696     3.216    inst_user_wr_ctrl/rst0
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X37Y4          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[92]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X37Y4          FDRE (Setup_fdre_C_R)       -0.352     0.480    inst_user_wr_ctrl/wr_data_r_reg[92]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[102]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[102]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[125]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[125]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[15]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[54]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[54]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[62]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[62]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_data_r_reg[67]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.538ns (31.551%)  route 1.167ns (68.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 1.099 - 2.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.367     1.406    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y7          FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDPE (Prop_fdpe_C_Q)         0.433     1.839 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica/Q
                         net (fo=3, routed)           0.576     2.415    inst_user_wr_ctrl/rstdiv0_sync_r1_reg_rep_n_0_repN_alias
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.105     2.520 r  inst_user_wr_ctrl/wr_fifo_en_i_1/O
                         net (fo=164, routed)         0.591     3.111    inst_user_wr_ctrl/rst0
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[67]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355     3.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095     4.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -1.596 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -0.238    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.161 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.260     1.099    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y5          FDRE                                         r  inst_user_wr_ctrl/wr_data_r_reg[67]/C
                         clock pessimism              0.000     1.099    
                         clock uncertainty           -0.267     0.832    
    SLICE_X38Y5          FDRE (Setup_fdre_C_R)       -0.423     0.409    inst_user_wr_ctrl/wr_data_r_reg[67]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 -2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_bit8to128/rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.626%)  route 0.197ns (51.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Source Clock Delay      (SCD):    0.133ns = ( 10.133 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.562    10.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X40Y9          FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    10.274 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=18, routed)          0.197    10.470    inst_bit8to128/init_calib_complete
    SLICE_X41Y9          LUT6 (Prop_lut6_I3_O)        0.045    10.515 r  inst_bit8to128/rd_en_i_1/O
                         net (fo=1, routed)           0.000    10.515    inst_bit8to128/rd_en_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.834     9.430    inst_bit8to128/clk_out1
    SLICE_X41Y9          FDRE                                         r  inst_bit8to128/rd_en_reg/C
                         clock pessimism              0.000     9.430    
                         clock uncertainty            0.267     9.697    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091     9.788    inst_bit8to128/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -9.788    
                         arrival time                          10.515    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[10]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[11]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[12]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[21]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[22]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[23]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[24]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.947%)  route 0.247ns (57.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.136    10.565    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y9          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[9]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y9          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.565    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_pll_i rise@10.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.970%)  route 0.331ns (64.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 9.429 - 10.000 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 10.132 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.150ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264    10.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.341 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.830    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.856 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     9.410    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     9.460 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381     9.841    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020     9.861 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    10.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     9.059 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486     9.545    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.571 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.561    10.132    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X39Y10         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141    10.273 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          0.111    10.384    inst_user_wr_ctrl/ui_clk_sync_rst
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.045    10.429 r  inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1/O
                         net (fo=19, routed)          0.220    10.649    inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729    11.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     8.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     8.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.833     9.429    inst_user_wr_ctrl/clk_out1
    SLICE_X38Y8          FDRE                                         r  inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]/C
                         clock pessimism              0.000     9.429    
                         clock uncertainty            0.267     9.696    
    SLICE_X38Y8          FDRE (Hold_fdre_C_R)         0.009     9.705    inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                          10.649    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_ddr3_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.961ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.961ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.964ns  (logic 0.379ns (7.635%)  route 4.585ns (92.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10                                      0.000     0.000 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          4.585     4.964    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X29Y74         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.075    19.925    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 14.961    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.385ns = ( 4.615 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.442ns = ( 3.152 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    Y18                                               0.000     3.594 f  sclkin (IN)
                         net (fo=0)                   0.000     3.594    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     5.021 f  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     6.086    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     0.161 f  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     1.586    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.667 f  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     3.075    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.152 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     3.680    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     4.615    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.444     5.059    
                         clock uncertainty           -0.215     4.844    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.662    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.086ns
    Source Clock Delay      (SCD):    -0.886ns = ( 0.208 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    Y18                                               0.000     1.094 r  sclkin (IN)
                         net (fo=0)                   0.000     1.094    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     2.455 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     3.458    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -2.603 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -1.246    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -1.169 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     0.135    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     0.208 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     0.709    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     0.086    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.444    -0.358    
                         clock uncertainty            0.215    -0.142    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     0.032    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 6.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.964 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.964    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.770    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.526     7.296    
                         clock uncertainty           -0.060     7.236    
    OUT_FIFO_X1Y0        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     6.663    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.637    
                         clock uncertainty           -0.060     7.577    
    OLOGIC_X1Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337     7.240    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.637    
                         clock uncertainty           -0.060     7.577    
    OLOGIC_X1Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337     7.240    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.637    
                         clock uncertainty           -0.060     7.577    
    OLOGIC_X1Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337     7.240    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.637    
                         clock uncertainty           -0.060     7.577    
    OLOGIC_X1Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337     7.240    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.466ns (20.199%)  route 1.841ns (79.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.841     4.470    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y1          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.639    
                         clock uncertainty           -0.060     7.579    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.063    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.466ns (20.718%)  route 1.783ns (79.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.783     4.412    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341     7.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.637    
                         clock uncertainty           -0.060     7.577    
    OLOGIC_X1Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.466ns (20.987%)  route 1.754ns (79.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.754     4.384    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.639    
                         clock uncertainty           -0.060     7.579    
    OLOGIC_X1Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.063    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.466ns (21.298%)  route 1.722ns (78.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 7.113 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.722     4.351    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343     7.113    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.639    
                         clock uncertainty           -0.060     7.579    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.063    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.466ns (22.713%)  route 1.586ns (77.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 7.112 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.586     4.215    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342     7.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.638    
                         clock uncertainty           -0.060     7.578    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.062    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  2.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.642 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.642    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.388    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.170     1.558    
    OUT_FIFO_X1Y0        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.547    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.736    
    OLOGIC_X1Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.648    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.736    
    OLOGIC_X1Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.648    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.736    
    OLOGIC_X1Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.648    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y7          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.736    
    OLOGIC_X1Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.648    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.589%)  route 0.751ns (73.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.751     2.493    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y10         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y10         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.737    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.296    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.272ns (25.086%)  route 0.812ns (74.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.812     2.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y11         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.568    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y11         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.738    
    OLOGIC_X1Y11         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.297    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.272ns (24.108%)  route 0.856ns (75.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.856     2.598    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y4          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     1.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y4          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.737    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.296    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.272ns (23.980%)  route 0.862ns (76.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.862     2.604    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.736    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.295    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.272ns (23.929%)  route 0.865ns (76.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.865     2.607    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     1.568    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.738    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.297    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 11.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    Y18                                               0.000     7.500 r  sclkin (IN)
                         net (fo=0)                   0.000     7.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     8.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     4.067 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     6.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.569    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.652 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.953 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.953    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.760    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.525    12.285    
                         clock uncertainty           -0.060    12.225    
    OUT_FIFO_X1Y1        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    11.652    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.369ns  (logic 0.466ns (19.672%)  route 1.903ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.903     9.521    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y13         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    12.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y13         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.617    
                         clock uncertainty           -0.060    12.557    
    OLOGIC_X1Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.336ns  (logic 0.466ns (19.946%)  route 1.870ns (80.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.870     9.488    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    12.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.617    
                         clock uncertainty           -0.060    12.557    
    OLOGIC_X1Y14         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.242ns  (logic 0.466ns (20.788%)  route 1.776ns (79.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.776     9.394    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    12.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.617    
                         clock uncertainty           -0.060    12.557    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.466ns (21.094%)  route 1.743ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.743     9.361    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y16         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    12.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y16         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.617    
                         clock uncertainty           -0.060    12.557    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.105ns  (logic 0.466ns (22.134%)  route 1.639ns (77.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.639     9.257    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y17         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    12.091    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y17         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.616    
                         clock uncertainty           -0.060    12.556    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.040    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.073ns  (logic 0.466ns (22.481%)  route 1.607ns (77.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.607     9.225    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    12.091    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y18         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.616    
                         clock uncertainty           -0.060    12.556    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.040    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.969ns  (logic 0.466ns (23.666%)  route 1.503ns (76.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.503     9.121    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.615    
                         clock uncertainty           -0.060    12.555    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.039    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.937ns  (logic 0.466ns (24.063%)  route 1.471ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.471     9.089    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    12.090    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.615    
                         clock uncertainty           -0.060    12.555    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.039    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.804ns  (logic 0.466ns (25.831%)  route 1.338ns (74.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 12.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.338     8.956    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y23         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    12.092    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y23         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.617    
                         clock uncertainty           -0.060    12.557    
    OLOGIC_X1Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  3.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.635 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.635    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.379    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.172     1.551    
    OUT_FIFO_X1Y1        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.540    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.272ns (29.434%)  route 0.652ns (70.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.652     2.387    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.555    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.727    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.286    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.924%)  route 0.668ns (71.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.668     2.404    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y22         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y22         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.726    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.285    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.757%)  route 0.674ns (71.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.674     2.409    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.725    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.284    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.272ns (27.309%)  route 0.724ns (72.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.724     2.459    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y23         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.555    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y23         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.727    
    OLOGIC_X1Y23         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.286    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.272ns (25.336%)  route 0.802ns (74.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.802     2.537    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.725    
    OLOGIC_X1Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.284    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.272ns (25.231%)  route 0.806ns (74.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.806     2.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.725    
    OLOGIC_X1Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.284    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.272ns (23.675%)  route 0.877ns (76.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.877     2.612    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y18         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.725    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.284    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.272ns (23.583%)  route 0.881ns (76.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.881     2.617    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y17         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.553    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y17         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.725    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.284    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.272ns (22.218%)  route 0.952ns (77.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.952     2.687    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y16         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.554    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y16         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.726    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.285    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 6.770 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     4.964 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.964    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.770    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.526     7.296    
                         clock uncertainty           -0.060     7.236    
    OUT_FIFO_X1Y2        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     6.663    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337     7.235    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337     7.235    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337     7.235    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    Y18                                               0.000     2.500 r  sclkin (IN)
                         net (fo=0)                   0.000     2.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     3.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -0.933 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     1.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.663 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     4.903 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     5.278    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337     7.235    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.466ns (17.638%)  route 2.176ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 7.108 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.176     4.805    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338     7.108    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.634    
                         clock uncertainty           -0.060     7.574    
    OLOGIC_X1Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.058    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.466ns (18.392%)  route 2.068ns (81.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 7.108 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.068     4.697    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y35         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338     7.108    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y35         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.634    
                         clock uncertainty           -0.060     7.574    
    OLOGIC_X1Y35         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.058    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.466ns (19.285%)  route 1.950ns (80.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns = ( 7.108 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.950     4.580    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y34         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338     7.108    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y34         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.634    
                         clock uncertainty           -0.060     7.574    
    OLOGIC_X1Y34         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.058    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.466ns (20.269%)  route 1.833ns (79.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.833     4.462    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.056    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.466ns (22.501%)  route 1.605ns (77.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 7.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.163ns = ( 4.663 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     0.080    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     2.163 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     2.629 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.605     4.234    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     6.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     1.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     2.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     4.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.610    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.637 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     6.770 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     7.106    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.526     7.632    
                         clock uncertainty           -0.060     7.572    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     7.056    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.642 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.642    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.388    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.170     1.558    
    OUT_FIFO_X1Y2        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.547    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.272ns (29.443%)  route 0.652ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.652     2.394    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.735    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.294    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.272ns (29.380%)  route 0.654ns (70.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.654     2.396    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y28         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y28         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.735    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.294    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.272ns (29.272%)  route 0.657ns (70.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.657     2.399    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.735    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.294    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.646    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.646    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.646    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.607 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     1.764    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.646    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.272ns (27.574%)  route 0.714ns (72.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.714     2.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.272ns (25.961%)  route 0.776ns (74.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.470 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.742 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.776     2.518    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.558    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.300 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.388 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.564    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.734    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 11.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    Y18                                               0.000     7.500 r  sclkin (IN)
                         net (fo=0)                   0.000     7.500    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     8.927 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.992    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     4.067 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.492    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.573 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     6.981    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.058 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.569    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.652 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.953 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.953    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    11.760    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.525    12.285    
                         clock uncertainty           -0.060    12.225    
    OUT_FIFO_X1Y3        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    11.652    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.722ns  (logic 0.466ns (17.118%)  route 2.256ns (82.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.256     9.874    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y49         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y49         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.614ns  (logic 0.466ns (17.828%)  route 2.148ns (82.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.148     9.766    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y48         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.497ns  (logic 0.466ns (18.666%)  route 2.031ns (81.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.031     9.649    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y47         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y47         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y47         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.379ns  (logic 0.466ns (19.586%)  route 1.913ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.913     9.531    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y46         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y46         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y46         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.466ns (20.601%)  route 1.796ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 12.110 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.796     9.414    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.350    12.110    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.635    
                         clock uncertainty           -0.060    12.575    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.059    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.059    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.024ns  (logic 0.466ns (23.028%)  route 1.558ns (76.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.558     9.176    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y42         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.351    12.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y42         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.636    
                         clock uncertainty           -0.060    12.576    
    OLOGIC_X1Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.060    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.906ns  (logic 0.466ns (24.445%)  route 1.440ns (75.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.440     9.058    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.351    12.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.636    
                         clock uncertainty           -0.060    12.576    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.060    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.466ns (25.595%)  route 1.355ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.355     8.973    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.793ns  (logic 0.466ns (25.988%)  route 1.327ns (74.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 12.112 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 9.652 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sclkin (IN)
                         net (fo=0)                   0.000     5.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     1.567 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     2.992    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.073 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     4.481    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.558 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     5.069    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.152 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.618 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.327     8.945    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y37         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     9.600    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    11.627 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    11.760 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.352    12.112    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y37         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.525    12.637    
                         clock uncertainty           -0.060    12.577    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.061    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  3.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.272ns (29.605%)  route 0.647ns (70.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.647     2.382    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.734    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.635 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.635    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.379    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.172     1.551    
    OUT_FIFO_X1Y3        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.540    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.272ns (28.094%)  route 0.696ns (71.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.696     2.431    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y37         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y37         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.734    
    OLOGIC_X1Y37         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.272ns (27.994%)  route 0.700ns (72.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.700     2.435    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.734    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.272ns (27.754%)  route 0.708ns (72.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.708     2.443    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y40         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y40         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.734    
    OLOGIC_X1Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.272ns (26.121%)  route 0.769ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.769     2.504    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.182     1.561    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.733    
    OLOGIC_X1Y41         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.292    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.272ns (24.668%)  route 0.831ns (75.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.831     2.566    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y42         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.182     1.561    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y42         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.733    
    OLOGIC_X1Y42         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.292    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.272ns (22.241%)  route 0.951ns (77.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.951     2.686    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.182     1.561    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.733    
    OLOGIC_X1Y45         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.292    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.272ns (21.180%)  route 1.012ns (78.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.012     2.747    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y46         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.183     1.562    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y46         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.734    
    OLOGIC_X1Y46         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.293    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.272ns (20.215%)  route 1.074ns (79.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.350    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.735 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.074     2.809    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y47         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.567    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.291 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.184     1.563    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y47         OSERDESE2                                    r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.735    
    OLOGIC_X1Y47         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.294    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  p1_clk_hdmi_clk_gen_1
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        8.962ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.962ns  (required time - arrival time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.828ns  (logic 0.348ns (42.011%)  route 0.480ns (57.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17                                      0.000     0.000 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.480     0.828    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X37Y17         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)       -0.210     9.790    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  8.962    

Slack (MET) :             9.047ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.883%)  route 0.355ns (47.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.753    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X37Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.200     9.800    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.047    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.688%)  route 0.382ns (52.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18                                      0.000     0.000 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.382     0.730    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X37Y16         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)       -0.207     9.793    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17                                      0.000     0.000 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     0.735    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y17         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.170     9.830    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.095    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.070%)  route 0.347ns (49.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.347     0.695    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X37Y13         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)       -0.207     9.793    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.156ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.769ns  (logic 0.433ns (56.276%)  route 0.336ns (43.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.336     0.769    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X37Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.075     9.925    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  9.156    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.379ns (52.480%)  route 0.343ns (47.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18                                      0.000     0.000 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.343     0.722    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X37Y16         FDRE                                         r  rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)       -0.075     9.925    rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.203    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.724ns  (logic 0.379ns (52.367%)  route 0.345ns (47.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.345     0.724    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X37Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.073     9.927    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  9.203    

Slack (MET) :             9.216ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.348ns (60.548%)  route 0.227ns (39.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.227     0.575    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X37Y15         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)       -0.209     9.791    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.622ns  (logic 0.379ns (60.889%)  route 0.243ns (39.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13                                      0.000     0.000 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.243     0.622    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X37Y13         FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)       -0.075     9.925    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  9.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125_gen
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        6.991ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.801ns  (logic 0.348ns (43.421%)  route 0.453ns (56.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12                                      0.000     0.000 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.801    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y12         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.208     7.792    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.773ns  (logic 0.398ns (51.481%)  route 0.375ns (48.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10                                      0.000     0.000 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.375     0.773    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y11         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.158     7.842    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.561%)  route 0.354ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3                                       0.000     0.000 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.702    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X44Y2          FDRE                                         r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.210     7.790    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.468%)  route 0.355ns (50.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1                                       0.000     0.000 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.703    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y1          FDRE                                         r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)       -0.208     7.792    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.853%)  route 0.336ns (49.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12                                      0.000     0.000 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.684    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X29Y13         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y13         FDRE (Setup_fdre_C_D)       -0.212     7.788    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.787ns  (logic 0.379ns (48.171%)  route 0.408ns (51.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12                                      0.000     0.000 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.408     0.787    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y12         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.075     7.925    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  7.138    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.785ns  (logic 0.379ns (48.282%)  route 0.406ns (51.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1                                       0.000     0.000 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.406     0.785    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y1          FDRE                                         r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)       -0.073     7.927    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.340%)  route 0.359ns (48.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2                                       0.000     0.000 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.359     0.738    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y0          FDRE                                         r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y0          FDRE (Setup_fdre_C_D)       -0.075     7.925    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.775ns  (logic 0.433ns (55.841%)  route 0.342ns (44.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10                                      0.000     0.000 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.342     0.775    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y11         FDRE                                         r  wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.029     7.971    wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.718ns  (logic 0.379ns (52.755%)  route 0.339ns (47.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0                                       0.000     0.000 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.339     0.718    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X45Y1          FDRE                                         r  wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.075     7.925    wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  7.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_clk_gen
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.421ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.934ns  (logic 0.379ns (9.633%)  route 3.555ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.555     3.343    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.230    20.722    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.336    21.057    
                         clock uncertainty           -0.262    20.795    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.032    20.763    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.763    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                 17.421    

Slack (MET) :             17.465ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.918ns  (logic 0.379ns (9.674%)  route 3.539ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.539     3.326    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.230    20.722    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.336    21.057    
                         clock uncertainty           -0.262    20.795    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.004    20.791    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 17.465    

Slack (MET) :             17.568ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.820ns  (logic 0.433ns (11.336%)  route 3.387ns (88.664%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.159 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.387     3.228    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X30Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.235    20.727    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.336    21.062    
                         clock uncertainty           -0.262    20.800    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.004    20.796    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                 17.568    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.757ns  (logic 0.433ns (11.526%)  route 3.324ns (88.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.159 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.324     3.165    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X29Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.233    20.725    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.336    21.060    
                         clock uncertainty           -0.262    20.798    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)       -0.032    20.766    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.646ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.571ns  (logic 0.348ns (9.746%)  route 3.223ns (90.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.348    -0.244 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.223     2.979    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X35Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.229    20.721    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.336    21.056    
                         clock uncertainty           -0.262    20.794    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)       -0.169    20.625    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         20.625    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 17.646    

Slack (MET) :             17.651ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.709ns  (logic 0.433ns (11.675%)  route 3.276ns (88.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.433    -0.159 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.276     3.117    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X31Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.235    20.727    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.336    21.062    
                         clock uncertainty           -0.262    20.800    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)       -0.032    20.768    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.768    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 17.651    

Slack (MET) :             17.653ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.702ns  (logic 0.379ns (10.237%)  route 3.323ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.379    -0.213 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.323     3.111    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.230    20.722    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.336    21.057    
                         clock uncertainty           -0.262    20.795    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)       -0.032    20.763    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.763    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 17.653    

Slack (MET) :             17.657ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.566ns  (logic 0.348ns (9.758%)  route 3.218ns (90.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.724ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.348    -0.244 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.218     2.975    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X31Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.232    20.724    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.336    21.059    
                         clock uncertainty           -0.262    20.797    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.166    20.631    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         20.631    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                 17.657    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.500ns  (logic 0.348ns (9.942%)  route 3.152ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.724ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.348    -0.244 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.152     2.909    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X32Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.232    20.724    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.336    21.059    
                         clock uncertainty           -0.262    20.797    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)       -0.167    20.630    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.630    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.738ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.517ns  (logic 0.398ns (11.317%)  route 3.119ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.335    -0.592    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.398    -0.194 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.119     2.925    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X34Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    Y18                                               0.000    20.000 r  sclkin (IN)
                         net (fo=0)                   0.000    20.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    16.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304    19.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    19.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    20.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    20.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    20.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714    18.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352    19.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.229    20.721    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.336    21.056    
                         clock uncertainty           -0.262    20.794    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)       -0.131    20.663    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         20.663    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                 17.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.164ns (9.558%)  route 1.552ns (90.442%))
  Logic Levels:           0  
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.176ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.552     1.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X31Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.819     0.176    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.507     0.683    
                         clock uncertainty            0.262     0.945    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.075     1.020    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.148ns (8.763%)  route 1.541ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.541     1.093    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X34Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.817     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.507     0.680    
                         clock uncertainty            0.262     0.942    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.007     0.949    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.164ns (9.314%)  route 1.597ns (90.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.597     1.165    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X29Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.819     0.175    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.507     0.682    
                         clock uncertainty            0.262     0.944    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.075     1.019    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.128ns (7.480%)  route 1.583ns (92.520%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.174ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.583     1.115    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X32Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.817     0.174    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.507     0.681    
                         clock uncertainty            0.262     0.943    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.022     0.965    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.128ns (7.428%)  route 1.595ns (92.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.174ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.595     1.127    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X31Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.817     0.174    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.507     0.681    
                         clock uncertainty            0.262     0.943    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.022     0.965    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.164ns (9.276%)  route 1.604ns (90.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.178ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.604     1.172    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X30Y67         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.821     0.178    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y67         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.507     0.685    
                         clock uncertainty            0.262     0.947    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.060     1.007    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.141ns (7.916%)  route 1.640ns (92.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.640     1.185    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X33Y72         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.816     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y72         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.507     0.680    
                         clock uncertainty            0.262     0.942    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.075     1.017    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.371%)  route 1.609ns (92.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.609     1.140    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X35Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.817     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y71         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.507     0.680    
                         clock uncertainty            0.262     0.942    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.021     0.963    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.164ns (9.118%)  route 1.635ns (90.882%))
  Logic Levels:           0  
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.176ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.635     1.202    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X30Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.819     0.176    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y69         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.507     0.683    
                         clock uncertainty            0.262     0.945    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.060     1.005    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clk_gen rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.840%)  route 1.658ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clk_gen rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.548    -0.596    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y75         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.658     1.202    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.814     0.171    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y73         FDRE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.507     0.678    
                         clock uncertainty            0.262     0.940    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.060     1.000    u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk1x_hdmi_clk_gen_1
  To Clock:  clk1x_hdmi_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.498ns (8.937%)  route 5.074ns (91.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 16.687 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          3.314     6.944    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X59Y73         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.300    16.687    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X59Y73         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[2]/C
                         clock pessimism              0.001    16.688    
                         clock uncertainty           -0.081    16.607    
    SLICE_X59Y73         FDCE (Recov_fdce_C_CLR)     -0.493    16.114    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.339ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.498ns (9.216%)  route 4.906ns (90.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 16.687 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          3.145     6.775    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X61Y73         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.300    16.687    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X61Y73         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[4]/C
                         clock pessimism              0.001    16.688    
                         clock uncertainty           -0.081    16.607    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.493    16.114    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  9.339    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.498ns (9.216%)  route 4.906ns (90.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 16.687 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          3.145     6.775    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X60Y73         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.300    16.687    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X60Y73         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[3]/C
                         clock pessimism              0.001    16.688    
                         clock uncertainty           -0.081    16.607    
    SLICE_X60Y73         FDCE (Recov_fdce_C_CLR)     -0.420    16.187    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         16.187    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.498ns (9.649%)  route 4.663ns (90.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 16.688 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.903     6.533    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X62Y73         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.301    16.688    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X62Y73         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[1]/C
                         clock pessimism              0.001    16.689    
                         clock uncertainty           -0.081    16.608    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.493    16.115    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.115    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.498ns (9.890%)  route 4.538ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 16.692 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.777     6.407    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/AR[0]
    SLICE_X59Y69         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.305    16.692    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/clk1x
    SLICE_X59Y69         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[1]/C
                         clock pessimism              0.001    16.693    
                         clock uncertainty           -0.081    16.612    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.493    16.119    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.119    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.498ns (9.890%)  route 4.538ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 16.692 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.777     6.407    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/AR[0]
    SLICE_X59Y69         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.305    16.692    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/clk1x
    SLICE_X59Y69         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[4]/C
                         clock pessimism              0.001    16.693    
                         clock uncertainty           -0.081    16.612    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.493    16.119    inst_top_hdmi/inst_hdmi_trans/inst_encode_red/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         16.119    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.498ns (10.097%)  route 4.434ns (89.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 16.690 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.674     6.304    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X64Y72         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.303    16.690    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X64Y72         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[7]/C
                         clock pessimism              0.001    16.691    
                         clock uncertainty           -0.081    16.610    
    SLICE_X64Y72         FDCE (Recov_fdce_C_CLR)     -0.454    16.156    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  9.852    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.498ns (10.097%)  route 4.434ns (89.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 16.690 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.674     6.304    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X64Y72         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.303    16.690    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X64Y72         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[8]/C
                         clock pessimism              0.001    16.691    
                         clock uncertainty           -0.081    16.610    
    SLICE_X64Y72         FDCE (Recov_fdce_C_CLR)     -0.454    16.156    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         16.156    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  9.852    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.498ns (10.097%)  route 4.434ns (89.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 16.690 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.674     6.304    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X64Y72         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.303    16.690    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X64Y72         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[0]/C
                         clock pessimism              0.001    16.691    
                         clock uncertainty           -0.081    16.610    
    SLICE_X64Y72         FDCE (Recov_fdce_C_CLR)     -0.420    16.190    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         16.190    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk1x_hdmi_clk_gen_1 rise@15.385ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.498ns (10.097%)  route 4.434ns (89.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 16.690 - 15.385 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.538     1.538    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314    -1.776 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.698    -0.078    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.369     1.372    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.379     1.751 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           1.761     3.511    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.119     3.630 f  inst_top_hdmi/inst_hdmi_buffer/cnt[4]_i_2__1/O
                         net (fo=42, routed)          2.674     6.304    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/AR[0]
    SLICE_X64Y72         FDCE                                         f  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.385 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           1.426    16.811    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.118    13.692 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.617    15.310    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.387 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         1.303    16.690    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/clk1x
    SLICE_X64Y72         FDCE                                         r  inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[2]/C
                         clock pessimism              0.001    16.691    
                         clock uncertainty           -0.081    16.610    
    SLICE_X64Y72         FDCE (Recov_fdce_C_CLR)     -0.420    16.190    inst_top_hdmi/inst_hdmi_trans/inst_encode_blue/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         16.190    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  9.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.872%)  route 1.259ns (87.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.456     2.011    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y62         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.828     0.830    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y62         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.872%)  route 1.259ns (87.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.456     2.011    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y62         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.828     0.830    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y62         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[1]/C
                         clock pessimism              0.000     0.830    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.872%)  route 1.259ns (87.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.456     2.011    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y62         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.828     0.830    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y62         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[2]/C
                         clock pessimism              0.000     0.830    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.872%)  route 1.259ns (87.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.456     2.011    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y62         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.828     0.830    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y62         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[3]/C
                         clock pessimism              0.000     0.830    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.524     2.078    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y63         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[4]/C
                         clock pessimism              0.000     0.829    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.762    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.524     2.078    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y63         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[5]/C
                         clock pessimism              0.000     0.829    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.762    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.524     2.078    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y63         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[6]/C
                         clock pessimism              0.000     0.829    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.762    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.524     2.078    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y63         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[7]/C
                         clock pessimism              0.000     0.829    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.762    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.296%)  route 1.327ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.524     2.078    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X55Y63         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X55Y63         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg/C
                         clock pessimism              0.000     0.829    
    SLICE_X55Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.737    inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk1x_hdmi_clk_gen_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_hdmi_clk_gen_1 rise@0.000ns - clk1x_hdmi_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.770%)  route 1.394ns (88.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.629     0.629    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -0.681 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -0.024    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.564     0.566    inst_top_hdmi/inst_hdmi_buffer/clk1x
    SLICE_X39Y9          FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/Q
                         net (fo=3, routed)           0.803     1.509    inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n
    SLICE_X39Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.554 f  inst_top_hdmi/inst_hdmi_buffer/hor_end_i_2/O
                         net (fo=52, routed)          0.592     2.146    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[11]_0
    SLICE_X54Y64         FDCE                                         f  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ddr3_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.901     0.901    hdmi_clk_gen_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -0.737 r  hdmi_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -0.027    hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clk_gen_inst/inst/clkout2_buf/O
                         net (fo=287, routed)         0.827     0.829    inst_top_hdmi/inst_VGA_TIMING/clk1x
    SLICE_X54Y64         FDCE                                         r  inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[10]/C
                         clock pessimism              0.000     0.829    
    SLICE_X54Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.762    inst_top_hdmi/inst_VGA_TIMING/ver_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  1.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_125_gen
  To Clock:  clk_out1_clk_125_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 inst_iddr_ctrl/rxdv_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_rx_filter_buffer/rx_en_new_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        1.624ns  (logic 0.556ns (34.246%)  route 1.068ns (65.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 9.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.235ns = ( 1.765 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.421     3.421 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.311     4.732    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -1.176 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     0.249    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     0.330 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.436     1.765    inst_iddr_ctrl/clk_out1
    SLICE_X2Y14          FDRE                                         r  inst_iddr_ctrl/rxdv_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.433     2.198 r  inst_iddr_ctrl/rxdv_r_reg/Q
                         net (fo=9, routed)           0.678     2.877    inst_rx_filter_buffer/rx_en
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.123     3.000 f  inst_rx_filter_buffer/rx_en_new_i_2/O
                         net (fo=1, routed)           0.389     3.389    inst_rx_filter_buffer/rx_en_new_i_2_n_0
    SLICE_X5Y8           FDCE                                         f  inst_rx_filter_buffer/rx_en_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    T21                                               0.000    10.000 r  rx_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         1.355    11.355 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.095    12.450    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     6.404 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.762    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.839 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         1.330     9.169    inst_rx_filter_buffer/clk_out1
    SLICE_X5Y8           FDCE                                         r  inst_rx_filter_buffer/rx_en_new_reg/C
                         clock pessimism              0.558     9.726    
                         clock uncertainty           -0.069     9.657    
    SLICE_X5Y8           FDCE (Recov_fdce_C_CLR)     -0.500     9.157    inst_rx_filter_buffer/rx_en_new_reg
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 inst_iddr_ctrl/rxdv_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_rx_filter_buffer/rx_en_new_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.693ns  (logic 0.206ns (29.745%)  route 0.487ns (70.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 1.461 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.382ns = ( 1.618 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     2.869    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359     0.510 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.999    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.025 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.593     1.618    inst_iddr_ctrl/clk_out1
    SLICE_X2Y14          FDRE                                         r  inst_iddr_ctrl/rxdv_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  inst_iddr_ctrl/rxdv_r_reg/Q
                         net (fo=9, routed)           0.310     2.092    inst_rx_filter_buffer/rx_en
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.042     2.134 f  inst_rx_filter_buffer/rx_en_new_i_2/O
                         net (fo=1, routed)           0.176     2.310    inst_rx_filter_buffer/rx_en_new_i_2_n_0
    SLICE_X5Y8           FDCE                                         f  inst_rx_filter_buffer/rx_en_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    T21                                               0.000     2.000 r  rx_clk (IN)
                         net (fo=0)                   0.000     2.000    clk_125_gen_inst/inst/clk_in1
    T21                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  clk_125_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.729     3.175    clk_125_gen_inst/inst/clk_in1_clk_125_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     0.034 r  clk_125_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     0.567    clk_125_gen_inst/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.596 r  clk_125_gen_inst/inst/clkout1_buf/O
                         net (fo=970, routed)         0.865     1.461    inst_rx_filter_buffer/clk_out1
    SLICE_X5Y8           FDCE                                         r  inst_rx_filter_buffer/rx_en_new_reg/C
                         clock pessimism              0.195     1.656    
    SLICE_X5Y8           FDCE (Remov_fdce_C_CLR)     -0.159     1.497    inst_rx_filter_buffer/rx_en_new_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.814    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.433ns (20.811%)  route 1.648ns (79.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 10.808 - 10.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.354     1.393    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y52         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDPE (Prop_fdpe_C_Q)         0.433     1.826 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/Q
                         net (fo=48, routed)          1.648     3.474    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_calib_complete_reg_0
    SLICE_X60Y52         FDCE                                         f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.316    10.808    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X60Y52         FDCE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.614    11.421    
                         clock uncertainty           -0.063    11.358    
    SLICE_X60Y52         FDCE (Recov_fdce_C_CLR)     -0.258    11.100    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.433ns (45.903%)  route 0.510ns (54.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 10.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408    -0.519    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.442 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.062     0.620    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.106     0.726 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.702     1.428    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890    -1.463 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.421    -0.042    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.039 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.369     1.408    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X42Y44         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDPE (Prop_fdpe_C_Q)         0.433     1.841 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/Q
                         net (fo=3, routed)           0.510     2.351    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
    SLICE_X47Y45         FDCE                                         f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sclkin (IN)
                         net (fo=0)                   0.000    10.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.364    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.303 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.661    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          1.304     9.041    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.114 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.929    10.043    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.069    10.112 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.664    10.776    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.714     8.062 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.352     9.415    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.492 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        1.260    10.751    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X47Y45         FDCE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.614    11.365    
                         clock uncertainty           -0.063    11.302    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.331    10.971    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -2.351    
  -------------------------------------------------------------------
                         slack                                  8.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.594%)  route 0.230ns (58.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    0.134ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.563     0.134    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X42Y44         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDPE (Prop_fdpe_C_Q)         0.164     0.298 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/Q
                         net (fo=3, routed)           0.230     0.528    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
    SLICE_X47Y45         FDCE                                         f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.834     0.190    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X47Y45         FDCE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.019     0.171    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.079    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.120%)  route 0.921ns (84.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.219ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    -0.590    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.540 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.159    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.139 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.120    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.941 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.455    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.429 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.562     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK
    SLICE_X38Y52         FDPE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDPE (Prop_fdpe_C_Q)         0.164     0.297 f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/Q
                         net (fo=48, routed)          0.921     1.217    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_calib_complete_reg_0
    SLICE_X60Y52         FDCE                                         f  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    ddr3_clk_gen_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  ddr3_clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    ddr3_clk_gen_inst/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  ddr3_clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  ddr3_clk_gen_inst/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822    -0.829    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[2]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.776 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.353    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.310 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.173    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.203 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.673    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.644 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5857, routed)        0.863     0.219    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X60Y52         FDCE                                         r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.019     0.200    
    SLICE_X60Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  1.085    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.565ns  (logic 0.379ns (10.632%)  route 3.186ns (89.368%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10                                      0.000     0.000 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=61, routed)          3.186     3.565    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y0     PHY_CONTROL                  0.000     5.000    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  1.435    





