{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686620296951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686620296956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 09:38:16 2023 " "Processing started: Tue Jun 13 09:38:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686620296956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620296956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620296956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686620297215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686620297215 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1686620304295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686620304296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10 final.v(25) " "Verilog HDL Implicit Net warning at final.v(25): created implicit net for \"clk_10\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sel packed final.v(7) " "Verilog HDL Port Declaration warning at final.v(7): data type declaration for \"sel\" declares packed dimensions but the port declaration declaration does not" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1686620304296 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sel final.v(3) " "HDL info at final.v(3): see declaration for object \"sel\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304296 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "seg packed final.v(5) " "Verilog HDL Port Declaration warning at final.v(5): data type declaration for \"seg\" declares packed dimensions but the port declaration declaration does not" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "seg final.v(3) " "HDL info at final.v(3): see declaration for object \"seg\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mul_out packed final.v(6) " "Verilog HDL Port Declaration warning at final.v(6): data type declaration for \"mul_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mul_out final.v(3) " "HDL info at final.v(3): see declaration for object \"mul_out\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count_10 packed final.v(6) " "Verilog HDL Port Declaration warning at final.v(6): data type declaration for \"count_10\" declares packed dimensions but the port declaration declaration does not" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count_10 final.v(3) " "HDL info at final.v(3): see declaration for object \"count_10\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686620304315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final.v(17) " "Verilog HDL assignment warning at final.v(17): truncated value with size 32 to match size of target (8)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686620304316 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 final.v(19) " "Verilog HDL assignment warning at final.v(19): truncated value with size 32 to match size of target (1)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686620304316 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final.v(35) " "Verilog HDL assignment warning at final.v(35): truncated value with size 32 to match size of target (4)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686620304317 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_10 final.v(48) " "Verilog HDL Always Construct warning at final.v(48): variable \"count_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686620304317 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel final.v(41) " "Verilog HDL Always Construct warning at final.v(41): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686620304317 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul_out final.v(41) " "Verilog HDL Always Construct warning at final.v(41): inferring latch(es) for variable \"mul_out\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686620304317 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_out\[0\] final.v(41) " "Inferred latch for \"mul_out\[0\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_out\[1\] final.v(41) " "Inferred latch for \"mul_out\[1\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_out\[2\] final.v(41) " "Inferred latch for \"mul_out\[2\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_out\[3\] final.v(41) " "Inferred latch for \"mul_out\[3\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] final.v(41) " "Inferred latch for \"sel\[0\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] final.v(41) " "Inferred latch for \"sel\[1\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] final.v(41) " "Inferred latch for \"sel\[2\]\" at final.v(41)" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620304318 "|final"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] VCC " "Pin \"sel\[0\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686620304591 "|final|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] VCC " "Pin \"sel\[1\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686620304591 "|final|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] VCC " "Pin \"sel\[2\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686620304591 "|final|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final/final.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686620304591 "|final|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686620304591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686620304644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686620304961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686620304961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686620304989 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686620304989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686620304989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686620304989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686620305000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 09:38:25 2023 " "Processing ended: Tue Jun 13 09:38:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686620305000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686620305000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686620305000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686620305000 ""}
