// Seed: 595500645
module module_0 (
    output wand id_0,
    input  wire id_1
);
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input wire id_9
);
  assign id_4 = id_6;
  wire id_11;
  wire id_12;
  module_0(
      id_5, id_3
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1[1'b0] - id_3;
  module_2(
      id_3, id_6, id_5
  );
endmodule
