#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May 10 18:22:02 2017
# Process ID: 6089
# Current directory: /home/bma/git/fpga_design/redpitaya/double_dds/double_dds.runs/double_dds_wrapper_proc_sys_reset_0_0_synth_1
# Command line: vivado -log double_dds_wrapper_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_wrapper_proc_sys_reset_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/double_dds/double_dds.runs/double_dds_wrapper_proc_sys_reset_0_0_synth_1/double_dds_wrapper_proc_sys_reset_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/double_dds/double_dds.runs/double_dds_wrapper_proc_sys_reset_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source double_dds_wrapper_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1112.270 ; gain = 181.086 ; free physical = 2845 ; free virtual = 12885
INFO: [Synth 8-638] synthesizing module 'double_dds_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ip/double_dds_wrapper_proc_sys_reset_0_0/synth/double_dds_wrapper_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'double_dds_wrapper_proc_sys_reset_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/double_dds/double_dds.srcs/sources_1/bd/double_dds_wrapper/ip/double_dds_wrapper_proc_sys_reset_0_0/synth/double_dds_wrapper_proc_sys_reset_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1153.738 ; gain = 222.555 ; free physical = 2784 ; free virtual = 12824
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1153.738 ; gain = 222.555 ; free physical = 2782 ; free virtual = 12822
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1488.922 ; gain = 0.000 ; free physical = 2275 ; free virtual = 12316
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2658 ; free virtual = 12700
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2658 ; free virtual = 12700
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2658 ; free virtual = 12700
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2650 ; free virtual = 12691
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2633 ; free virtual = 12674
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2239 ; free virtual = 12280
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2239 ; free virtual = 12280
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2221 ; free virtual = 12262
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2216 ; free virtual = 12258
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2216 ; free virtual = 12257
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2216 ; free virtual = 12257
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2216 ; free virtual = 12257
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2212 ; free virtual = 12253
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2212 ; free virtual = 12253

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1488.922 ; gain = 557.738 ; free physical = 2211 ; free virtual = 12253
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1488.930 ; gain = 457.242 ; free physical = 1955 ; free virtual = 11997
