// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition"

// DATE "05/30/2022 12:50:43"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MOD_COMP (
	ADC_DA,
	ADC_DB,
	UART_RXD,
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	UART_TXD,
	ADC_CLK_A,
	ADC_CLK_B,
	ADC_OEB_A,
	ADC_OEB_B,
	DAC_DA,
	DAC_B,
	DAC_CLK_A,
	DAC_CLK_B,
	DAC_MODE,
	DAC_WRT_A,
	DAC_WRT_B,
	LEDG,
	LEDR,
	I2C_SCLK,
	I2C_SDAT,
	AUD_XCK,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_ADCDAT,
	AUD_DACDAT);
input 	[13:0] ADC_DA;
input 	[13:0] ADC_DB;
input 	UART_RXD;
input 	CLOCK_50;
input 	CLOCK2_50;
input 	[0:0] KEY;
input 	[3:0] SW;
output 	UART_TXD;
output 	ADC_CLK_A;
output 	ADC_CLK_B;
output 	ADC_OEB_A;
output 	ADC_OEB_B;
output 	[13:0] DAC_DA;
output 	[13:0] DAC_B;
output 	DAC_CLK_A;
output 	DAC_CLK_B;
output 	DAC_MODE;
output 	DAC_WRT_A;
output 	DAC_WRT_B;
output 	[2:0] LEDG;
output 	[15:0] LEDR;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	AUD_XCK;
input 	AUD_DACLRCK;
input 	AUD_ADCLRCK;
input 	AUD_BCLK;
input 	AUD_ADCDAT;
output 	AUD_DACDAT;

// Design Ports Information
// ADC_DA[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[8]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[9]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[10]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[6]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[7]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[8]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[12]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK_A	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK_B	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_A	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_B	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[3]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[5]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[7]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[8]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[9]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[10]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[11]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[3]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[4]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[5]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[7]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[8]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[11]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[12]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_B[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_A	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_B	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_MODE	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_A	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_B	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MOD_COMP_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK4 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~dataout ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT1 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT2 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT3 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT4 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT5 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT6 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT7 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT8 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT9 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT10 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT11 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT12 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT13 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT14 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT15 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT16 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT31 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT32 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~0 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~1 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_out2~2 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~dataout ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~0 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~1 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_out2~2 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~dataout ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~0 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~1 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_out2~2 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~0 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~1 ;
wire \ADC_DA[0]~input_o ;
wire \ADC_DA[1]~input_o ;
wire \ADC_DA[2]~input_o ;
wire \ADC_DA[3]~input_o ;
wire \ADC_DA[4]~input_o ;
wire \ADC_DA[5]~input_o ;
wire \ADC_DA[6]~input_o ;
wire \ADC_DA[7]~input_o ;
wire \ADC_DA[8]~input_o ;
wire \ADC_DA[9]~input_o ;
wire \ADC_DA[10]~input_o ;
wire \ADC_DA[11]~input_o ;
wire \ADC_DA[12]~input_o ;
wire \ADC_DA[13]~input_o ;
wire \ADC_DB[0]~input_o ;
wire \ADC_DB[1]~input_o ;
wire \ADC_DB[2]~input_o ;
wire \ADC_DB[3]~input_o ;
wire \ADC_DB[4]~input_o ;
wire \ADC_DB[5]~input_o ;
wire \ADC_DB[6]~input_o ;
wire \ADC_DB[7]~input_o ;
wire \ADC_DB[8]~input_o ;
wire \ADC_DB[9]~input_o ;
wire \ADC_DB[10]~input_o ;
wire \ADC_DB[11]~input_o ;
wire \ADC_DB[12]~input_o ;
wire \ADC_DB[13]~input_o ;
wire \I2C_SDAT~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \cfg|Auto_Initialize|send_stop_bit~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~q ;
wire \cfg|Auto_Initialize|send_start_bit~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~q ;
wire \cfg|I2C_Controller|Selector5~0_combout ;
wire \cfg|I2C_Controller|Selector0~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ;
wire \cfg|Clock_Generator_400KHz|clk_counter[1]~27_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[2]~9_combout ;
wire \cfg|I2C_Controller|enable_clk~combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[2]~10 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[3]~11_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[3]~12 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[4]~13_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[4]~14 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[5]~15_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[5]~16 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[6]~17_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[6]~18 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[7]~19_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[7]~20 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[8]~21_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[8]~22 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[9]~23_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|clk_counter[9]~24 ;
wire \cfg|Clock_Generator_400KHz|clk_counter[10]~25_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~q ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~q ;
wire \cfg|I2C_Controller|Selector1~0_combout ;
wire \cfg|Clock_Generator_400KHz|new_clk~q ;
wire \cfg|I2C_Controller|Selector1~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ;
wire \cfg|I2C_Controller|Selector2~2_combout ;
wire \cfg|I2C_Controller|Selector2~3_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ;
wire \cfg|I2C_Controller|current_bit~0_combout ;
wire \cfg|I2C_Controller|current_bit~1_combout ;
wire \cfg|I2C_Controller|Add0~0_combout ;
wire \cfg|I2C_Controller|current_bit~3_combout ;
wire \cfg|I2C_Controller|Selector4~0_combout ;
wire \cfg|I2C_Controller|Selector4~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ;
wire \cfg|I2C_Controller|Selector6~0_combout ;
wire \cfg|I2C_Controller|Selector5~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ;
wire \cfg|I2C_Controller|Selector6~1_combout ;
wire \cfg|I2C_Controller|Selector6~2_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ;
wire \cfg|Auto_Initialize|Selector2~1_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[0]~11_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[1]~5_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[1]~6 ;
wire \cfg|Auto_Initialize|rom_address_counter[2]~7_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[2]~8 ;
wire \cfg|Auto_Initialize|rom_address_counter[3]~9_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[3]~10 ;
wire \cfg|Auto_Initialize|rom_address_counter[4]~12_combout ;
wire \cfg|Auto_Initialize|Ram0~4_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[4]~13 ;
wire \cfg|Auto_Initialize|rom_address_counter[5]~14_combout ;
wire \cfg|Auto_Initialize|Selector2~2_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ;
wire \cfg|Auto_Initialize|Selector3~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ;
wire \cfg|Auto_Initialize|Selector4~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ;
wire \cfg|Auto_Initialize|Selector5~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ;
wire \cfg|Auto_Initialize|Equal0~0_combout ;
wire \cfg|Auto_Initialize|Selector2~0_combout ;
wire \cfg|Auto_Initialize|Selector0~0_combout ;
wire \cfg|Auto_Initialize|Selector0~1_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ;
wire \cfg|Auto_Initialize|transfer_data~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~1_combout ;
wire \cfg|Auto_Initialize|transfer_data~q ;
wire \cfg|I2C_Controller|Selector3~0_combout ;
wire \cfg|I2C_Controller|Selector3~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ;
wire \cfg|I2C_Controller|current_bit~2_combout ;
wire \cfg|Auto_Initialize|Ram0~49_combout ;
wire \cfg|Auto_Initialize|Ram0~47_combout ;
wire \cfg|Auto_Initialize|Ram0~46_combout ;
wire \cfg|Auto_Initialize|data_out~4_combout ;
wire \cfg|Auto_Initialize|Ram0~48_combout ;
wire \cfg|Auto_Initialize|Ram0~45_combout ;
wire \cfg|Auto_Initialize|Ram0~50_combout ;
wire \cfg|Auto_Initialize|Ram0~20_combout ;
wire \cfg|Auto_Initialize|Ram0~51_combout ;
wire \cfg|Auto_Initialize|Ram0~52_combout ;
wire \cfg|Auto_Initialize|Ram0~53_combout ;
wire \cfg|Auto_Initialize|Ram0~54_combout ;
wire \cfg|Auto_Initialize|data_out[2]~0_combout ;
wire \cfg|Auto_Initialize|Ram0~12_combout ;
wire \cfg|Auto_Initialize|Ram0~13_combout ;
wire \cfg|Auto_Initialize|data_out[3]~5_combout ;
wire \cfg|data_to_transfer[2]~feeder_combout ;
wire \cfg|Auto_Initialize|Equal0~1_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ;
wire \cfg|I2C_Controller|current_byte[2]~feeder_combout ;
wire \cfg|I2C_Controller|always6~0_combout ;
wire \cfg|Auto_Initialize|Ram0~74_combout ;
wire \cfg|Auto_Initialize|Ram0~78_combout ;
wire \cfg|Auto_Initialize|Ram0~75_combout ;
wire \cfg|Auto_Initialize|Ram0~76_combout ;
wire \cfg|Auto_Initialize|Ram0~77_combout ;
wire \cfg|Auto_Initialize|Ram0~79_combout ;
wire \cfg|Auto_Initialize|data_out~13_combout ;
wire \cfg|Auto_Initialize|Ram0~73_combout ;
wire \cfg|Auto_Initialize|data_out~14_combout ;
wire \cfg|Auto_Initialize|data_out~15_combout ;
wire \cfg|data_to_transfer[3]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~65_combout ;
wire \cfg|Auto_Initialize|data_out~10_combout ;
wire \cfg|Auto_Initialize|Ram0~66_combout ;
wire \cfg|Auto_Initialize|data_out~11_combout ;
wire \cfg|Auto_Initialize|Ram0~68_combout ;
wire \cfg|Auto_Initialize|Ram0~69_combout ;
wire \cfg|Auto_Initialize|Ram0~70_combout ;
wire \cfg|Auto_Initialize|Ram0~71_combout ;
wire \cfg|Auto_Initialize|Ram0~67_combout ;
wire \cfg|Auto_Initialize|Ram0~72_combout ;
wire \cfg|Auto_Initialize|data_out~12_combout ;
wire \cfg|data_to_transfer[0]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~63_combout ;
wire \cfg|Auto_Initialize|Ram0~59_combout ;
wire \cfg|Auto_Initialize|Ram0~60_combout ;
wire \cfg|Auto_Initialize|Ram0~61_combout ;
wire \cfg|Auto_Initialize|Ram0~62_combout ;
wire \cfg|Auto_Initialize|Ram0~64_combout ;
wire \cfg|Auto_Initialize|Ram0~55_combout ;
wire \cfg|Auto_Initialize|Ram0~56_combout ;
wire \cfg|Auto_Initialize|Ram0~57_combout ;
wire \cfg|Auto_Initialize|Ram0~58_combout ;
wire \cfg|Auto_Initialize|data_out~9_combout ;
wire \cfg|data_to_transfer[1]~feeder_combout ;
wire \cfg|I2C_Controller|current_byte[1]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~3_combout ;
wire \cfg|I2C_Controller|Mux0~4_combout ;
wire \cfg|I2C_Controller|Mux0~0_combout ;
wire \cfg|Auto_Initialize|Ram0~9_combout ;
wire \cfg|Auto_Initialize|Ram0~8_combout ;
wire \cfg|Auto_Initialize|Ram0~10_combout ;
wire \cfg|Auto_Initialize|Ram0~11_combout ;
wire \cfg|Auto_Initialize|Ram0~81_combout ;
wire \cfg|Auto_Initialize|Ram0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~6_combout ;
wire \cfg|Auto_Initialize|Ram0~7_combout ;
wire \cfg|Auto_Initialize|Ram0~80_combout ;
wire \cfg|Auto_Initialize|data_out[5]~1_combout ;
wire \cfg|I2C_Controller|current_byte[5]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~14_combout ;
wire \cfg|Auto_Initialize|Ram0~15_combout ;
wire \cfg|Auto_Initialize|Ram0~16_combout ;
wire \cfg|Auto_Initialize|Ram0~17_combout ;
wire \cfg|Auto_Initialize|Ram0~18_combout ;
wire \cfg|Auto_Initialize|Ram0~19_combout ;
wire \cfg|Auto_Initialize|Ram0~21_combout ;
wire \cfg|Auto_Initialize|Ram0~22_combout ;
wire \cfg|Auto_Initialize|Ram0~23_combout ;
wire \cfg|Auto_Initialize|Ram0~24_combout ;
wire \cfg|Auto_Initialize|Ram0~25_combout ;
wire \cfg|Auto_Initialize|data_out[6]~2_combout ;
wire \cfg|Auto_Initialize|Ram0~26_combout ;
wire \cfg|data_to_transfer[6]~feeder_combout ;
wire \cfg|I2C_Controller|current_byte[6]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~27_combout ;
wire \cfg|Auto_Initialize|Ram0~28_combout ;
wire \cfg|Auto_Initialize|Ram0~29_combout ;
wire \cfg|Auto_Initialize|Ram0~30_combout ;
wire \cfg|Auto_Initialize|Ram0~31_combout ;
wire \cfg|Auto_Initialize|Ram0~32_combout ;
wire \cfg|Auto_Initialize|Ram0~33_combout ;
wire \cfg|Auto_Initialize|Ram0~34_combout ;
wire \cfg|Auto_Initialize|Ram0~35_combout ;
wire \cfg|Auto_Initialize|Ram0~36_combout ;
wire \cfg|Auto_Initialize|data_out[4]~3_combout ;
wire \cfg|data_to_transfer[4]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~1_combout ;
wire \cfg|Auto_Initialize|Ram0~43_combout ;
wire \cfg|Auto_Initialize|Ram0~41_combout ;
wire \cfg|Auto_Initialize|Ram0~40_combout ;
wire \cfg|Auto_Initialize|Ram0~42_combout ;
wire \cfg|Auto_Initialize|Ram0~39_combout ;
wire \cfg|Auto_Initialize|Ram0~44_combout ;
wire \cfg|Auto_Initialize|Ram0~38_combout ;
wire \cfg|Auto_Initialize|Ram0~37_combout ;
wire \cfg|Auto_Initialize|data_out~6_combout ;
wire \cfg|Auto_Initialize|data_out~7_combout ;
wire \cfg|Auto_Initialize|data_out~8_combout ;
wire \cfg|data_to_transfer[7]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~2_combout ;
wire \cfg|I2C_Controller|Mux0~5_combout ;
wire \cfg|I2C_Controller|i2c_sdata~1_combout ;
wire \pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \U2|C3|C3|count[0]~2_combout ;
wire \U2|C3|C3|count[1]~3_combout ;
wire \U2|C3|C3|LessThan0~1_combout ;
wire \U2|C3|C3|count[2]~1_combout ;
wire \U2|C3|C3|count[3]~0_combout ;
wire \U2|C3|C3|LessThan0~0_combout ;
wire \U2|C1|U1|b1_cntw_r[0]~9_combout ;
wire \U2|C1|U1|b1_cntw_r[6]~13_combout ;
wire \U2|C1|U1|b1_cntw_r[0]~10 ;
wire \U2|C1|U1|b1_cntw_r[1]~11_combout ;
wire \U2|C1|U1|b1_cntw_r[1]~12 ;
wire \U2|C1|U1|b1_cntw_r[2]~14_combout ;
wire \U2|C1|U1|b1_cntw_r[2]~15 ;
wire \U2|C1|U1|b1_cntw_r[3]~16_combout ;
wire \U2|C1|U1|b1_cntw_r[3]~17 ;
wire \U2|C1|U1|b1_cntw_r[4]~18_combout ;
wire \U2|C1|U1|b1_cntw_r[4]~19 ;
wire \U2|C1|U1|b1_cntw_r[5]~20_combout ;
wire \U2|C1|U1|b1_cntw_r[5]~21 ;
wire \U2|C1|U1|b1_cntw_r[6]~22_combout ;
wire \U2|C1|U1|b1_cntw_r[6]~23 ;
wire \U2|C1|U1|b1_cntw_r[7]~24_combout ;
wire \U2|C1|U1|Equal5~1_combout ;
wire \U2|C1|U1|b1_cntw_r[7]~25 ;
wire \U2|C1|U1|b1_cntw_r[8]~26_combout ;
wire \U2|C1|U1|Equal5~0_combout ;
wire \U2|C1|U1|Equal5~2_combout ;
wire \U2|C1|U1|b1_cntb_r[0]~4_combout ;
wire \U2|C1|U1|b1_cntb_r[1]~6_combout ;
wire \U2|C1|U1|b1_cntb_r[0]~5 ;
wire \U2|C1|U1|b1_cntb_r[1]~7_combout ;
wire \U2|C1|U1|b1_cntb_r[1]~8 ;
wire \U2|C1|U1|b1_cntb_r[2]~9_combout ;
wire \U2|C1|U1|b1_cntb_r[2]~10 ;
wire \U2|C1|U1|b1_cntb_r[3]~11_combout ;
wire \U2|C1|U1|b1_txcaddr_s[2]~0_combout ;
wire \U2|C1|U1|Mux2~0_combout ;
wire \U2|C1|U1|b1_txcrun_r~q ;
wire \U2|C3|C3|Selector3~0_combout ;
wire \U2|C3|C3|Selector3~1_combout ;
wire \U2|C3|C3|Selector3~2_combout ;
wire \U2|C3|C3|state.espera~q ;
wire \U2|C3|C3|state~11_combout ;
wire \U2|C3|C3|state.fin_desplaza~q ;
wire \U2|C1|U1|b0_cntw_r[0]~9_combout ;
wire \UART_RXD~input_o ;
wire \U2|C1|U1|b0_rxsyn_r~5_combout ;
wire \U2|C1|U1|b0_rxsyn_r~4_combout ;
wire \U2|C1|U1|b0_rxsyn_r~3_combout ;
wire \U2|C1|U1|b0_rxsyn_r~2_combout ;
wire \U2|C1|U1|b0_rxsyn_r~1_combout ;
wire \U2|C1|U1|b0_rxsyn_r~0_combout ;
wire \U2|C1|U1|Mux1~0_combout ;
wire \U2|C1|U1|b0_rxbit_r~0_combout ;
wire \U2|C1|U1|b0_rxbit_r~q ;
wire \U2|C1|U1|Mux0~0_combout ;
wire \U2|C1|U1|b0_rxcrun_r~q ;
wire \U2|C1|U1|b0_cntw_r[6]~25_combout ;
wire \U2|C1|U1|b0_cntw_r[0]~10 ;
wire \U2|C1|U1|b0_cntw_r[1]~11_combout ;
wire \U2|C1|U1|b0_cntw_r[1]~12 ;
wire \U2|C1|U1|b0_cntw_r[2]~13_combout ;
wire \U2|C1|U1|b0_cntw_r[2]~14 ;
wire \U2|C1|U1|b0_cntw_r[3]~15_combout ;
wire \U2|C1|U1|b0_cntw_r[3]~16 ;
wire \U2|C1|U1|b0_cntw_r[4]~17_combout ;
wire \U2|C1|U1|b0_cntw_r[4]~18 ;
wire \U2|C1|U1|b0_cntw_r[5]~19_combout ;
wire \U2|C1|U1|b0_cntw_r[5]~20 ;
wire \U2|C1|U1|b0_cntw_r[6]~21_combout ;
wire \U2|C1|U1|b0_cntw_r[6]~22 ;
wire \U2|C1|U1|b0_cntw_r[7]~23_combout ;
wire \U2|C1|U1|b0_cntw_r[7]~24 ;
wire \U2|C1|U1|b0_cntw_r[8]~26_combout ;
wire \U2|C1|U1|Equal1~1_combout ;
wire \U2|C1|U1|Equal1~0_combout ;
wire \U2|C1|U1|Equal1~2_combout ;
wire \U2|C1|U1|b0_cntb_r[0]~5_combout ;
wire \U2|C1|U1|b0_cntb_r[0]~7_combout ;
wire \U2|C1|U1|b0_cntb_r[0]~6 ;
wire \U2|C1|U1|b0_cntb_r[1]~8_combout ;
wire \U2|C1|U1|b0_cntb_r[1]~9 ;
wire \U2|C1|U1|b0_cntb_r[2]~10_combout ;
wire \U2|C1|U1|b0_cntb_r[2]~11 ;
wire \U2|C1|U1|b0_cntb_r[3]~12_combout ;
wire \U2|C1|U1|b0_rxcaddr_s[2]~0_combout ;
wire \U2|C1|U1|b0_rxrdy_r~0_combout ;
wire \U2|C1|U1|b0_rxrdy_r~q ;
wire \U2|C1|U1|b0_rxsrl_r~2_combout ;
wire \U2|C1|U1|Equal2~0_combout ;
wire \U2|C1|U1|b0_rxsrl_r[2]~0_combout ;
wire \U2|C1|U1|b0_rxsrl_r~1_combout ;
wire \U2|C1|U1|b0_rxdw_r~7_combout ;
wire \U2|C1|U1|b0_rxdw_r~6_combout ;
wire \U2|C1|U1|b0_rxdw_r~5_combout ;
wire \U2|C1|U1|b0_rxdw_r~4_combout ;
wire \U2|C1|U1|b0_rxdw_r~3_combout ;
wire \U2|C1|U1|b0_cntb_r[0]~4_combout ;
wire \U2|C1|U1|b0_rxdw_r[5]~feeder_combout ;
wire \U2|C1|U1|b0_rxdw_r~2_combout ;
wire \U2|C1|U1|b0_rxdw_r[4]~feeder_combout ;
wire \U2|C3|C1|always0~1_combout ;
wire \U2|C1|U1|b0_rxdw_r~1_combout ;
wire \U2|C1|U1|b0_rxdw_r~0_combout ;
wire \U2|C3|C1|always0~0_combout ;
wire \U2|C3|C1|always0~2_combout ;
wire \U2|C3|C1|Selector2~1_combout ;
wire \U2|C3|C1|state.write~q ;
wire \U2|C3|C2|count[3]~0_combout ;
wire \U2|C3|C2|count[1]~2_combout ;
wire \U2|C3|C2|LessThan0~1_combout ;
wire \U2|C3|C2|count[0]~3_combout ;
wire \U2|C3|C2|LessThan0~0_combout ;
wire \U2|C3|C2|count[2]~1_combout ;
wire \U2|C3|C2|LessThan1~0_combout ;
wire \U2|C3|C2|state~11_combout ;
wire \U2|C3|C2|state~12_combout ;
wire \U2|C3|C2|state.espera~q ;
wire \U2|C3|C2|state~10_combout ;
wire \U2|C3|C2|state.registro~q ;
wire \U2|C3|C2|state~9_combout ;
wire \U2|C3|C2|state.intermedio~q ;
wire \U2|C3|C2|state~8_combout ;
wire \U2|C3|C2|state.fin_registros~q ;
wire \U2|C3|C1|state~10_combout ;
wire \U2|C3|C1|state~11_combout ;
wire \U2|C3|C1|state.inicial~q ;
wire \U2|C3|C1|always0~4_combout ;
wire \U2|C3|C1|always0~3_combout ;
wire \U2|C3|C1|always0~5_combout ;
wire \U2|C3|C1|state~12_combout ;
wire \U2|C3|C1|state~13_combout ;
wire \U2|C3|C1|state.error~q ;
wire \U2|C3|C1|Selector2~0_combout ;
wire \U2|C3|C1|Selector1~0_combout ;
wire \U2|C3|C1|state.read~q ;
wire \U2|C3|C3|state~13_combout ;
wire \U2|C3|C3|state.inicial~q ;
wire \U2|C3|C3|Selector1~0_combout ;
wire \U2|C3|C3|state.carga~q ;
wire \U2|C3|C3|Selector2~0_combout ;
wire \U2|C3|C3|state.transmision~q ;
wire \U2|C3|C3|state~12_combout ;
wire \U2|C3|C3|state.desplaza~q ;
wire \U2|C2|reg_array[10][0]~feeder_combout ;
wire \U2|C2|reg_array[10][0]~q ;
wire \U2|C2|reg_array[9][0]~feeder_combout ;
wire \U2|C2|reg_array[9][0]~q ;
wire \U2|C2|reg_array[8][0]~q ;
wire \U2|C2|reg_array[7][0]~q ;
wire \U2|C2|reg_array[6][0]~q ;
wire \U2|C2|reg_array[5][0]~q ;
wire \U2|C2|reg_array[4][0]~feeder_combout ;
wire \U2|C2|reg_array[4][0]~q ;
wire \U2|C2|reg_array[3][0]~feeder_combout ;
wire \U2|C2|reg_array[3][0]~q ;
wire \U2|C2|reg_array_confregs[3][0]~q ;
wire \U2|C2|reg_array_confregs[4][0]~feeder_combout ;
wire \U2|C2|reg_array_confregs[4][0]~q ;
wire \U2|C2|reg_array_confregs[6][0]~q ;
wire \U2|C2|reg_array_confregs[7][0]~q ;
wire \U2|C2|reg_array_confregs[8][0]~q ;
wire \U2|C2|reg_array_confregs[10][0]~q ;
wire \U2|C2|reg_array_txregs[10][0]~q ;
wire \U2|C2|reg_array_confregs[9][0]~q ;
wire \U2|C2|reg_array_txregs~52_combout ;
wire \U2|C2|reg_array_txregs[1][2]~1_combout ;
wire \U2|C2|reg_array_txregs[9][0]~q ;
wire \U2|C2|reg_array_txregs~44_combout ;
wire \U2|C2|reg_array_txregs[8][0]~q ;
wire \U2|C2|reg_array_txregs~36_combout ;
wire \U2|C2|reg_array_txregs[7][0]~q ;
wire \U2|C2|reg_array_txregs~28_combout ;
wire \U2|C2|reg_array_txregs[6][0]~q ;
wire \U2|C2|reg_array_confregs[5][0]~feeder_combout ;
wire \U2|C2|reg_array_confregs[5][0]~q ;
wire \U2|C2|reg_array_txregs~21_combout ;
wire \U2|C2|reg_array_txregs[5][0]~q ;
wire \U2|C2|reg_array_txregs~15_combout ;
wire \U2|C2|reg_array_txregs[4][0]~q ;
wire \U2|C2|reg_array_txregs~10_combout ;
wire \U2|C2|reg_array_txregs[3][0]~q ;
wire \U2|C2|reg_array[2][0]~q ;
wire \U2|C2|reg_array_confregs[2][0]~q ;
wire \U2|C2|reg_array_txregs~6_combout ;
wire \U2|C2|reg_array_txregs[2][0]~q ;
wire \U2|C2|reg_array[1][0]~feeder_combout ;
wire \U2|C2|reg_array[1][0]~q ;
wire \U2|C2|reg_array_confregs[1][0]~q ;
wire \U2|C2|reg_array_txregs~3_combout ;
wire \U2|C2|reg_array_txregs[1][0]~q ;
wire \U2|C2|reg_array[0][0]~feeder_combout ;
wire \U2|C2|reg_array[0][0]~q ;
wire \U2|C2|reg_array_confregs[0][0]~q ;
wire \U2|C2|reg_array_txregs~0_combout ;
wire \U2|C2|reg_array_txregs[0][0]~q ;
wire \U2|C2|reg_array[10][1]~feeder_combout ;
wire \U2|C2|reg_array[10][1]~q ;
wire \U2|C2|reg_array[9][1]~feeder_combout ;
wire \U2|C2|reg_array[9][1]~q ;
wire \U2|C2|reg_array[8][1]~feeder_combout ;
wire \U2|C2|reg_array[8][1]~q ;
wire \U2|C2|reg_array[7][1]~feeder_combout ;
wire \U2|C2|reg_array[7][1]~q ;
wire \U2|C2|reg_array[6][1]~feeder_combout ;
wire \U2|C2|reg_array[6][1]~q ;
wire \U2|C2|reg_array[5][1]~feeder_combout ;
wire \U2|C2|reg_array[5][1]~q ;
wire \U2|C2|reg_array[4][1]~q ;
wire \U2|C2|reg_array[3][1]~feeder_combout ;
wire \U2|C2|reg_array[3][1]~q ;
wire \U2|C2|reg_array[2][1]~feeder_combout ;
wire \U2|C2|reg_array[2][1]~q ;
wire \U2|C2|reg_array[1][1]~feeder_combout ;
wire \U2|C2|reg_array[1][1]~q ;
wire \U2|C2|reg_array[0][1]~feeder_combout ;
wire \U2|C2|reg_array[0][1]~q ;
wire \U2|C2|reg_array_confregs[0][1]~q ;
wire \U2|C2|reg_array_confregs[5][1]~q ;
wire \U2|C2|reg_array_confregs[10][1]~feeder_combout ;
wire \U2|C2|reg_array_confregs[10][1]~q ;
wire \U2|C2|reg_array_txregs[10][1]~feeder_combout ;
wire \U2|C2|reg_array_txregs[10][1]~q ;
wire \U2|C2|reg_array_confregs[9][1]~q ;
wire \U2|C2|reg_array_txregs~59_combout ;
wire \U2|C2|reg_array_txregs[9][1]~q ;
wire \U2|C2|reg_array_confregs[8][1]~q ;
wire \U2|C2|reg_array_txregs~51_combout ;
wire \U2|C2|reg_array_txregs[8][1]~q ;
wire \U2|C2|reg_array_confregs[7][1]~q ;
wire \U2|C2|reg_array_txregs~43_combout ;
wire \U2|C2|reg_array_txregs[7][1]~q ;
wire \U2|C2|reg_array_confregs[6][1]~feeder_combout ;
wire \U2|C2|reg_array_confregs[6][1]~q ;
wire \U2|C2|reg_array_txregs~35_combout ;
wire \U2|C2|reg_array_txregs[6][1]~q ;
wire \U2|C2|reg_array_txregs~27_combout ;
wire \U2|C2|reg_array_txregs[5][1]~q ;
wire \U2|C2|reg_array_confregs[4][1]~q ;
wire \U2|C2|reg_array_txregs~20_combout ;
wire \U2|C2|reg_array_txregs[4][1]~q ;
wire \U2|C2|reg_array_confregs[3][1]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][1]~q ;
wire \U2|C2|reg_array_txregs~14_combout ;
wire \U2|C2|reg_array_txregs[3][1]~q ;
wire \U2|C2|reg_array_confregs[2][1]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][1]~q ;
wire \U2|C2|reg_array_txregs~9_combout ;
wire \U2|C2|reg_array_txregs[2][1]~q ;
wire \U2|C2|reg_array_confregs[1][1]~feeder_combout ;
wire \U2|C2|reg_array_confregs[1][1]~q ;
wire \U2|C2|reg_array_txregs~5_combout ;
wire \U2|C2|reg_array_txregs[1][1]~q ;
wire \U2|C2|reg_array_txregs~2_combout ;
wire \U2|C2|reg_array_txregs[0][1]~q ;
wire \U2|C2|reg_array[10][2]~feeder_combout ;
wire \U2|C2|reg_array[10][2]~q ;
wire \U2|C2|reg_array[9][2]~q ;
wire \U2|C2|reg_array[8][2]~feeder_combout ;
wire \U2|C2|reg_array[8][2]~q ;
wire \U2|C2|reg_array[7][2]~feeder_combout ;
wire \U2|C2|reg_array[7][2]~q ;
wire \U2|C2|reg_array[6][2]~feeder_combout ;
wire \U2|C2|reg_array[6][2]~q ;
wire \U2|C2|reg_array[5][2]~q ;
wire \U2|C2|reg_array[4][2]~feeder_combout ;
wire \U2|C2|reg_array[4][2]~q ;
wire \U2|C2|reg_array[3][2]~feeder_combout ;
wire \U2|C2|reg_array[3][2]~q ;
wire \U2|C2|reg_array[2][2]~q ;
wire \U2|C2|reg_array[1][2]~feeder_combout ;
wire \U2|C2|reg_array[1][2]~q ;
wire \U2|C2|reg_array_confregs[1][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[1][2]~q ;
wire \U2|C2|reg_array_confregs[3][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][2]~q ;
wire \U2|C2|reg_array_confregs[4][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[4][2]~q ;
wire \U2|C2|reg_array_confregs[5][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[5][2]~q ;
wire \U2|C2|reg_array_confregs[6][2]~q ;
wire \U2|C2|reg_array_confregs[7][2]~q ;
wire \U2|C2|reg_array_confregs[8][2]~q ;
wire \U2|C2|reg_array_confregs[10][2]~q ;
wire \U2|C2|reg_array_txregs[10][2]~feeder_combout ;
wire \U2|C2|reg_array_txregs[10][2]~q ;
wire \U2|C2|reg_array_confregs[9][2]~q ;
wire \U2|C2|reg_array_txregs~65_combout ;
wire \U2|C2|reg_array_txregs[9][2]~q ;
wire \U2|C2|reg_array_txregs~58_combout ;
wire \U2|C2|reg_array_txregs[8][2]~q ;
wire \U2|C2|reg_array_txregs~50_combout ;
wire \U2|C2|reg_array_txregs[7][2]~q ;
wire \U2|C2|reg_array_txregs~42_combout ;
wire \U2|C2|reg_array_txregs[6][2]~q ;
wire \U2|C2|reg_array_txregs~34_combout ;
wire \U2|C2|reg_array_txregs[5][2]~q ;
wire \U2|C2|reg_array_txregs~26_combout ;
wire \U2|C2|reg_array_txregs[4][2]~q ;
wire \U2|C2|reg_array_txregs~19_combout ;
wire \U2|C2|reg_array_txregs[3][2]~q ;
wire \U2|C2|reg_array_confregs[2][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][2]~q ;
wire \U2|C2|reg_array_txregs~13_combout ;
wire \U2|C2|reg_array_txregs[2][2]~q ;
wire \U2|C2|reg_array_txregs~8_combout ;
wire \U2|C2|reg_array_txregs[1][2]~q ;
wire \U2|C2|reg_array[0][2]~feeder_combout ;
wire \U2|C2|reg_array[0][2]~q ;
wire \U2|C2|reg_array_confregs[0][2]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][2]~q ;
wire \U2|C2|reg_array_txregs~4_combout ;
wire \U2|C2|reg_array_txregs[0][2]~q ;
wire \U2|C2|reg_array[10][3]~q ;
wire \U2|C2|reg_array[9][3]~q ;
wire \U2|C2|reg_array[8][3]~feeder_combout ;
wire \U2|C2|reg_array[8][3]~q ;
wire \U2|C2|reg_array[7][3]~feeder_combout ;
wire \U2|C2|reg_array[7][3]~q ;
wire \U2|C2|reg_array[6][3]~feeder_combout ;
wire \U2|C2|reg_array[6][3]~q ;
wire \U2|C2|reg_array[5][3]~feeder_combout ;
wire \U2|C2|reg_array[5][3]~q ;
wire \U2|C2|reg_array[4][3]~feeder_combout ;
wire \U2|C2|reg_array[4][3]~q ;
wire \U2|C2|reg_array[3][3]~q ;
wire \U2|C2|reg_array[2][3]~feeder_combout ;
wire \U2|C2|reg_array[2][3]~q ;
wire \U2|C2|reg_array[1][3]~feeder_combout ;
wire \U2|C2|reg_array[1][3]~q ;
wire \U2|C2|reg_array[0][3]~q ;
wire \U2|C2|reg_array_confregs[0][3]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][3]~q ;
wire \U2|C2|reg_array_confregs[1][3]~q ;
wire \U2|C2|reg_array_confregs[2][3]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][3]~q ;
wire \U2|C2|reg_array_confregs[3][3]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][3]~q ;
wire \U2|C2|reg_array_confregs[4][3]~q ;
wire \U2|C2|reg_array_confregs[6][3]~q ;
wire \U2|C2|reg_array_confregs[7][3]~q ;
wire \U2|C2|reg_array_confregs[8][3]~q ;
wire \U2|C2|reg_array_confregs[10][3]~q ;
wire \U2|C2|reg_array_txregs[10][3]~feeder_combout ;
wire \U2|C2|reg_array_txregs[10][3]~q ;
wire \U2|C2|reg_array_confregs[9][3]~q ;
wire \U2|C2|reg_array_txregs~70_combout ;
wire \U2|C2|reg_array_txregs[9][3]~q ;
wire \U2|C2|reg_array_txregs~64_combout ;
wire \U2|C2|reg_array_txregs[8][3]~q ;
wire \U2|C2|reg_array_txregs~57_combout ;
wire \U2|C2|reg_array_txregs[7][3]~q ;
wire \U2|C2|reg_array_txregs~49_combout ;
wire \U2|C2|reg_array_txregs[6][3]~q ;
wire \U2|C2|reg_array_confregs[5][3]~q ;
wire \U2|C2|reg_array_txregs~41_combout ;
wire \U2|C2|reg_array_txregs[5][3]~q ;
wire \U2|C2|reg_array_txregs~33_combout ;
wire \U2|C2|reg_array_txregs[4][3]~q ;
wire \U2|C2|reg_array_txregs~25_combout ;
wire \U2|C2|reg_array_txregs[3][3]~q ;
wire \U2|C2|reg_array_txregs~18_combout ;
wire \U2|C2|reg_array_txregs[2][3]~q ;
wire \U2|C2|reg_array_txregs~12_combout ;
wire \U2|C2|reg_array_txregs[1][3]~q ;
wire \U2|C2|reg_array_txregs~7_combout ;
wire \U2|C2|reg_array_txregs[0][3]~q ;
wire \U2|C2|reg_array[10][4]~feeder_combout ;
wire \U2|C2|reg_array[10][4]~q ;
wire \U2|C2|reg_array[9][4]~feeder_combout ;
wire \U2|C2|reg_array[9][4]~q ;
wire \U2|C2|reg_array[8][4]~q ;
wire \U2|C2|reg_array[7][4]~feeder_combout ;
wire \U2|C2|reg_array[7][4]~q ;
wire \U2|C2|reg_array[6][4]~feeder_combout ;
wire \U2|C2|reg_array[6][4]~q ;
wire \U2|C2|reg_array[5][4]~feeder_combout ;
wire \U2|C2|reg_array[5][4]~q ;
wire \U2|C2|reg_array[4][4]~feeder_combout ;
wire \U2|C2|reg_array[4][4]~q ;
wire \U2|C2|reg_array[3][4]~q ;
wire \U2|C2|reg_array[2][4]~q ;
wire \U2|C2|reg_array[1][4]~feeder_combout ;
wire \U2|C2|reg_array[1][4]~q ;
wire \U2|C2|reg_array[0][4]~feeder_combout ;
wire \U2|C2|reg_array[0][4]~q ;
wire \U2|C2|reg_array_confregs[0][4]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][4]~q ;
wire \U2|C2|reg_array_confregs[1][4]~q ;
wire \U2|C2|reg_array_confregs[3][4]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][4]~q ;
wire \U2|C2|reg_array_confregs[4][4]~feeder_combout ;
wire \U2|C2|reg_array_confregs[4][4]~q ;
wire \U2|C2|reg_array_confregs[5][4]~q ;
wire \U2|C2|reg_array_confregs[6][4]~q ;
wire \U2|C2|reg_array_confregs[7][4]~q ;
wire \U2|C2|reg_array_confregs[10][4]~q ;
wire \U2|C2|reg_array_txregs[10][4]~q ;
wire \U2|C2|reg_array_confregs[9][4]~q ;
wire \U2|C2|reg_array_txregs~74_combout ;
wire \U2|C2|reg_array_txregs[9][4]~q ;
wire \U2|C2|reg_array_confregs[8][4]~q ;
wire \U2|C2|reg_array_txregs~69_combout ;
wire \U2|C2|reg_array_txregs[8][4]~q ;
wire \U2|C2|reg_array_txregs~63_combout ;
wire \U2|C2|reg_array_txregs[7][4]~q ;
wire \U2|C2|reg_array_txregs~56_combout ;
wire \U2|C2|reg_array_txregs[6][4]~q ;
wire \U2|C2|reg_array_txregs~48_combout ;
wire \U2|C2|reg_array_txregs[5][4]~q ;
wire \U2|C2|reg_array_txregs~40_combout ;
wire \U2|C2|reg_array_txregs[4][4]~q ;
wire \U2|C2|reg_array_txregs~32_combout ;
wire \U2|C2|reg_array_txregs[3][4]~q ;
wire \U2|C2|reg_array_confregs[2][4]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][4]~q ;
wire \U2|C2|reg_array_txregs~24_combout ;
wire \U2|C2|reg_array_txregs[2][4]~q ;
wire \U2|C2|reg_array_txregs~17_combout ;
wire \U2|C2|reg_array_txregs[1][4]~q ;
wire \U2|C2|reg_array_txregs~11_combout ;
wire \U2|C2|reg_array_txregs[0][4]~q ;
wire \U2|C2|reg_array[10][5]~feeder_combout ;
wire \U2|C2|reg_array[10][5]~q ;
wire \U2|C2|reg_array[9][5]~q ;
wire \U2|C2|reg_array[8][5]~feeder_combout ;
wire \U2|C2|reg_array[8][5]~q ;
wire \U2|C2|reg_array[7][5]~feeder_combout ;
wire \U2|C2|reg_array[7][5]~q ;
wire \U2|C2|reg_array[6][5]~feeder_combout ;
wire \U2|C2|reg_array[6][5]~q ;
wire \U2|C2|reg_array[5][5]~q ;
wire \U2|C2|reg_array[4][5]~feeder_combout ;
wire \U2|C2|reg_array[4][5]~q ;
wire \U2|C2|reg_array[3][5]~feeder_combout ;
wire \U2|C2|reg_array[3][5]~q ;
wire \U2|C2|reg_array[2][5]~feeder_combout ;
wire \U2|C2|reg_array[2][5]~q ;
wire \U2|C2|reg_array[1][5]~q ;
wire \U2|C2|reg_array[0][5]~feeder_combout ;
wire \U2|C2|reg_array[0][5]~q ;
wire \U2|C2|reg_array_confregs[0][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][5]~q ;
wire \U2|C2|reg_array_confregs[1][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[1][5]~q ;
wire \U2|C2|reg_array_confregs[2][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][5]~q ;
wire \U2|C2|reg_array_confregs[3][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][5]~q ;
wire \U2|C2|reg_array_confregs[5][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[5][5]~q ;
wire \U2|C2|reg_array_confregs[10][5]~q ;
wire \U2|C2|reg_array_txregs[10][5]~q ;
wire \U2|C2|reg_array_confregs[9][5]~q ;
wire \U2|C2|reg_array_txregs~77_combout ;
wire \U2|C2|reg_array_txregs[9][5]~q ;
wire \U2|C2|reg_array_confregs[8][5]~q ;
wire \U2|C2|reg_array_txregs~73_combout ;
wire \U2|C2|reg_array_txregs[8][5]~q ;
wire \U2|C2|reg_array_confregs[7][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[7][5]~q ;
wire \U2|C2|reg_array_txregs~68_combout ;
wire \U2|C2|reg_array_txregs[7][5]~q ;
wire \U2|C2|reg_array_confregs[6][5]~q ;
wire \U2|C2|reg_array_txregs~62_combout ;
wire \U2|C2|reg_array_txregs[6][5]~q ;
wire \U2|C2|reg_array_txregs~55_combout ;
wire \U2|C2|reg_array_txregs[5][5]~q ;
wire \U2|C2|reg_array_confregs[4][5]~feeder_combout ;
wire \U2|C2|reg_array_confregs[4][5]~q ;
wire \U2|C2|reg_array_txregs~47_combout ;
wire \U2|C2|reg_array_txregs[4][5]~q ;
wire \U2|C2|reg_array_txregs~39_combout ;
wire \U2|C2|reg_array_txregs[3][5]~q ;
wire \U2|C2|reg_array_txregs~31_combout ;
wire \U2|C2|reg_array_txregs[2][5]~q ;
wire \U2|C2|reg_array_txregs~23_combout ;
wire \U2|C2|reg_array_txregs[1][5]~q ;
wire \U2|C2|reg_array_txregs~16_combout ;
wire \U2|C2|reg_array_txregs[0][5]~q ;
wire \U2|C2|reg_array[10][6]~q ;
wire \U2|C2|reg_array[9][6]~feeder_combout ;
wire \U2|C2|reg_array[9][6]~q ;
wire \U2|C2|reg_array[8][6]~q ;
wire \U2|C2|reg_array[7][6]~feeder_combout ;
wire \U2|C2|reg_array[7][6]~q ;
wire \U2|C2|reg_array[6][6]~q ;
wire \U2|C2|reg_array[5][6]~feeder_combout ;
wire \U2|C2|reg_array[5][6]~q ;
wire \U2|C2|reg_array[4][6]~feeder_combout ;
wire \U2|C2|reg_array[4][6]~q ;
wire \U2|C2|reg_array[3][6]~q ;
wire \U2|C2|reg_array[2][6]~feeder_combout ;
wire \U2|C2|reg_array[2][6]~q ;
wire \U2|C2|reg_array[1][6]~feeder_combout ;
wire \U2|C2|reg_array[1][6]~q ;
wire \U2|C2|reg_array[0][6]~feeder_combout ;
wire \U2|C2|reg_array[0][6]~q ;
wire \U2|C2|reg_array_confregs[0][6]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][6]~q ;
wire \U2|C2|reg_array_confregs[1][6]~feeder_combout ;
wire \U2|C2|reg_array_confregs[1][6]~q ;
wire \U2|C2|reg_array_confregs[2][6]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][6]~q ;
wire \U2|C2|reg_array_confregs[5][6]~q ;
wire \U2|C2|reg_array_confregs[7][6]~q ;
wire \U2|C2|reg_array_confregs[8][6]~q ;
wire \U2|C2|reg_array_confregs[9][6]~q ;
wire \U2|C2|reg_array_confregs[10][6]~q ;
wire \U2|C2|reg_array_txregs[10][6]~feeder_combout ;
wire \U2|C2|reg_array_txregs[10][6]~q ;
wire \U2|C2|reg_array_txregs~79_combout ;
wire \U2|C2|reg_array_txregs[9][6]~q ;
wire \U2|C2|reg_array_txregs~76_combout ;
wire \U2|C2|reg_array_txregs[8][6]~feeder_combout ;
wire \U2|C2|reg_array_txregs[8][6]~q ;
wire \U2|C2|reg_array_txregs~72_combout ;
wire \U2|C2|reg_array_txregs[7][6]~q ;
wire \U2|C2|reg_array_confregs[6][6]~q ;
wire \U2|C2|reg_array_txregs~67_combout ;
wire \U2|C2|reg_array_txregs[6][6]~feeder_combout ;
wire \U2|C2|reg_array_txregs[6][6]~q ;
wire \U2|C2|reg_array_txregs~61_combout ;
wire \U2|C2|reg_array_txregs[5][6]~q ;
wire \U2|C2|reg_array_confregs[4][6]~q ;
wire \U2|C2|reg_array_txregs~54_combout ;
wire \U2|C2|reg_array_txregs[4][6]~q ;
wire \U2|C2|reg_array_confregs[3][6]~feeder_combout ;
wire \U2|C2|reg_array_confregs[3][6]~q ;
wire \U2|C2|reg_array_txregs~46_combout ;
wire \U2|C2|reg_array_txregs[3][6]~q ;
wire \U2|C2|reg_array_txregs~38_combout ;
wire \U2|C2|reg_array_txregs[2][6]~q ;
wire \U2|C2|reg_array_txregs~30_combout ;
wire \U2|C2|reg_array_txregs[1][6]~q ;
wire \U2|C2|reg_array_txregs~22_combout ;
wire \U2|C2|reg_array_txregs[0][6]~q ;
wire \U2|C2|reg_array[10][7]~feeder_combout ;
wire \U2|C2|reg_array[10][7]~q ;
wire \U2|C2|reg_array[9][7]~feeder_combout ;
wire \U2|C2|reg_array[9][7]~q ;
wire \U2|C2|reg_array[8][7]~feeder_combout ;
wire \U2|C2|reg_array[8][7]~q ;
wire \U2|C2|reg_array[7][7]~feeder_combout ;
wire \U2|C2|reg_array[7][7]~q ;
wire \U2|C2|reg_array[6][7]~q ;
wire \U2|C2|reg_array[5][7]~feeder_combout ;
wire \U2|C2|reg_array[5][7]~q ;
wire \U2|C2|reg_array[4][7]~feeder_combout ;
wire \U2|C2|reg_array[4][7]~q ;
wire \U2|C2|reg_array[3][7]~feeder_combout ;
wire \U2|C2|reg_array[3][7]~q ;
wire \U2|C2|reg_array[2][7]~q ;
wire \U2|C2|reg_array_confregs[2][7]~feeder_combout ;
wire \U2|C2|reg_array_confregs[2][7]~q ;
wire \U2|C2|reg_array_confregs[4][7]~feeder_combout ;
wire \U2|C2|reg_array_confregs[4][7]~q ;
wire \U2|C2|reg_array_confregs[5][7]~feeder_combout ;
wire \U2|C2|reg_array_confregs[5][7]~q ;
wire \U2|C2|reg_array_confregs[6][7]~q ;
wire \U2|C2|reg_array_confregs[7][7]~q ;
wire \U2|C2|reg_array_confregs[8][7]~q ;
wire \U2|C2|reg_array_confregs[10][7]~q ;
wire \U2|C2|reg_array_txregs[10][7]~feeder_combout ;
wire \U2|C2|reg_array_txregs[10][7]~q ;
wire \U2|C2|reg_array_confregs[9][7]~q ;
wire \U2|C2|reg_array_txregs~80_combout ;
wire \U2|C2|reg_array_txregs[9][7]~q ;
wire \U2|C2|reg_array_txregs~78_combout ;
wire \U2|C2|reg_array_txregs[8][7]~q ;
wire \U2|C2|reg_array_txregs~75_combout ;
wire \U2|C2|reg_array_txregs[7][7]~q ;
wire \U2|C2|reg_array_txregs~71_combout ;
wire \U2|C2|reg_array_txregs[6][7]~q ;
wire \U2|C2|reg_array_txregs~66_combout ;
wire \U2|C2|reg_array_txregs[5][7]~q ;
wire \U2|C2|reg_array_txregs~60_combout ;
wire \U2|C2|reg_array_txregs[4][7]~feeder_combout ;
wire \U2|C2|reg_array_txregs[4][7]~q ;
wire \U2|C2|reg_array_confregs[3][7]~q ;
wire \U2|C2|reg_array_txregs~53_combout ;
wire \U2|C2|reg_array_txregs[3][7]~q ;
wire \U2|C2|reg_array_txregs~45_combout ;
wire \U2|C2|reg_array_txregs[2][7]~q ;
wire \U2|C2|reg_array[1][7]~feeder_combout ;
wire \U2|C2|reg_array[1][7]~q ;
wire \U2|C2|reg_array_confregs[1][7]~feeder_combout ;
wire \U2|C2|reg_array_confregs[1][7]~q ;
wire \U2|C2|reg_array_txregs~37_combout ;
wire \U2|C2|reg_array_txregs[1][7]~q ;
wire \U2|C2|reg_array[0][7]~feeder_combout ;
wire \U2|C2|reg_array[0][7]~q ;
wire \U2|C2|reg_array_confregs[0][7]~feeder_combout ;
wire \U2|C2|reg_array_confregs[0][7]~q ;
wire \U2|C2|reg_array_txregs~29_combout ;
wire \U2|C2|reg_array_txregs[0][7]~q ;
wire \U2|C1|U1|b1_psrl_r~9_combout ;
wire \U2|C1|U1|b1_psrl_r~1_combout ;
wire \U2|C1|U1|b1_psrl_r~8_combout ;
wire \U2|C1|U1|b1_psrl_r~7_combout ;
wire \U2|C1|U1|b1_psrl_r~6_combout ;
wire \U2|C1|U1|b1_psrl_r~5_combout ;
wire \U2|C1|U1|b1_psrl_r~4_combout ;
wire \U2|C1|U1|b1_psrl_r~3_combout ;
wire \U2|C1|U1|b1_psrl_r~2_combout ;
wire \U2|C1|U1|b1_psrl_r~0_combout ;
wire \pll_inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \U3|C[0]~11_combout ;
wire \U3|Equal0~1_combout ;
wire \U3|Equal0~0_combout ;
wire \U3|C[10]~13_combout ;
wire \U3|C[0]~12 ;
wire \U3|C[1]~14_combout ;
wire \U3|C[1]~15 ;
wire \U3|C[2]~16_combout ;
wire \U3|C[2]~17 ;
wire \U3|C[3]~18_combout ;
wire \U3|C[3]~19 ;
wire \U3|C[4]~20_combout ;
wire \U3|C[4]~21 ;
wire \U3|C[5]~22_combout ;
wire \U3|C[5]~23 ;
wire \U3|C[6]~24_combout ;
wire \U3|C[6]~25 ;
wire \U3|C[7]~26_combout ;
wire \U3|C[7]~27 ;
wire \U3|C[8]~28_combout ;
wire \U3|C[8]~29 ;
wire \U3|C[9]~30_combout ;
wire \U3|C[9]~31 ;
wire \U3|C[10]~32_combout ;
wire \U3|Equal0~2_combout ;
wire \U3|ce~0_combout ;
wire \U3|ce~q ;
wire \U1|dds_test|r1|Q[0]~feeder_combout ;
wire \U1|dds_test|r2|Q[0]~feeder_combout ;
wire \U1|dds_test|r3|Q[0]~feeder_combout ;
wire \U1|dds_test|r4|Q[0]~feeder_combout ;
wire \U1|sec_filter|dut1|state~10_combout ;
wire \U1|sec_filter|dut1|state.S0~q ;
wire \U1|sec_filter|dut1|addr[0]~5_combout ;
wire \U1|sec_filter|dut1|addr[1]~15_combout ;
wire \U1|sec_filter|dut1|addr[1]~16_combout ;
wire \U1|sec_filter|dut1|addr[0]~6 ;
wire \U1|sec_filter|dut1|addr[1]~7_combout ;
wire \U1|sec_filter|dut1|addr[1]~8 ;
wire \U1|sec_filter|dut1|addr[2]~9_combout ;
wire \U1|sec_filter|dut1|addr[2]~10 ;
wire \U1|sec_filter|dut1|addr[3]~11_combout ;
wire \U1|sec_filter|dut1|addr[3]~12 ;
wire \U1|sec_filter|dut1|addr[4]~13_combout ;
wire \U1|sec_filter|dut1|fin_count~0_combout ;
wire \U1|sec_filter|dut1|fin_count~q ;
wire \U1|sec_filter|dut1|state~11_combout ;
wire \U1|sec_filter|dut1|state.S1~q ;
wire \U1|sec_filter|dut1|Selector1~0_combout ;
wire \U1|sec_filter|dut1|state.S2~q ;
wire \U1|sec_filter|dut1|state~9_combout ;
wire \U1|sec_filter|dut1|state.S3~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \U1|dds_test|acc_out[0]~24_combout ;
wire \U1|dds_test|acc_out[9]~46_combout ;
wire \U1|dds_test|acc_out[0]~25 ;
wire \U1|dds_test|acc_out[1]~26_combout ;
wire \U1|dds_test|acc_out[1]~27 ;
wire \U1|dds_test|acc_out[2]~28_combout ;
wire \U1|dds_test|acc_out[2]~29 ;
wire \U1|dds_test|acc_out[3]~30_combout ;
wire \U1|dds_test|acc_out[3]~31 ;
wire \U1|dds_test|acc_out[4]~32_combout ;
wire \U1|dds_test|acc_out[4]~33 ;
wire \U1|dds_test|acc_out[5]~34_combout ;
wire \U1|dds_test|acc_out[5]~35 ;
wire \U1|dds_test|acc_out[6]~36_combout ;
wire \U1|dds_test|acc_out[6]~37 ;
wire \U1|dds_test|acc_out[7]~38_combout ;
wire \U1|dds_test|acc_out[7]~39 ;
wire \U1|dds_test|acc_out[8]~40_combout ;
wire \U1|dds_test|acc_out[8]~41 ;
wire \U1|dds_test|acc_out[9]~42_combout ;
wire \U1|dds_test|acc_out[9]~43 ;
wire \U1|dds_test|acc_out[10]~44_combout ;
wire \U1|dds_test|acc_out[10]~45 ;
wire \U1|dds_test|acc_out[11]~47_combout ;
wire \U1|dds_test|acc_out[11]~48 ;
wire \U1|dds_test|acc_out[12]~49_combout ;
wire \U1|dds_test|acc_out[12]~50 ;
wire \U1|dds_test|acc_out[13]~51_combout ;
wire \U1|dds_test|acc_out[13]~52 ;
wire \U1|dds_test|acc_out[14]~53_combout ;
wire \U1|dds_test|acc_out[14]~54 ;
wire \U1|dds_test|acc_out[15]~55_combout ;
wire \U1|dds_test|acc_out[15]~56 ;
wire \U1|dds_test|acc_out[16]~57_combout ;
wire \U1|dds_test|acc_out[16]~58 ;
wire \U1|dds_test|acc_out[17]~59_combout ;
wire \U1|dds_test|acc_out[17]~60 ;
wire \U1|dds_test|acc_out[18]~61_combout ;
wire \U1|dds_test|acc_out[18]~62 ;
wire \U1|dds_test|acc_out[19]~63_combout ;
wire \U1|dds_test|acc_out[19]~64 ;
wire \U1|dds_test|acc_out[20]~65_combout ;
wire \U1|dds_test|acc_out[20]~66 ;
wire \U1|dds_test|acc_out[21]~67_combout ;
wire \U1|dds_test|acc_out[21]~68 ;
wire \U1|dds_test|acc_out[22]~69_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \U1|sec_filter|val_out~q ;
wire \U1|cic|cic1|comb1|val_out~0_combout ;
wire \U1|cic|cic1|comb1|val_out~q ;
wire \U1|cic|cic1|comb2|val_out~0_combout ;
wire \U1|cic|cic1|comb2|val_out~q ;
wire \U1|cic|cic1|comb3|val_out~0_combout ;
wire \U1|cic|cic1|comb3|val_out~q ;
wire \U1|sec_filter|addr_reg[1]~feeder_combout ;
wire \U1|sec_filter|addr_reg[0]~feeder_combout ;
wire \U1|sec_filter|addr_reg[2]~feeder_combout ;
wire \U1|sec_filter|addr_reg[3]~feeder_combout ;
wire \U1|sec_filter|rom|rom~2_combout ;
wire \U1|sec_filter|addr_reg[4]~feeder_combout ;
wire \U1|sec_filter|rom|rom~3_combout ;
wire \U1|sec_filter|data_reg[3]~feeder_combout ;
wire \U1|sec_filter|rom|rom~4_combout ;
wire \U1|sec_filter|rom|rom~5_combout ;
wire \U1|sec_filter|rom|rom~6_combout ;
wire \U1|sec_filter|rom|rom~7_combout ;
wire \U1|sec_filter|rom|rom~8_combout ;
wire \U1|sec_filter|rom|rom~9_combout ;
wire \U1|sec_filter|data_reg[7]~feeder_combout ;
wire \U1|sec_filter|rom|rom~10_combout ;
wire \U1|sec_filter|data_reg[8]~feeder_combout ;
wire \U1|sec_filter|rom|rom~11_combout ;
wire \U1|sec_filter|rom|rom~12_combout ;
wire \U1|sec_filter|data_reg[9]~feeder_combout ;
wire \U1|sec_filter|rom|rom~13_combout ;
wire \U1|sec_filter|data_reg[10]~feeder_combout ;
wire \U1|sec_filter|rom|rom~14_combout ;
wire \U1|sec_filter|data_reg[11]~feeder_combout ;
wire \U1|sec_filter|rom|rom~15_combout ;
wire \U1|sec_filter|rom|rom~16_combout ;
wire \U1|sec_filter|rom|rom~17_combout ;
wire \U1|sec_filter|data_reg[14]~feeder_combout ;
wire \U1|sec_filter|rom|rom~18_combout ;
wire \U1|sec_filter|regMux|sel_reg[3]~feeder_combout ;
wire \U1|sec_filter|regMux|sel_reg[2]~feeder_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a14 ;
wire \U1|dds_test|acc_out[22]~70 ;
wire \U1|dds_test|acc_out[23]~71_combout ;
wire \U1|dds_test|ramp_sqr_reg1[11]~0_combout ;
wire \U1|dds_test|ra2|Q[14]~0_combout ;
wire \U1|dds_test|wire_b~0_combout ;
wire \U1|dds_test|wire_b~1_combout ;
wire \U1|dds_test|wire_b~2_combout ;
wire \U1|dds_test|wire_b~3_combout ;
wire \U1|dds_test|wire_b~4_combout ;
wire \U1|dds_test|wire_b~5_combout ;
wire \U1|dds_test|wire_b~6_combout ;
wire \U1|dds_test|wire_b~7_combout ;
wire \U1|dds_test|wire_b~8_combout ;
wire \U1|dds_test|wire_b~9_combout ;
wire \U1|dds_test|wire_b~10_combout ;
wire \U1|dds_test|wire_b~11_combout ;
wire \U1|dds_test|wire_b~12_combout ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \U1|dds_test|Add1~0_combout ;
wire \U1|dds_test|sin_wave[0]~14_combout ;
wire \AUD_ADCLRCK~input_o ;
wire \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ;
wire \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \codec|Equal4~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \CLOCK2_50~input_o ;
wire \my_clock_gen|DE_Clock_Generator_Audio|pll~FBOUT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|_clk0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ;
wire \val_in_syn1~q ;
wire \val_in_syn2~feeder_combout ;
wire \val_in_syn2~q ;
wire \read~q ;
wire \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder_combout ;
wire \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder_combout ;
wire \codec|Equal4~1_combout ;
wire \codec|Audio_In_Deserializer|comb~1_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_In_Deserializer|comb~0_combout ;
wire \AUD_ADCDAT~input_o ;
wire \AUD_BCLK~input_o ;
wire \codec|Bit_Clock_Edges|cur_test_clk~feeder_combout ;
wire \codec|Bit_Clock_Edges|cur_test_clk~q ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout ;
wire \codec|ADC_Left_Right_Clock_Edges|found_edge~combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11 ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout ;
wire \~GND~combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13 ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout ;
wire \codec|Bit_Clock_Edges|last_test_clk~q ;
wire \codec|Bit_Clock_Edges|falling_edge~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7 ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9 ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3_combout ;
wire \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q ;
wire \codec|Audio_In_Deserializer|always2~0_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder_combout ;
wire \codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout ;
wire \U1|mux1_out[0]~0_combout ;
wire \U1|mux1_out[0]~1_combout ;
wire \U1|sec_filter|val_in_reg~feeder_combout ;
wire \U1|sec_filter|val_in_reg~q ;
wire \U1|sec_filter|regMux|reg_array[0][0]~q ;
wire \U1|sec_filter|regMux|reg_array[1][0]~q ;
wire \U1|sec_filter|regMux|reg_array[2][0]~q ;
wire \U1|sec_filter|regMux|reg_array[3][0]~q ;
wire \U1|sec_filter|regMux|reg_array[4][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[4][0]~q ;
wire \U1|sec_filter|regMux|reg_array[5][0]~q ;
wire \U1|sec_filter|regMux|reg_array[6][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][0]~q ;
wire \U1|sec_filter|regMux|reg_array[7][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][0]~q ;
wire \U1|sec_filter|regMux|reg_array[8][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][0]~q ;
wire \U1|sec_filter|regMux|reg_array[9][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][0]~q ;
wire \U1|sec_filter|regMux|reg_array[10][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][0]~q ;
wire \U1|sec_filter|regMux|reg_array[11][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][0]~q ;
wire \U1|sec_filter|regMux|Mux15~7_combout ;
wire \U1|sec_filter|regMux|reg_array[12][0]~q ;
wire \U1|sec_filter|regMux|reg_array[13][0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[13][0]~q ;
wire \U1|sec_filter|regMux|reg_array[14][0]~q ;
wire \U1|sec_filter|regMux|reg_array[15][0]~q ;
wire \U1|sec_filter|regMux|Mux15~8_combout ;
wire \U1|sec_filter|regMux|sel_reg[0]~feeder_combout ;
wire \U1|sec_filter|regMux|Mux15~0_combout ;
wire \U1|sec_filter|regMux|Mux15~1_combout ;
wire \U1|sec_filter|regMux|Mux15~4_combout ;
wire \U1|sec_filter|regMux|Mux15~5_combout ;
wire \U1|sec_filter|regMux|Mux15~2_combout ;
wire \U1|sec_filter|regMux|Mux15~3_combout ;
wire \U1|sec_filter|regMux|Mux15~6_combout ;
wire \U1|sec_filter|regMux|Mux15~9_combout ;
wire \U1|sec_filter|dout_mux_reg[0]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][0]~q ;
wire \U1|sec_filter|regMux|sel_reg[4]~feeder_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a13 ;
wire \U1|dds_test|rs2|Q[1]~0_combout ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \U1|dds_test|sin_wave[0]~15 ;
wire \U1|dds_test|sin_wave[1]~16_combout ;
wire \U1|mux1_out[1]~2_combout ;
wire \U1|mux1_out[1]~3_combout ;
wire \U1|sec_filter|regMux|reg_array[0][1]~q ;
wire \U1|sec_filter|regMux|reg_array[1][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[1][1]~q ;
wire \U1|sec_filter|regMux|reg_array[2][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][1]~q ;
wire \U1|sec_filter|regMux|reg_array[3][1]~q ;
wire \U1|sec_filter|regMux|reg_array[4][1]~q ;
wire \U1|sec_filter|regMux|reg_array[5][1]~q ;
wire \U1|sec_filter|regMux|reg_array[6][1]~q ;
wire \U1|sec_filter|regMux|reg_array[7][1]~q ;
wire \U1|sec_filter|regMux|reg_array[8][1]~q ;
wire \U1|sec_filter|regMux|reg_array[9][1]~q ;
wire \U1|sec_filter|regMux|reg_array[10][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][1]~q ;
wire \U1|sec_filter|regMux|reg_array[11][1]~q ;
wire \U1|sec_filter|regMux|reg_array[12][1]~q ;
wire \U1|sec_filter|regMux|reg_array[13][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[13][1]~q ;
wire \U1|sec_filter|regMux|reg_array[14][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][1]~q ;
wire \U1|sec_filter|regMux|reg_array[15][1]~q ;
wire \U1|sec_filter|regMux|Mux14~7_combout ;
wire \U1|sec_filter|regMux|Mux14~8_combout ;
wire \U1|sec_filter|regMux|Mux14~4_combout ;
wire \U1|sec_filter|regMux|Mux14~5_combout ;
wire \U1|sec_filter|regMux|Mux14~2_combout ;
wire \U1|sec_filter|regMux|Mux14~3_combout ;
wire \U1|sec_filter|regMux|Mux14~6_combout ;
wire \U1|sec_filter|regMux|Mux14~0_combout ;
wire \U1|sec_filter|regMux|Mux14~1_combout ;
wire \U1|sec_filter|regMux|Mux14~9_combout ;
wire \U1|sec_filter|dout_mux_reg[1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][1]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][1]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \U1|dds_test|sin_wave[1]~17 ;
wire \U1|dds_test|sin_wave[2]~18_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a12 ;
wire \U1|mux1_out[2]~4_combout ;
wire \U1|mux1_out[2]~5_combout ;
wire \U1|sec_filter|regMux|reg_array[0][2]~q ;
wire \U1|sec_filter|regMux|reg_array[1][2]~q ;
wire \U1|sec_filter|regMux|reg_array[2][2]~q ;
wire \U1|sec_filter|regMux|reg_array[3][2]~q ;
wire \U1|sec_filter|regMux|reg_array[4][2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[4][2]~q ;
wire \U1|sec_filter|regMux|reg_array[5][2]~q ;
wire \U1|sec_filter|regMux|reg_array[6][2]~q ;
wire \U1|sec_filter|regMux|reg_array[7][2]~q ;
wire \U1|sec_filter|regMux|reg_array[8][2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][2]~q ;
wire \U1|sec_filter|regMux|reg_array[9][2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][2]~q ;
wire \U1|sec_filter|regMux|reg_array[10][2]~q ;
wire \U1|sec_filter|regMux|reg_array[11][2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][2]~q ;
wire \U1|sec_filter|regMux|reg_array[12][2]~q ;
wire \U1|sec_filter|regMux|reg_array[13][2]~q ;
wire \U1|sec_filter|regMux|reg_array[14][2]~q ;
wire \U1|sec_filter|regMux|Mux13~0_combout ;
wire \U1|sec_filter|regMux|Mux13~1_combout ;
wire \U1|sec_filter|regMux|Mux13~7_combout ;
wire \U1|sec_filter|regMux|reg_array[15][2]~q ;
wire \U1|sec_filter|regMux|Mux13~8_combout ;
wire \U1|sec_filter|regMux|Mux13~4_combout ;
wire \U1|sec_filter|regMux|Mux13~5_combout ;
wire \U1|sec_filter|regMux|Mux13~2_combout ;
wire \U1|sec_filter|regMux|Mux13~3_combout ;
wire \U1|sec_filter|regMux|Mux13~6_combout ;
wire \U1|sec_filter|regMux|Mux13~9_combout ;
wire \U1|sec_filter|dout_mux_reg[2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][2]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][2]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a11 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \U1|dds_test|sin_wave[2]~19 ;
wire \U1|dds_test|sin_wave[3]~20_combout ;
wire \U1|mux1_out[3]~6_combout ;
wire \U1|mux1_out[3]~7_combout ;
wire \U1|sec_filter|regMux|reg_array[0][3]~q ;
wire \U1|sec_filter|regMux|reg_array[1][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[1][3]~q ;
wire \U1|sec_filter|regMux|reg_array[2][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][3]~q ;
wire \U1|sec_filter|regMux|Mux12~4_combout ;
wire \U1|sec_filter|regMux|reg_array[3][3]~q ;
wire \U1|sec_filter|regMux|Mux12~5_combout ;
wire \U1|sec_filter|regMux|reg_array[4][3]~q ;
wire \U1|sec_filter|regMux|reg_array[5][3]~q ;
wire \U1|sec_filter|regMux|reg_array[6][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][3]~q ;
wire \U1|sec_filter|regMux|reg_array[7][3]~q ;
wire \U1|sec_filter|regMux|Mux12~2_combout ;
wire \U1|sec_filter|regMux|Mux12~3_combout ;
wire \U1|sec_filter|regMux|Mux12~6_combout ;
wire \U1|sec_filter|regMux|reg_array[8][3]~q ;
wire \U1|sec_filter|regMux|reg_array[9][3]~q ;
wire \U1|sec_filter|regMux|reg_array[10][3]~q ;
wire \U1|sec_filter|regMux|reg_array[11][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][3]~q ;
wire \U1|sec_filter|regMux|Mux12~0_combout ;
wire \U1|sec_filter|regMux|Mux12~1_combout ;
wire \U1|sec_filter|regMux|reg_array[12][3]~q ;
wire \U1|sec_filter|regMux|reg_array[13][3]~q ;
wire \U1|sec_filter|regMux|reg_array[14][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][3]~q ;
wire \U1|sec_filter|regMux|reg_array[15][3]~q ;
wire \U1|sec_filter|regMux|Mux12~7_combout ;
wire \U1|sec_filter|regMux|Mux12~8_combout ;
wire \U1|sec_filter|regMux|Mux12~9_combout ;
wire \U1|sec_filter|dout_mux_reg[3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][3]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][3]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \U1|dds_test|sin_wave[3]~21 ;
wire \U1|dds_test|sin_wave[4]~22_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a10 ;
wire \U1|mux1_out[4]~8_combout ;
wire \U1|mux1_out[4]~9_combout ;
wire \U1|sec_filter|regMux|reg_array[0][4]~q ;
wire \U1|sec_filter|regMux|reg_array[1][4]~q ;
wire \U1|sec_filter|regMux|reg_array[2][4]~q ;
wire \U1|sec_filter|regMux|reg_array[3][4]~q ;
wire \U1|sec_filter|regMux|reg_array[4][4]~q ;
wire \U1|sec_filter|regMux|reg_array[5][4]~q ;
wire \U1|sec_filter|regMux|reg_array[6][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][4]~q ;
wire \U1|sec_filter|regMux|reg_array[7][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][4]~q ;
wire \U1|sec_filter|regMux|reg_array[8][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][4]~q ;
wire \U1|sec_filter|regMux|reg_array[9][4]~q ;
wire \U1|sec_filter|regMux|Mux11~0_combout ;
wire \U1|sec_filter|regMux|reg_array[10][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][4]~q ;
wire \U1|sec_filter|regMux|reg_array[11][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][4]~q ;
wire \U1|sec_filter|regMux|reg_array[12][4]~q ;
wire \U1|sec_filter|regMux|reg_array[13][4]~q ;
wire \U1|sec_filter|regMux|Mux11~1_combout ;
wire \U1|sec_filter|regMux|reg_array[14][4]~q ;
wire \U1|sec_filter|regMux|Mux11~2_combout ;
wire \U1|sec_filter|regMux|Mux11~3_combout ;
wire \U1|sec_filter|regMux|Mux11~4_combout ;
wire \U1|sec_filter|regMux|Mux11~5_combout ;
wire \U1|sec_filter|regMux|Mux11~6_combout ;
wire \U1|sec_filter|regMux|reg_array[15][4]~q ;
wire \U1|sec_filter|regMux|Mux11~7_combout ;
wire \U1|sec_filter|regMux|Mux11~8_combout ;
wire \U1|sec_filter|regMux|Mux11~9_combout ;
wire \U1|sec_filter|dout_mux_reg[4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][4]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][4]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a9 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \U1|dds_test|sin_wave[4]~23 ;
wire \U1|dds_test|sin_wave[5]~24_combout ;
wire \U1|mux1_out[5]~10_combout ;
wire \U1|mux1_out[5]~11_combout ;
wire \U1|sec_filter|regMux|reg_array[0][5]~q ;
wire \U1|sec_filter|regMux|reg_array[1][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[1][5]~q ;
wire \U1|sec_filter|regMux|reg_array[2][5]~q ;
wire \U1|sec_filter|regMux|reg_array[3][5]~q ;
wire \U1|sec_filter|regMux|reg_array[4][5]~q ;
wire \U1|sec_filter|regMux|reg_array[5][5]~q ;
wire \U1|sec_filter|regMux|reg_array[6][5]~q ;
wire \U1|sec_filter|regMux|reg_array[7][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][5]~q ;
wire \U1|sec_filter|regMux|reg_array[8][5]~q ;
wire \U1|sec_filter|regMux|reg_array[9][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][5]~q ;
wire \U1|sec_filter|regMux|reg_array[10][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][5]~q ;
wire \U1|sec_filter|regMux|reg_array[11][5]~q ;
wire \U1|sec_filter|regMux|Mux10~2_combout ;
wire \U1|sec_filter|regMux|Mux10~3_combout ;
wire \U1|sec_filter|regMux|Mux10~4_combout ;
wire \U1|sec_filter|regMux|Mux10~5_combout ;
wire \U1|sec_filter|regMux|Mux10~6_combout ;
wire \U1|sec_filter|regMux|Mux10~0_combout ;
wire \U1|sec_filter|regMux|Mux10~1_combout ;
wire \U1|sec_filter|regMux|reg_array[12][5]~q ;
wire \U1|sec_filter|regMux|reg_array[13][5]~q ;
wire \U1|sec_filter|regMux|reg_array[14][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][5]~q ;
wire \U1|sec_filter|regMux|reg_array[15][5]~q ;
wire \U1|sec_filter|regMux|Mux10~7_combout ;
wire \U1|sec_filter|regMux|Mux10~8_combout ;
wire \U1|sec_filter|regMux|Mux10~9_combout ;
wire \U1|sec_filter|dout_mux_reg[5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][5]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][5]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \U1|dds_test|sin_wave[5]~25 ;
wire \U1|dds_test|sin_wave[6]~26_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a8 ;
wire \U1|mux1_out[6]~12_combout ;
wire \U1|mux1_out[6]~13_combout ;
wire \U1|sec_filter|regMux|reg_array[0][6]~q ;
wire \U1|sec_filter|regMux|reg_array[1][6]~q ;
wire \U1|sec_filter|regMux|reg_array[2][6]~q ;
wire \U1|sec_filter|regMux|reg_array[3][6]~q ;
wire \U1|sec_filter|regMux|reg_array[4][6]~q ;
wire \U1|sec_filter|regMux|reg_array[5][6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[5][6]~q ;
wire \U1|sec_filter|regMux|reg_array[6][6]~q ;
wire \U1|sec_filter|regMux|reg_array[7][6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][6]~q ;
wire \U1|sec_filter|regMux|reg_array[8][6]~q ;
wire \U1|sec_filter|regMux|reg_array[9][6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][6]~q ;
wire \U1|sec_filter|regMux|reg_array[10][6]~q ;
wire \U1|sec_filter|regMux|reg_array[11][6]~q ;
wire \U1|sec_filter|regMux|reg_array[12][6]~q ;
wire \U1|sec_filter|regMux|reg_array[13][6]~q ;
wire \U1|sec_filter|regMux|reg_array[14][6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][6]~q ;
wire \U1|sec_filter|regMux|Mux9~0_combout ;
wire \U1|sec_filter|regMux|Mux9~1_combout ;
wire \U1|sec_filter|regMux|Mux9~4_combout ;
wire \U1|sec_filter|regMux|Mux9~5_combout ;
wire \U1|sec_filter|regMux|Mux9~2_combout ;
wire \U1|sec_filter|regMux|Mux9~3_combout ;
wire \U1|sec_filter|regMux|Mux9~6_combout ;
wire \U1|sec_filter|regMux|reg_array[15][6]~q ;
wire \U1|sec_filter|regMux|Mux9~7_combout ;
wire \U1|sec_filter|regMux|Mux9~8_combout ;
wire \U1|sec_filter|regMux|Mux9~9_combout ;
wire \U1|sec_filter|dout_mux_reg[6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][6]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][6]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a7 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \U1|dds_test|sin_wave[6]~27 ;
wire \U1|dds_test|sin_wave[7]~28_combout ;
wire \U1|mux1_out[7]~14_combout ;
wire \U1|mux1_out[7]~15_combout ;
wire \U1|sec_filter|regMux|reg_array[0][7]~q ;
wire \U1|sec_filter|regMux|reg_array[1][7]~q ;
wire \U1|sec_filter|regMux|reg_array[2][7]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][7]~q ;
wire \U1|sec_filter|regMux|reg_array[3][7]~q ;
wire \U1|sec_filter|regMux|reg_array[4][7]~q ;
wire \U1|sec_filter|regMux|reg_array[5][7]~q ;
wire \U1|sec_filter|regMux|reg_array[6][7]~q ;
wire \U1|sec_filter|regMux|reg_array[7][7]~q ;
wire \U1|sec_filter|regMux|reg_array[8][7]~q ;
wire \U1|sec_filter|regMux|reg_array[9][7]~q ;
wire \U1|sec_filter|regMux|reg_array[10][7]~q ;
wire \U1|sec_filter|regMux|reg_array[11][7]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][7]~q ;
wire \U1|sec_filter|regMux|reg_array[12][7]~q ;
wire \U1|sec_filter|regMux|reg_array[13][7]~q ;
wire \U1|sec_filter|regMux|reg_array[14][7]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][7]~q ;
wire \U1|sec_filter|regMux|reg_array[15][7]~q ;
wire \U1|sec_filter|regMux|Mux8~7_combout ;
wire \U1|sec_filter|regMux|Mux8~8_combout ;
wire \U1|sec_filter|regMux|Mux8~0_combout ;
wire \U1|sec_filter|regMux|Mux8~1_combout ;
wire \U1|sec_filter|regMux|Mux8~4_combout ;
wire \U1|sec_filter|regMux|Mux8~5_combout ;
wire \U1|sec_filter|regMux|Mux8~2_combout ;
wire \U1|sec_filter|regMux|Mux8~3_combout ;
wire \U1|sec_filter|regMux|Mux8~6_combout ;
wire \U1|sec_filter|regMux|Mux8~9_combout ;
wire \U1|sec_filter|dout_mux_reg[7]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][7]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a6 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \U1|dds_test|sin_wave[7]~29 ;
wire \U1|dds_test|sin_wave[8]~30_combout ;
wire \U1|mux1_out[8]~16_combout ;
wire \U1|mux1_out[8]~17_combout ;
wire \U1|sec_filter|regMux|reg_array[0][8]~q ;
wire \U1|sec_filter|regMux|reg_array[1][8]~q ;
wire \U1|sec_filter|regMux|reg_array[2][8]~q ;
wire \U1|sec_filter|regMux|reg_array[3][8]~q ;
wire \U1|sec_filter|regMux|reg_array[4][8]~q ;
wire \U1|sec_filter|regMux|reg_array[5][8]~q ;
wire \U1|sec_filter|regMux|reg_array[6][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][8]~q ;
wire \U1|sec_filter|regMux|reg_array[7][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][8]~q ;
wire \U1|sec_filter|regMux|reg_array[8][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][8]~q ;
wire \U1|sec_filter|regMux|reg_array[9][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][8]~q ;
wire \U1|sec_filter|regMux|reg_array[10][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][8]~q ;
wire \U1|sec_filter|regMux|reg_array[11][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][8]~q ;
wire \U1|sec_filter|regMux|Mux7~7_combout ;
wire \U1|sec_filter|regMux|reg_array[12][8]~q ;
wire \U1|sec_filter|regMux|reg_array[13][8]~q ;
wire \U1|sec_filter|regMux|reg_array[14][8]~q ;
wire \U1|sec_filter|regMux|reg_array[15][8]~q ;
wire \U1|sec_filter|regMux|Mux7~8_combout ;
wire \U1|sec_filter|regMux|Mux7~0_combout ;
wire \U1|sec_filter|regMux|Mux7~1_combout ;
wire \U1|sec_filter|regMux|Mux7~2_combout ;
wire \U1|sec_filter|regMux|Mux7~3_combout ;
wire \U1|sec_filter|regMux|Mux7~4_combout ;
wire \U1|sec_filter|regMux|Mux7~5_combout ;
wire \U1|sec_filter|regMux|Mux7~6_combout ;
wire \U1|sec_filter|regMux|Mux7~9_combout ;
wire \U1|sec_filter|dout_mux_reg[8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][8]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][8]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \U1|dds_test|sin_wave[8]~31 ;
wire \U1|dds_test|sin_wave[9]~32_combout ;
wire \U1|mux1_out[9]~18_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a5 ;
wire \U1|mux1_out[9]~19_combout ;
wire \U1|sec_filter|regMux|reg_array[0][9]~q ;
wire \U1|sec_filter|regMux|reg_array[1][9]~q ;
wire \U1|sec_filter|regMux|reg_array[2][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][9]~q ;
wire \U1|sec_filter|regMux|reg_array[3][9]~q ;
wire \U1|sec_filter|regMux|reg_array[4][9]~q ;
wire \U1|sec_filter|regMux|reg_array[5][9]~q ;
wire \U1|sec_filter|regMux|reg_array[6][9]~q ;
wire \U1|sec_filter|regMux|reg_array[7][9]~q ;
wire \U1|sec_filter|regMux|Mux6~0_combout ;
wire \U1|sec_filter|regMux|Mux6~1_combout ;
wire \U1|sec_filter|regMux|reg_array[8][9]~q ;
wire \U1|sec_filter|regMux|reg_array[9][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][9]~q ;
wire \U1|sec_filter|regMux|reg_array[10][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][9]~q ;
wire \U1|sec_filter|regMux|reg_array[11][9]~q ;
wire \U1|sec_filter|regMux|reg_array[12][9]~q ;
wire \U1|sec_filter|regMux|reg_array[13][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[13][9]~q ;
wire \U1|sec_filter|regMux|reg_array[14][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][9]~q ;
wire \U1|sec_filter|regMux|reg_array[15][9]~q ;
wire \U1|sec_filter|regMux|Mux6~7_combout ;
wire \U1|sec_filter|regMux|Mux6~8_combout ;
wire \U1|sec_filter|regMux|Mux6~4_combout ;
wire \U1|sec_filter|regMux|Mux6~5_combout ;
wire \U1|sec_filter|regMux|Mux6~2_combout ;
wire \U1|sec_filter|regMux|Mux6~3_combout ;
wire \U1|sec_filter|regMux|Mux6~6_combout ;
wire \U1|sec_filter|regMux|Mux6~9_combout ;
wire \U1|sec_filter|dout_mux_reg[9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][9]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][9]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a4 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \U1|dds_test|sin_wave[9]~33 ;
wire \U1|dds_test|sin_wave[10]~34_combout ;
wire \U1|mux1_out[10]~20_combout ;
wire \U1|mux1_out[10]~21_combout ;
wire \U1|sec_filter|regMux|reg_array[0][10]~q ;
wire \U1|sec_filter|regMux|reg_array[1][10]~q ;
wire \U1|sec_filter|regMux|reg_array[2][10]~q ;
wire \U1|sec_filter|regMux|reg_array[3][10]~q ;
wire \U1|sec_filter|regMux|reg_array[4][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[4][10]~q ;
wire \U1|sec_filter|regMux|reg_array[5][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[5][10]~q ;
wire \U1|sec_filter|regMux|reg_array[6][10]~q ;
wire \U1|sec_filter|regMux|reg_array[7][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][10]~q ;
wire \U1|sec_filter|regMux|reg_array[8][10]~q ;
wire \U1|sec_filter|regMux|reg_array[9][10]~q ;
wire \U1|sec_filter|regMux|reg_array[10][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][10]~q ;
wire \U1|sec_filter|regMux|reg_array[11][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][10]~q ;
wire \U1|sec_filter|regMux|reg_array[12][10]~q ;
wire \U1|sec_filter|regMux|reg_array[13][10]~q ;
wire \U1|sec_filter|regMux|reg_array[14][10]~q ;
wire \U1|sec_filter|regMux|Mux5~0_combout ;
wire \U1|sec_filter|regMux|Mux5~1_combout ;
wire \U1|sec_filter|regMux|Mux5~4_combout ;
wire \U1|sec_filter|regMux|Mux5~5_combout ;
wire \U1|sec_filter|regMux|Mux5~2_combout ;
wire \U1|sec_filter|regMux|Mux5~3_combout ;
wire \U1|sec_filter|regMux|Mux5~6_combout ;
wire \U1|sec_filter|regMux|Mux5~7_combout ;
wire \U1|sec_filter|regMux|reg_array[15][10]~q ;
wire \U1|sec_filter|regMux|Mux5~8_combout ;
wire \U1|sec_filter|regMux|Mux5~9_combout ;
wire \U1|sec_filter|dout_mux_reg[10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][10]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][10]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \U1|dds_test|sin_wave[10]~35 ;
wire \U1|dds_test|sin_wave[11]~36_combout ;
wire \U1|mux1_out[11]~22_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a3 ;
wire \U1|mux1_out[11]~23_combout ;
wire \U1|sec_filter|regMux|reg_array[0][11]~q ;
wire \U1|sec_filter|regMux|reg_array[1][11]~q ;
wire \U1|sec_filter|regMux|reg_array[2][11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][11]~q ;
wire \U1|sec_filter|regMux|reg_array[3][11]~q ;
wire \U1|sec_filter|regMux|reg_array[4][11]~q ;
wire \U1|sec_filter|regMux|reg_array[5][11]~q ;
wire \U1|sec_filter|regMux|reg_array[6][11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][11]~q ;
wire \U1|sec_filter|regMux|reg_array[7][11]~q ;
wire \U1|sec_filter|regMux|reg_array[8][11]~q ;
wire \U1|sec_filter|regMux|reg_array[9][11]~q ;
wire \U1|sec_filter|regMux|reg_array[10][11]~q ;
wire \U1|sec_filter|regMux|reg_array[11][11]~q ;
wire \U1|sec_filter|regMux|reg_array[12][11]~q ;
wire \U1|sec_filter|regMux|reg_array[13][11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[13][11]~q ;
wire \U1|sec_filter|regMux|reg_array[14][11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][11]~q ;
wire \U1|sec_filter|regMux|reg_array[15][11]~q ;
wire \U1|sec_filter|regMux|Mux4~7_combout ;
wire \U1|sec_filter|regMux|Mux4~8_combout ;
wire \U1|sec_filter|regMux|Mux4~0_combout ;
wire \U1|sec_filter|regMux|Mux4~1_combout ;
wire \U1|sec_filter|regMux|Mux4~4_combout ;
wire \U1|sec_filter|regMux|Mux4~5_combout ;
wire \U1|sec_filter|regMux|Mux4~2_combout ;
wire \U1|sec_filter|regMux|Mux4~3_combout ;
wire \U1|sec_filter|regMux|Mux4~6_combout ;
wire \U1|sec_filter|regMux|Mux4~9_combout ;
wire \U1|sec_filter|dout_mux_reg[11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][11]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][11]~q ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a2 ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \U1|dds_test|sin_wave[11]~37 ;
wire \U1|dds_test|sin_wave[12]~38_combout ;
wire \U1|mux1_out[12]~24_combout ;
wire \U1|mux1_out[12]~25_combout ;
wire \U1|sec_filter|regMux|reg_array[0][12]~q ;
wire \U1|sec_filter|regMux|reg_array[1][12]~q ;
wire \U1|sec_filter|regMux|reg_array[2][12]~q ;
wire \U1|sec_filter|regMux|reg_array[3][12]~q ;
wire \U1|sec_filter|regMux|reg_array[4][12]~q ;
wire \U1|sec_filter|regMux|reg_array[5][12]~q ;
wire \U1|sec_filter|regMux|reg_array[6][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][12]~q ;
wire \U1|sec_filter|regMux|reg_array[7][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][12]~q ;
wire \U1|sec_filter|regMux|reg_array[8][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][12]~q ;
wire \U1|sec_filter|regMux|reg_array[9][12]~q ;
wire \U1|sec_filter|regMux|Mux3~0_combout ;
wire \U1|sec_filter|regMux|reg_array[10][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][12]~q ;
wire \U1|sec_filter|regMux|reg_array[11][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][12]~q ;
wire \U1|sec_filter|regMux|reg_array[12][12]~q ;
wire \U1|sec_filter|regMux|reg_array[13][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[13][12]~q ;
wire \U1|sec_filter|regMux|Mux3~1_combout ;
wire \U1|sec_filter|regMux|Mux3~7_combout ;
wire \U1|sec_filter|regMux|reg_array[14][12]~q ;
wire \U1|sec_filter|regMux|reg_array[15][12]~q ;
wire \U1|sec_filter|regMux|Mux3~8_combout ;
wire \U1|sec_filter|regMux|Mux3~2_combout ;
wire \U1|sec_filter|regMux|Mux3~3_combout ;
wire \U1|sec_filter|regMux|Mux3~4_combout ;
wire \U1|sec_filter|regMux|Mux3~5_combout ;
wire \U1|sec_filter|regMux|Mux3~6_combout ;
wire \U1|sec_filter|regMux|Mux3~9_combout ;
wire \U1|sec_filter|dout_mux_reg[12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][12]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][12]~q ;
wire \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \U1|dds_test|sin_wave[12]~39 ;
wire \U1|dds_test|sin_wave[13]~40_combout ;
wire \U1|mux1_out[13]~26_combout ;
wire \U1|mux1_out[13]~27_combout ;
wire \U1|sec_filter|regMux|reg_array[0][13]~q ;
wire \U1|sec_filter|regMux|reg_array[1][13]~q ;
wire \U1|sec_filter|regMux|reg_array[2][13]~q ;
wire \U1|sec_filter|regMux|reg_array[3][13]~q ;
wire \U1|sec_filter|regMux|reg_array[4][13]~q ;
wire \U1|sec_filter|regMux|reg_array[5][13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[5][13]~q ;
wire \U1|sec_filter|regMux|reg_array[6][13]~q ;
wire \U1|sec_filter|regMux|reg_array[7][13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][13]~q ;
wire \U1|sec_filter|regMux|Mux2~0_combout ;
wire \U1|sec_filter|regMux|Mux2~1_combout ;
wire \U1|sec_filter|regMux|reg_array[8][13]~q ;
wire \U1|sec_filter|regMux|reg_array[9][13]~q ;
wire \U1|sec_filter|regMux|reg_array[10][13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[10][13]~q ;
wire \U1|sec_filter|regMux|reg_array[11][13]~q ;
wire \U1|sec_filter|regMux|Mux2~2_combout ;
wire \U1|sec_filter|regMux|Mux2~3_combout ;
wire \U1|sec_filter|regMux|Mux2~4_combout ;
wire \U1|sec_filter|regMux|Mux2~5_combout ;
wire \U1|sec_filter|regMux|Mux2~6_combout ;
wire \U1|sec_filter|regMux|reg_array[12][13]~q ;
wire \U1|sec_filter|regMux|reg_array[13][13]~q ;
wire \U1|sec_filter|regMux|reg_array[14][13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][13]~q ;
wire \U1|sec_filter|regMux|reg_array[15][13]~q ;
wire \U1|sec_filter|regMux|Mux2~7_combout ;
wire \U1|sec_filter|regMux|Mux2~8_combout ;
wire \U1|sec_filter|regMux|Mux2~9_combout ;
wire \U1|sec_filter|dout_mux_reg[13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][13]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][13]~q ;
wire \U1|mux1_out[14]~28_combout ;
wire \U1|sec_filter|regMux|reg_array[0][14]~q ;
wire \U1|sec_filter|regMux|reg_array[1][14]~q ;
wire \U1|sec_filter|regMux|reg_array[2][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][14]~q ;
wire \U1|sec_filter|regMux|reg_array[3][14]~q ;
wire \U1|sec_filter|regMux|reg_array[4][14]~q ;
wire \U1|sec_filter|regMux|reg_array[5][14]~q ;
wire \U1|sec_filter|regMux|reg_array[6][14]~q ;
wire \U1|sec_filter|regMux|reg_array[7][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[7][14]~q ;
wire \U1|sec_filter|regMux|reg_array[8][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[8][14]~q ;
wire \U1|sec_filter|regMux|reg_array[9][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[9][14]~q ;
wire \U1|sec_filter|regMux|reg_array[10][14]~q ;
wire \U1|sec_filter|regMux|Mux1~0_combout ;
wire \U1|sec_filter|regMux|reg_array[11][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][14]~q ;
wire \U1|sec_filter|regMux|reg_array[12][14]~q ;
wire \U1|sec_filter|regMux|reg_array[13][14]~q ;
wire \U1|sec_filter|regMux|reg_array[14][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][14]~q ;
wire \U1|sec_filter|regMux|Mux1~1_combout ;
wire \U1|sec_filter|regMux|reg_array[15][14]~q ;
wire \U1|sec_filter|regMux|Mux1~7_combout ;
wire \U1|sec_filter|regMux|Mux1~8_combout ;
wire \U1|sec_filter|regMux|Mux1~4_combout ;
wire \U1|sec_filter|regMux|Mux1~5_combout ;
wire \U1|sec_filter|regMux|Mux1~2_combout ;
wire \U1|sec_filter|regMux|Mux1~3_combout ;
wire \U1|sec_filter|regMux|Mux1~6_combout ;
wire \U1|sec_filter|regMux|Mux1~9_combout ;
wire \U1|sec_filter|dout_mux_reg[14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][14]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][14]~q ;
wire \U1|mux1_out[15]~29_combout ;
wire \U1|sec_filter|regMux|reg_array[0][15]~q ;
wire \U1|sec_filter|regMux|reg_array[1][15]~q ;
wire \U1|sec_filter|regMux|reg_array[2][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[2][15]~q ;
wire \U1|sec_filter|regMux|reg_array[3][15]~q ;
wire \U1|sec_filter|regMux|Mux0~4_combout ;
wire \U1|sec_filter|regMux|Mux0~5_combout ;
wire \U1|sec_filter|regMux|reg_array[4][15]~q ;
wire \U1|sec_filter|regMux|reg_array[5][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[5][15]~q ;
wire \U1|sec_filter|regMux|reg_array[6][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[6][15]~q ;
wire \U1|sec_filter|regMux|Mux0~2_combout ;
wire \U1|sec_filter|regMux|reg_array[7][15]~q ;
wire \U1|sec_filter|regMux|Mux0~3_combout ;
wire \U1|sec_filter|regMux|Mux0~6_combout ;
wire \U1|sec_filter|regMux|reg_array[8][15]~q ;
wire \U1|sec_filter|regMux|reg_array[9][15]~q ;
wire \U1|sec_filter|regMux|reg_array[10][15]~q ;
wire \U1|sec_filter|regMux|reg_array[11][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[11][15]~q ;
wire \U1|sec_filter|regMux|reg_array[12][15]~q ;
wire \U1|sec_filter|regMux|reg_array[13][15]~q ;
wire \U1|sec_filter|regMux|reg_array[14][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[14][15]~q ;
wire \U1|sec_filter|regMux|reg_array[15][15]~q ;
wire \U1|sec_filter|regMux|Mux0~7_combout ;
wire \U1|sec_filter|regMux|Mux0~8_combout ;
wire \U1|sec_filter|regMux|Mux0~0_combout ;
wire \U1|sec_filter|regMux|Mux0~1_combout ;
wire \U1|sec_filter|regMux|Mux0~9_combout ;
wire \U1|sec_filter|dout_mux_reg[15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][15]~feeder_combout ;
wire \U1|sec_filter|regMux|reg_array[16][15]~q ;
wire \U1|sec_filter|rom|rom~0_combout ;
wire \U1|sec_filter|data_reg[0]~feeder_combout ;
wire \U1|sec_filter|rom|rom~1_combout ;
wire \U1|sec_filter|data_reg[1]~feeder_combout ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~dataout ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~0 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~1 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout ;
wire \U1|sec_filter|multAcc|acc_out[0]~33_combout ;
wire \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ;
wire \U1|sec_filter|multAcc|acc_out[0]~34 ;
wire \U1|sec_filter|multAcc|acc_out[1]~35_combout ;
wire \U1|sec_filter|multAcc|acc_out[1]~36 ;
wire \U1|sec_filter|multAcc|acc_out[2]~37_combout ;
wire \U1|sec_filter|multAcc|acc_out[2]~38 ;
wire \U1|sec_filter|multAcc|acc_out[3]~39_combout ;
wire \U1|sec_filter|multAcc|acc_out[3]~40 ;
wire \U1|sec_filter|multAcc|acc_out[4]~41_combout ;
wire \U1|sec_filter|multAcc|acc_out[4]~42 ;
wire \U1|sec_filter|multAcc|acc_out[5]~43_combout ;
wire \U1|sec_filter|multAcc|acc_out[5]~44 ;
wire \U1|sec_filter|multAcc|acc_out[6]~45_combout ;
wire \U1|sec_filter|multAcc|acc_out[6]~46 ;
wire \U1|sec_filter|multAcc|acc_out[7]~47_combout ;
wire \U1|sec_filter|multAcc|acc_out[7]~48 ;
wire \U1|sec_filter|multAcc|acc_out[8]~49_combout ;
wire \U1|sec_filter|multAcc|acc_out[8]~50 ;
wire \U1|sec_filter|multAcc|acc_out[9]~51_combout ;
wire \U1|sec_filter|multAcc|acc_out[9]~52 ;
wire \U1|sec_filter|multAcc|acc_out[10]~53_combout ;
wire \U1|sec_filter|multAcc|acc_out[10]~54 ;
wire \U1|sec_filter|multAcc|acc_out[11]~55_combout ;
wire \U1|sec_filter|multAcc|acc_out[11]~56 ;
wire \U1|sec_filter|multAcc|acc_out[12]~57_combout ;
wire \U1|sec_filter|multAcc|acc_out[12]~58 ;
wire \U1|sec_filter|multAcc|acc_out[13]~59_combout ;
wire \U1|sec_filter|multAcc|acc_out[13]~60 ;
wire \U1|sec_filter|multAcc|acc_out[14]~61_combout ;
wire \U1|sec_filter|multAcc|acc_out[14]~62 ;
wire \U1|sec_filter|multAcc|acc_out[15]~63_combout ;
wire \U1|sec_filter|multAcc|acc_out[15]~64 ;
wire \U1|sec_filter|multAcc|acc_out[16]~65_combout ;
wire \U1|sec_filter|multAcc|acc_out[16]~66 ;
wire \U1|sec_filter|multAcc|acc_out[17]~67_combout ;
wire \U1|sec_filter|multAcc|acc_out[17]~68 ;
wire \U1|sec_filter|multAcc|acc_out[18]~69_combout ;
wire \U1|sec_filter|multAcc|acc_out[18]~70 ;
wire \U1|sec_filter|multAcc|acc_out[19]~71_combout ;
wire \U1|sec_filter|multAcc|acc_out[19]~72 ;
wire \U1|sec_filter|multAcc|acc_out[20]~73_combout ;
wire \U1|sec_filter|multAcc|acc_out[20]~74 ;
wire \U1|sec_filter|multAcc|acc_out[21]~75_combout ;
wire \U1|sec_filter|multAcc|acc_out[21]~76 ;
wire \U1|sec_filter|multAcc|acc_out[22]~77_combout ;
wire \U1|sec_filter|multAcc|acc_out[22]~78 ;
wire \U1|sec_filter|multAcc|acc_out[23]~79_combout ;
wire \U1|sec_filter|multAcc|acc_out[23]~80 ;
wire \U1|sec_filter|multAcc|acc_out[24]~81_combout ;
wire \U1|sec_filter|multAcc|acc_out[24]~82 ;
wire \U1|sec_filter|multAcc|acc_out[25]~83_combout ;
wire \U1|sec_filter|multAcc|acc_out[25]~84 ;
wire \U1|sec_filter|multAcc|acc_out[26]~85_combout ;
wire \U1|sec_filter|multAcc|acc_out[26]~86 ;
wire \U1|sec_filter|multAcc|acc_out[27]~87_combout ;
wire \U1|sec_filter|multAcc|acc_out[27]~88 ;
wire \U1|sec_filter|multAcc|acc_out[28]~89_combout ;
wire \U1|sec_filter|multAcc|acc_out[28]~90 ;
wire \U1|sec_filter|multAcc|acc_out[29]~91_combout ;
wire \U1|sec_filter|multAcc|acc_out[29]~92 ;
wire \U1|sec_filter|multAcc|acc_out[30]~93_combout ;
wire \U1|sec_filter|multAcc|acc_out[30]~94 ;
wire \U1|sec_filter|multAcc|acc_out[31]~95_combout ;
wire \U1|sec_filter|multAcc|acc_out[31]~96 ;
wire \U1|sec_filter|multAcc|acc_out[32]~97_combout ;
wire \U1|sec_filter|dout[17]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~0_combout ;
wire \U1|cic|cic1|comb1|data_out[8]~57_combout ;
wire \U1|sec_filter|dout[16]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~1_combout ;
wire \U1|sec_filter|dout[15]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~2_combout ;
wire \U1|sec_filter|dout[14]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~3_combout ;
wire \U1|sec_filter|dout[13]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~4_combout ;
wire \U1|sec_filter|dout[12]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~5_combout ;
wire \U1|sec_filter|dout[11]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~6_combout ;
wire \U1|sec_filter|dout[10]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~7_combout ;
wire \U1|sec_filter|dout[9]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~8_combout ;
wire \U1|sec_filter|dout[8]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~9_combout ;
wire \U1|sec_filter|dout[7]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~10_combout ;
wire \U1|sec_filter|dout[6]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~11_combout ;
wire \U1|sec_filter|dout[5]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~12_combout ;
wire \U1|sec_filter|dout[4]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~13_combout ;
wire \U1|sec_filter|dout[3]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~14_combout ;
wire \U1|sec_filter|dout[2]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~15_combout ;
wire \U1|sec_filter|dout[1]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~16_combout ;
wire \U1|sec_filter|dout[0]~feeder_combout ;
wire \U1|cic|cic1|comb1|data_in_reg~17_combout ;
wire \U1|cic|cic1|comb1|data_out[0]~20 ;
wire \U1|cic|cic1|comb1|data_out[1]~22 ;
wire \U1|cic|cic1|comb1|data_out[2]~24 ;
wire \U1|cic|cic1|comb1|data_out[3]~26 ;
wire \U1|cic|cic1|comb1|data_out[4]~28 ;
wire \U1|cic|cic1|comb1|data_out[5]~30 ;
wire \U1|cic|cic1|comb1|data_out[6]~32 ;
wire \U1|cic|cic1|comb1|data_out[7]~34 ;
wire \U1|cic|cic1|comb1|data_out[8]~36 ;
wire \U1|cic|cic1|comb1|data_out[9]~38 ;
wire \U1|cic|cic1|comb1|data_out[10]~40 ;
wire \U1|cic|cic1|comb1|data_out[11]~42 ;
wire \U1|cic|cic1|comb1|data_out[12]~44 ;
wire \U1|cic|cic1|comb1|data_out[13]~46 ;
wire \U1|cic|cic1|comb1|data_out[14]~48 ;
wire \U1|cic|cic1|comb1|data_out[15]~50 ;
wire \U1|cic|cic1|comb1|data_out[16]~52 ;
wire \U1|cic|cic1|comb1|data_out[17]~54 ;
wire \U1|cic|cic1|comb1|data_out[18]~55_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~0_combout ;
wire \U1|cic|cic1|comb2|data_out[18]~60_combout ;
wire \U1|cic|cic1|comb1|data_out[17]~53_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~1_combout ;
wire \U1|cic|cic1|comb1|data_out[16]~51_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~2_combout ;
wire \U1|cic|cic1|comb1|data_out[15]~49_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~3_combout ;
wire \U1|cic|cic1|comb1|data_out[14]~47_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~4_combout ;
wire \U1|cic|cic1|comb1|data_out[13]~45_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~5_combout ;
wire \U1|cic|cic1|comb1|data_out[12]~43_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~6_combout ;
wire \U1|cic|cic1|comb1|data_out[11]~41_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~7_combout ;
wire \U1|cic|cic1|comb1|data_out[10]~39_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~8_combout ;
wire \U1|cic|cic1|comb1|data_out[9]~37_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~9_combout ;
wire \U1|cic|cic1|comb1|data_out[8]~35_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~10_combout ;
wire \U1|cic|cic1|comb1|data_out[7]~33_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~11_combout ;
wire \U1|cic|cic1|comb1|data_out[6]~31_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~12_combout ;
wire \U1|cic|cic1|comb1|data_out[5]~29_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~13_combout ;
wire \U1|cic|cic1|comb1|data_out[4]~27_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~14_combout ;
wire \U1|cic|cic1|comb1|data_out[3]~25_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~15_combout ;
wire \U1|cic|cic1|comb1|data_out[2]~23_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~16_combout ;
wire \U1|cic|cic1|comb1|data_out[1]~21_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~17_combout ;
wire \U1|cic|cic1|comb1|data_out[0]~19_combout ;
wire \U1|cic|cic1|comb1|data_out[0]~feeder_combout ;
wire \U1|cic|cic1|comb2|data_in_reg~18_combout ;
wire \U1|cic|cic1|comb2|data_out[0]~21 ;
wire \U1|cic|cic1|comb2|data_out[1]~23 ;
wire \U1|cic|cic1|comb2|data_out[2]~25 ;
wire \U1|cic|cic1|comb2|data_out[3]~27 ;
wire \U1|cic|cic1|comb2|data_out[4]~29 ;
wire \U1|cic|cic1|comb2|data_out[5]~31 ;
wire \U1|cic|cic1|comb2|data_out[6]~33 ;
wire \U1|cic|cic1|comb2|data_out[7]~35 ;
wire \U1|cic|cic1|comb2|data_out[8]~37 ;
wire \U1|cic|cic1|comb2|data_out[9]~39 ;
wire \U1|cic|cic1|comb2|data_out[10]~41 ;
wire \U1|cic|cic1|comb2|data_out[11]~43 ;
wire \U1|cic|cic1|comb2|data_out[12]~45 ;
wire \U1|cic|cic1|comb2|data_out[13]~47 ;
wire \U1|cic|cic1|comb2|data_out[14]~49 ;
wire \U1|cic|cic1|comb2|data_out[15]~51 ;
wire \U1|cic|cic1|comb2|data_out[16]~53 ;
wire \U1|cic|cic1|comb2|data_out[17]~55 ;
wire \U1|cic|cic1|comb2|data_out[18]~57 ;
wire \U1|cic|cic1|comb2|data_out[19]~58_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~1_combout ;
wire \U1|cic|cic1|comb3|data_in_reg[9]~0_combout ;
wire \U1|cic|cic1|comb2|data_out[18]~56_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~2_combout ;
wire \U1|cic|cic1|comb2|data_out[17]~54_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~3_combout ;
wire \U1|cic|cic1|comb2|data_out[16]~52_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~4_combout ;
wire \U1|cic|cic1|comb2|data_out[15]~50_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~5_combout ;
wire \U1|cic|cic1|comb2|data_out[14]~48_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~6_combout ;
wire \U1|cic|cic1|comb2|data_out[13]~46_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~7_combout ;
wire \U1|cic|cic1|comb2|data_out[12]~44_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~8_combout ;
wire \U1|cic|cic1|comb2|data_out[11]~42_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~9_combout ;
wire \U1|cic|cic1|comb2|data_out[10]~40_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~10_combout ;
wire \U1|cic|cic1|comb2|data_out[9]~38_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~11_combout ;
wire \U1|cic|cic1|comb2|data_out[8]~36_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~12_combout ;
wire \U1|cic|cic1|comb2|data_out[7]~34_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~13_combout ;
wire \U1|cic|cic1|comb2|data_out[6]~32_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~14_combout ;
wire \U1|cic|cic1|comb2|data_out[5]~30_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~15_combout ;
wire \U1|cic|cic1|comb2|data_out[4]~28_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~16_combout ;
wire \U1|cic|cic1|comb2|data_out[3]~26_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~17_combout ;
wire \U1|cic|cic1|comb2|data_out[2]~24_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~18_combout ;
wire \U1|cic|cic1|comb2|data_out[1]~22_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~19_combout ;
wire \U1|cic|cic1|comb2|data_out[0]~20_combout ;
wire \U1|cic|cic1|comb3|data_in_reg~20_combout ;
wire \U1|cic|cic1|comb3|data_out[0]~22 ;
wire \U1|cic|cic1|comb3|data_out[1]~24 ;
wire \U1|cic|cic1|comb3|data_out[2]~26 ;
wire \U1|cic|cic1|comb3|data_out[3]~28 ;
wire \U1|cic|cic1|comb3|data_out[4]~30 ;
wire \U1|cic|cic1|comb3|data_out[5]~32 ;
wire \U1|cic|cic1|comb3|data_out[6]~34 ;
wire \U1|cic|cic1|comb3|data_out[7]~36 ;
wire \U1|cic|cic1|comb3|data_out[8]~38 ;
wire \U1|cic|cic1|comb3|data_out[9]~40 ;
wire \U1|cic|cic1|comb3|data_out[10]~42 ;
wire \U1|cic|cic1|comb3|data_out[11]~44 ;
wire \U1|cic|cic1|comb3|data_out[12]~46 ;
wire \U1|cic|cic1|comb3|data_out[13]~48 ;
wire \U1|cic|cic1|comb3|data_out[14]~50 ;
wire \U1|cic|cic1|comb3|data_out[15]~52 ;
wire \U1|cic|cic1|comb3|data_out[16]~54 ;
wire \U1|cic|cic1|comb3|data_out[17]~56 ;
wire \U1|cic|cic1|comb3|data_out[18]~58 ;
wire \U1|cic|cic1|comb3|data_out[19]~60 ;
wire \U1|cic|cic1|comb3|data_out[20]~61_combout ;
wire \U1|cic|cic1|RINT|data_out~0_combout ;
wire \U1|cic|cic1|comb3|data_out[19]~59_combout ;
wire \U1|cic|cic1|RINT|data_out~1_combout ;
wire \U1|cic|cic1|comb3|data_out[18]~57_combout ;
wire \U1|cic|cic1|RINT|data_out~2_combout ;
wire \U1|cic|cic1|comb3|data_out[17]~55_combout ;
wire \U1|cic|cic1|RINT|data_out~3_combout ;
wire \U1|cic|cic1|comb3|data_out[16]~53_combout ;
wire \U1|cic|cic1|RINT|data_out~4_combout ;
wire \U1|cic|cic1|comb3|data_out[15]~51_combout ;
wire \U1|cic|cic1|RINT|data_out~5_combout ;
wire \U1|cic|cic1|comb3|data_out[14]~49_combout ;
wire \U1|cic|cic1|RINT|data_out~6_combout ;
wire \U1|cic|cic1|comb3|data_out[13]~47_combout ;
wire \U1|cic|cic1|RINT|data_out~7_combout ;
wire \U1|cic|cic1|comb3|data_out[12]~45_combout ;
wire \U1|cic|cic1|RINT|data_out~8_combout ;
wire \U1|cic|cic1|comb3|data_out[11]~43_combout ;
wire \U1|cic|cic1|RINT|data_out~9_combout ;
wire \U1|cic|cic1|comb3|data_out[10]~41_combout ;
wire \U1|cic|cic1|RINT|data_out~10_combout ;
wire \U1|cic|cic1|comb3|data_out[9]~39_combout ;
wire \U1|cic|cic1|RINT|data_out~11_combout ;
wire \U1|cic|cic1|comb3|data_out[8]~37_combout ;
wire \U1|cic|cic1|RINT|data_out~12_combout ;
wire \U1|cic|cic1|comb3|data_out[7]~35_combout ;
wire \U1|cic|cic1|RINT|data_out~13_combout ;
wire \U1|cic|cic1|comb3|data_out[6]~33_combout ;
wire \U1|cic|cic1|RINT|data_out~14_combout ;
wire \U1|cic|cic1|comb3|data_out[5]~31_combout ;
wire \U1|cic|cic1|RINT|data_out~15_combout ;
wire \U1|cic|cic1|comb3|data_out[4]~29_combout ;
wire \U1|cic|cic1|RINT|data_out~16_combout ;
wire \U1|cic|cic1|comb3|data_out[3]~27_combout ;
wire \U1|cic|cic1|RINT|data_out~17_combout ;
wire \U1|cic|cic1|comb3|data_out[2]~25_combout ;
wire \U1|cic|cic1|RINT|data_out~18_combout ;
wire \U1|cic|cic1|comb3|data_out[1]~23_combout ;
wire \U1|cic|cic1|RINT|data_out~19_combout ;
wire \U1|cic|cic1|comb3|data_out[0]~21_combout ;
wire \U1|cic|cic1|RINT|data_out~20_combout ;
wire \U1|cic|cic1|int1|data_out[0]~37_combout ;
wire \U1|cic|cic1|RINT|val_out~0_combout ;
wire \U1|cic|cic1|RINT|val_out~q ;
wire \U1|cic|cic1|int1|data_out[37]~81_combout ;
wire \U1|cic|cic1|int1|data_out[0]~38 ;
wire \U1|cic|cic1|int1|data_out[1]~39_combout ;
wire \U1|cic|cic1|int1|data_out[1]~40 ;
wire \U1|cic|cic1|int1|data_out[2]~41_combout ;
wire \U1|cic|cic1|int1|data_out[2]~42 ;
wire \U1|cic|cic1|int1|data_out[3]~43_combout ;
wire \U1|cic|cic1|int1|data_out[3]~44 ;
wire \U1|cic|cic1|int1|data_out[4]~45_combout ;
wire \U1|cic|cic1|int1|data_out[4]~46 ;
wire \U1|cic|cic1|int1|data_out[5]~47_combout ;
wire \U1|cic|cic1|int1|data_out[5]~48 ;
wire \U1|cic|cic1|int1|data_out[6]~49_combout ;
wire \U1|cic|cic1|int1|data_out[6]~50 ;
wire \U1|cic|cic1|int1|data_out[7]~51_combout ;
wire \U1|cic|cic1|int1|data_out[7]~52 ;
wire \U1|cic|cic1|int1|data_out[8]~53_combout ;
wire \U1|cic|cic1|int1|data_out[8]~54 ;
wire \U1|cic|cic1|int1|data_out[9]~55_combout ;
wire \U1|cic|cic1|int1|data_out[9]~56 ;
wire \U1|cic|cic1|int1|data_out[10]~57_combout ;
wire \U1|cic|cic1|int1|data_out[10]~58 ;
wire \U1|cic|cic1|int1|data_out[11]~59_combout ;
wire \U1|cic|cic1|int1|data_out[11]~60 ;
wire \U1|cic|cic1|int1|data_out[12]~61_combout ;
wire \U1|cic|cic1|int1|data_out[12]~62 ;
wire \U1|cic|cic1|int1|data_out[13]~63_combout ;
wire \U1|cic|cic1|int1|data_out[13]~64 ;
wire \U1|cic|cic1|int1|data_out[14]~65_combout ;
wire \U1|cic|cic1|int1|data_out[14]~66 ;
wire \U1|cic|cic1|int1|data_out[15]~67_combout ;
wire \U1|cic|cic1|int1|data_out[15]~68 ;
wire \U1|cic|cic1|int1|data_out[16]~69_combout ;
wire \U1|cic|cic1|int1|data_out[16]~70 ;
wire \U1|cic|cic1|int1|data_out[17]~71_combout ;
wire \U1|cic|cic1|int1|data_out[17]~72 ;
wire \U1|cic|cic1|int1|data_out[18]~73_combout ;
wire \U1|cic|cic1|int1|data_out[18]~74 ;
wire \U1|cic|cic1|int1|data_out[19]~75_combout ;
wire \U1|cic|cic1|int1|data_out[19]~76 ;
wire \U1|cic|cic1|int1|data_out[20]~77_combout ;
wire \U1|cic|cic1|int1|data_out[20]~78 ;
wire \U1|cic|cic1|int1|data_out[21]~79_combout ;
wire \U1|cic|cic1|int2|data_out[0]~37_combout ;
wire \U1|cic|cic1|int1|val_out~0_combout ;
wire \U1|cic|cic1|int1|val_out~q ;
wire \U1|cic|cic1|int2|data_out[23]~81_combout ;
wire \U1|cic|cic1|int2|data_out[0]~38 ;
wire \U1|cic|cic1|int2|data_out[1]~39_combout ;
wire \U1|cic|cic1|int2|data_out[1]~40 ;
wire \U1|cic|cic1|int2|data_out[2]~41_combout ;
wire \U1|cic|cic1|int2|data_out[2]~42 ;
wire \U1|cic|cic1|int2|data_out[3]~43_combout ;
wire \U1|cic|cic1|int2|data_out[3]~44 ;
wire \U1|cic|cic1|int2|data_out[4]~45_combout ;
wire \U1|cic|cic1|int2|data_out[4]~46 ;
wire \U1|cic|cic1|int2|data_out[5]~47_combout ;
wire \U1|cic|cic1|int2|data_out[5]~48 ;
wire \U1|cic|cic1|int2|data_out[6]~49_combout ;
wire \U1|cic|cic1|int2|data_out[6]~50 ;
wire \U1|cic|cic1|int2|data_out[7]~51_combout ;
wire \U1|cic|cic1|int2|data_out[7]~52 ;
wire \U1|cic|cic1|int2|data_out[8]~53_combout ;
wire \U1|cic|cic1|int2|data_out[8]~54 ;
wire \U1|cic|cic1|int2|data_out[9]~55_combout ;
wire \U1|cic|cic1|int2|data_out[9]~56 ;
wire \U1|cic|cic1|int2|data_out[10]~57_combout ;
wire \U1|cic|cic1|int2|data_out[10]~58 ;
wire \U1|cic|cic1|int2|data_out[11]~59_combout ;
wire \U1|cic|cic1|int2|data_out[11]~60 ;
wire \U1|cic|cic1|int2|data_out[12]~61_combout ;
wire \U1|cic|cic1|int2|data_out[12]~62 ;
wire \U1|cic|cic1|int2|data_out[13]~63_combout ;
wire \U1|cic|cic1|int2|data_out[13]~64 ;
wire \U1|cic|cic1|int2|data_out[14]~65_combout ;
wire \U1|cic|cic1|int2|data_out[14]~66 ;
wire \U1|cic|cic1|int2|data_out[15]~67_combout ;
wire \U1|cic|cic1|int2|data_out[15]~68 ;
wire \U1|cic|cic1|int2|data_out[16]~69_combout ;
wire \U1|cic|cic1|int2|data_out[16]~70 ;
wire \U1|cic|cic1|int2|data_out[17]~71_combout ;
wire \U1|cic|cic1|int2|data_out[17]~72 ;
wire \U1|cic|cic1|int2|data_out[18]~73_combout ;
wire \U1|cic|cic1|int2|data_out[18]~74 ;
wire \U1|cic|cic1|int2|data_out[19]~75_combout ;
wire \U1|cic|cic1|int2|data_out[19]~76 ;
wire \U1|cic|cic1|int2|data_out[20]~77_combout ;
wire \U1|cic|cic1|int2|data_out[20]~78 ;
wire \U1|cic|cic1|int2|data_out[21]~79_combout ;
wire \U1|cic|cic1|int3|data_out[0]~37_combout ;
wire \U1|cic|cic1|int2|val_out~0_combout ;
wire \U1|cic|cic1|int2|val_out~q ;
wire \U1|cic|cic1|int3|data_out[26]~81_combout ;
wire \U1|cic|cic1|int3|data_out[0]~38 ;
wire \U1|cic|cic1|int3|data_out[1]~39_combout ;
wire \U1|cic|cic1|int3|data_out[1]~40 ;
wire \U1|cic|cic1|int3|data_out[2]~41_combout ;
wire \U1|cic|cic1|int3|data_out[2]~42 ;
wire \U1|cic|cic1|int3|data_out[3]~43_combout ;
wire \U1|cic|cic1|int3|data_out[3]~44 ;
wire \U1|cic|cic1|int3|data_out[4]~45_combout ;
wire \U1|cic|cic1|int3|data_out[4]~46 ;
wire \U1|cic|cic1|int3|data_out[5]~47_combout ;
wire \U1|cic|cic1|int3|data_out[5]~48 ;
wire \U1|cic|cic1|int3|data_out[6]~49_combout ;
wire \U1|cic|cic1|int3|data_out[6]~50 ;
wire \U1|cic|cic1|int3|data_out[7]~51_combout ;
wire \U1|cic|cic1|int3|data_out[7]~52 ;
wire \U1|cic|cic1|int3|data_out[8]~53_combout ;
wire \U1|cic|cic1|int3|data_out[8]~54 ;
wire \U1|cic|cic1|int3|data_out[9]~55_combout ;
wire \U1|cic|cic1|int3|data_out[9]~56 ;
wire \U1|cic|cic1|int3|data_out[10]~57_combout ;
wire \U1|cic|cic1|int3|data_out[10]~58 ;
wire \U1|cic|cic1|int3|data_out[11]~59_combout ;
wire \U1|cic|cic1|int3|data_out[11]~60 ;
wire \U1|cic|cic1|int3|data_out[12]~61_combout ;
wire \U1|cic|cic1|int3|data_out[12]~62 ;
wire \U1|cic|cic1|int3|data_out[13]~63_combout ;
wire \U1|cic|cic1|int3|data_out[13]~64 ;
wire \U1|cic|cic1|int3|data_out[14]~65_combout ;
wire \U1|cic|cic1|int3|data_out[14]~66 ;
wire \U1|cic|cic1|int3|data_out[15]~67_combout ;
wire \U1|cic|cic1|int3|data_out[15]~68 ;
wire \U1|cic|cic1|int3|data_out[16]~69_combout ;
wire \U1|cic|cic1|int3|data_out[16]~70 ;
wire \U1|cic|cic1|int3|data_out[17]~71_combout ;
wire \U1|cic|cic1|int3|data_out[17]~72 ;
wire \U1|cic|cic1|int3|data_out[18]~73_combout ;
wire \U1|cic|cic1|int3|data_out[18]~74 ;
wire \U1|cic|cic1|int3|data_out[19]~75_combout ;
wire \U1|cic|cic1|int3|data_out[19]~76 ;
wire \U1|cic|cic1|int3|data_out[20]~77_combout ;
wire \U1|cic|cic1|int3|data_out[20]~78 ;
wire \U1|cic|cic1|int3|data_out[21]~79_combout ;
wire \U1|dp_mod|r4|Q[0]~feeder_combout ;
wire \U1|dp_mod|r5|Q[0]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[21]~80 ;
wire \U1|cic|cic1|int1|data_out[22]~82_combout ;
wire \U1|cic|cic1|int2|data_out[21]~80 ;
wire \U1|cic|cic1|int2|data_out[22]~82_combout ;
wire \U1|cic|cic1|int3|data_out[21]~80 ;
wire \U1|cic|cic1|int3|data_out[22]~82_combout ;
wire \U1|dp_mod|r4|Q[1]~feeder_combout ;
wire \U1|dp_mod|r5|Q[1]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[22]~83 ;
wire \U1|cic|cic1|int1|data_out[23]~84_combout ;
wire \U1|cic|cic1|int2|data_out[22]~83 ;
wire \U1|cic|cic1|int2|data_out[23]~84_combout ;
wire \U1|cic|cic1|int3|data_out[22]~83 ;
wire \U1|cic|cic1|int3|data_out[23]~84_combout ;
wire \U1|dp_mod|r4|Q[2]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[23]~85 ;
wire \U1|cic|cic1|int1|data_out[24]~86_combout ;
wire \U1|cic|cic1|int2|data_out[23]~85 ;
wire \U1|cic|cic1|int2|data_out[24]~86_combout ;
wire \U1|cic|cic1|int3|data_out[23]~85 ;
wire \U1|cic|cic1|int3|data_out[24]~86_combout ;
wire \U1|dp_mod|r4|Q[3]~feeder_combout ;
wire \U1|dp_mod|r5|Q[3]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[24]~87 ;
wire \U1|cic|cic1|int1|data_out[25]~88_combout ;
wire \U1|cic|cic1|int2|data_out[24]~87 ;
wire \U1|cic|cic1|int2|data_out[25]~88_combout ;
wire \U1|cic|cic1|int3|data_out[24]~87 ;
wire \U1|cic|cic1|int3|data_out[25]~88_combout ;
wire \U1|dp_mod|r4|Q[4]~feeder_combout ;
wire \U1|dp_mod|r5|Q[4]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[25]~89 ;
wire \U1|cic|cic1|int1|data_out[26]~90_combout ;
wire \U1|cic|cic1|int2|data_out[25]~89 ;
wire \U1|cic|cic1|int2|data_out[26]~90_combout ;
wire \U1|cic|cic1|int3|data_out[25]~89 ;
wire \U1|cic|cic1|int3|data_out[26]~90_combout ;
wire \U1|dp_mod|r4|Q[5]~feeder_combout ;
wire \U1|dp_mod|r5|Q[5]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[26]~91 ;
wire \U1|cic|cic1|int1|data_out[27]~92_combout ;
wire \U1|cic|cic1|int2|data_out[26]~91 ;
wire \U1|cic|cic1|int2|data_out[27]~92_combout ;
wire \U1|cic|cic1|int3|data_out[26]~91 ;
wire \U1|cic|cic1|int3|data_out[27]~92_combout ;
wire \U1|dp_mod|r4|Q[6]~feeder_combout ;
wire \U1|dp_mod|r5|Q[6]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[27]~93 ;
wire \U1|cic|cic1|int1|data_out[28]~94_combout ;
wire \U1|cic|cic1|int2|data_out[27]~93 ;
wire \U1|cic|cic1|int2|data_out[28]~94_combout ;
wire \U1|cic|cic1|int3|data_out[27]~93 ;
wire \U1|cic|cic1|int3|data_out[28]~94_combout ;
wire \U1|dp_mod|r4|Q[7]~feeder_combout ;
wire \U1|dp_mod|r5|Q[7]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[28]~95 ;
wire \U1|cic|cic1|int1|data_out[29]~96_combout ;
wire \U1|cic|cic1|int2|data_out[28]~95 ;
wire \U1|cic|cic1|int2|data_out[29]~96_combout ;
wire \U1|cic|cic1|int3|data_out[28]~95 ;
wire \U1|cic|cic1|int3|data_out[29]~96_combout ;
wire \U1|dp_mod|r4|Q[8]~feeder_combout ;
wire \U1|dp_mod|r5|Q[8]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[29]~97 ;
wire \U1|cic|cic1|int1|data_out[30]~98_combout ;
wire \U1|cic|cic1|int2|data_out[29]~97 ;
wire \U1|cic|cic1|int2|data_out[30]~98_combout ;
wire \U1|cic|cic1|int3|data_out[29]~97 ;
wire \U1|cic|cic1|int3|data_out[30]~98_combout ;
wire \U1|dp_mod|r4|Q[9]~feeder_combout ;
wire \U1|dp_mod|r5|Q[9]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[30]~99 ;
wire \U1|cic|cic1|int1|data_out[31]~100_combout ;
wire \U1|cic|cic1|int2|data_out[30]~99 ;
wire \U1|cic|cic1|int2|data_out[31]~100_combout ;
wire \U1|cic|cic1|int3|data_out[30]~99 ;
wire \U1|cic|cic1|int3|data_out[31]~100_combout ;
wire \U1|dp_mod|r4|Q[10]~feeder_combout ;
wire \U1|dp_mod|r5|Q[10]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[31]~101 ;
wire \U1|cic|cic1|int1|data_out[32]~102_combout ;
wire \U1|cic|cic1|int2|data_out[31]~101 ;
wire \U1|cic|cic1|int2|data_out[32]~102_combout ;
wire \U1|cic|cic1|int3|data_out[31]~101 ;
wire \U1|cic|cic1|int3|data_out[32]~102_combout ;
wire \U1|dp_mod|r4|Q[11]~feeder_combout ;
wire \U1|dp_mod|r5|Q[11]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[32]~103 ;
wire \U1|cic|cic1|int1|data_out[33]~104_combout ;
wire \U1|cic|cic1|int2|data_out[32]~103 ;
wire \U1|cic|cic1|int2|data_out[33]~104_combout ;
wire \U1|cic|cic1|int3|data_out[32]~103 ;
wire \U1|cic|cic1|int3|data_out[33]~104_combout ;
wire \U1|dp_mod|r4|Q[12]~feeder_combout ;
wire \U1|dp_mod|r5|Q[12]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[33]~105 ;
wire \U1|cic|cic1|int1|data_out[34]~106_combout ;
wire \U1|cic|cic1|int2|data_out[33]~105 ;
wire \U1|cic|cic1|int2|data_out[34]~106_combout ;
wire \U1|cic|cic1|int3|data_out[33]~105 ;
wire \U1|cic|cic1|int3|data_out[34]~106_combout ;
wire \U1|dp_mod|r4|Q[13]~feeder_combout ;
wire \U1|dp_mod|r5|Q[13]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[34]~107 ;
wire \U1|cic|cic1|int1|data_out[35]~108_combout ;
wire \U1|cic|cic1|int2|data_out[34]~107 ;
wire \U1|cic|cic1|int2|data_out[35]~108_combout ;
wire \U1|cic|cic1|int3|data_out[34]~107 ;
wire \U1|cic|cic1|int3|data_out[35]~108_combout ;
wire \U1|dp_mod|r4|Q[14]~feeder_combout ;
wire \U1|dp_mod|r5|Q[14]~feeder_combout ;
wire \U1|cic|cic1|int1|data_out[35]~109 ;
wire \U1|cic|cic1|int1|data_out[36]~110_combout ;
wire \U1|cic|cic1|int2|data_out[35]~109 ;
wire \U1|cic|cic1|int2|data_out[36]~110_combout ;
wire \U1|cic|cic1|int3|data_out[35]~109 ;
wire \U1|cic|cic1|int3|data_out[36]~110_combout ;
wire \U1|dp_mod|r5|Q[15]~feeder_combout ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~dataout ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~0 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~1 ;
wire \U1|dp_mod|Mult1|auto_generated|mac_mult1~2 ;
wire \U1|dp_mod|m2|out[1]~1_combout ;
wire \U1|dp_mod|m2|out[2]~2_combout ;
wire \U1|dp_mod|m2|out[3]~3_combout ;
wire \U1|dp_mod|m2|out[4]~4_combout ;
wire \U1|dp_mod|m2|out[5]~5_combout ;
wire \U1|dp_mod|m2|out[6]~6_combout ;
wire \U1|dp_mod|m2|out[7]~7_combout ;
wire \U1|dp_mod|m2|out[8]~8_combout ;
wire \U1|dp_mod|m2|out[9]~9_combout ;
wire \U1|dp_mod|m2|out[10]~10_combout ;
wire \U1|dp_mod|m2|out[11]~11_combout ;
wire \U1|dp_mod|m2|out[12]~12_combout ;
wire \U1|dp_mod|m2|out[13]~13_combout ;
wire \U1|dp_mod|r8|Q[15]~0_combout ;
wire \U1|dp_mod|m2|out[14]~14_combout ;
wire \U1|dp_mod|m1|out[1]~1_combout ;
wire \U1|dp_mod|m1|out[2]~2_combout ;
wire \U1|dp_mod|m1|out[3]~3_combout ;
wire \U1|dp_mod|m1|out[4]~4_combout ;
wire \U1|dp_mod|m1|out[5]~5_combout ;
wire \U1|dp_mod|m1|out[6]~6_combout ;
wire \U1|dp_mod|m1|out[7]~7_combout ;
wire \U1|dp_mod|m1|out[8]~8_combout ;
wire \U1|dp_mod|m1|out[9]~9_combout ;
wire \U1|dp_mod|m1|out[10]~10_combout ;
wire \U1|dp_mod|m1|out[11]~11_combout ;
wire \U1|dp_mod|m1|out[12]~12_combout ;
wire \U1|dp_mod|m1|out[13]~13_combout ;
wire \U1|dp_mod|m1|out[14]~14_combout ;
wire \U1|dp_mod|m1|out[15]~15_combout ;
wire \U1|dp_mod|m1|out[0]~0_combout ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~dataout ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~0 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~1 ;
wire \U1|dp_mod|Mult0|auto_generated|mac_mult1~2 ;
wire \U1|dp_mod|r3|Q[0]~25 ;
wire \U1|dp_mod|r3|Q[1]~27 ;
wire \U1|dp_mod|r3|Q[2]~29 ;
wire \U1|dp_mod|r3|Q[3]~31 ;
wire \U1|dp_mod|r3|Q[4]~33 ;
wire \U1|dp_mod|r3|Q[5]~35 ;
wire \U1|dp_mod|r3|Q[6]~37 ;
wire \U1|dp_mod|r3|Q[7]~39 ;
wire \U1|dp_mod|r3|Q[8]~41 ;
wire \U1|dp_mod|r3|Q[9]~43 ;
wire \U1|dp_mod|r3|Q[10]~45 ;
wire \U1|dp_mod|r3|Q[11]~47 ;
wire \U1|dp_mod|r3|Q[12]~49 ;
wire \U1|dp_mod|r3|Q[13]~51 ;
wire \U1|dp_mod|r3|Q[14]~53 ;
wire \U1|dp_mod|r3|Q[15]~55 ;
wire \U1|dp_mod|r3|Q[16]~57 ;
wire \U1|dp_mod|r3|Q[17]~59 ;
wire \U1|dp_mod|r3|Q[18]~61 ;
wire \U1|dp_mod|r3|Q[19]~63 ;
wire \U1|dp_mod|r3|Q[20]~65 ;
wire \U1|dp_mod|r3|Q[21]~67 ;
wire \U1|dp_mod|r3|Q[22]~69 ;
wire \U1|dp_mod|r3|Q[23]~70_combout ;
wire \U1|dp_mod|r3|Q[22]~68_combout ;
wire \U1|dp_mod|r3|Q[21]~66_combout ;
wire \U1|dp_mod|r3|Q[20]~64_combout ;
wire \U1|dp_mod|r3|Q[19]~62_combout ;
wire \U1|dp_mod|r3|Q[18]~60_combout ;
wire \U1|dp_mod|r3|Q[17]~58_combout ;
wire \U1|dp_mod|r3|Q[16]~56_combout ;
wire \U1|dp_mod|r3|Q[15]~54_combout ;
wire \U1|dp_mod|r3|Q[14]~52_combout ;
wire \U1|dp_mod|r3|Q[13]~50_combout ;
wire \U1|dp_mod|r3|Q[12]~48_combout ;
wire \U1|dp_mod|r3|Q[11]~46_combout ;
wire \U1|dp_mod|r3|Q[10]~44_combout ;
wire \U1|dp_mod|r3|Q[9]~42_combout ;
wire \U1|dp_mod|r3|Q[8]~40_combout ;
wire \U1|dp_mod|r3|Q[7]~38_combout ;
wire \U1|dp_mod|r3|Q[6]~36_combout ;
wire \U1|dp_mod|r3|Q[5]~34_combout ;
wire \U1|dp_mod|r3|Q[4]~32_combout ;
wire \U1|dp_mod|r3|Q[3]~30_combout ;
wire \U1|dp_mod|r3|Q[2]~28_combout ;
wire \U1|dp_mod|r3|Q[1]~26_combout ;
wire \U1|dp_mod|r3|Q[0]~24_combout ;
wire \U1|dp_mod|D1|acc_out[0]~24_combout ;
wire \U1|cic|cic1|int3|val_out~0_combout ;
wire \U1|cic|cic1|int3|val_out~q ;
wire \U1|rst_dp~combout ;
wire \U1|dp_mod|r10|Q[0]~feeder_combout ;
wire \U1|dp_mod|D1|acc_out[0]~25 ;
wire \U1|dp_mod|D1|acc_out[1]~26_combout ;
wire \U1|dp_mod|D1|acc_out[1]~27 ;
wire \U1|dp_mod|D1|acc_out[2]~28_combout ;
wire \U1|dp_mod|D1|acc_out[2]~29 ;
wire \U1|dp_mod|D1|acc_out[3]~30_combout ;
wire \U1|dp_mod|D1|acc_out[3]~31 ;
wire \U1|dp_mod|D1|acc_out[4]~32_combout ;
wire \U1|dp_mod|D1|acc_out[4]~33 ;
wire \U1|dp_mod|D1|acc_out[5]~34_combout ;
wire \U1|dp_mod|D1|acc_out[5]~35 ;
wire \U1|dp_mod|D1|acc_out[6]~36_combout ;
wire \U1|dp_mod|D1|acc_out[6]~37 ;
wire \U1|dp_mod|D1|acc_out[7]~38_combout ;
wire \U1|dp_mod|D1|acc_out[7]~39 ;
wire \U1|dp_mod|D1|acc_out[8]~40_combout ;
wire \U1|dp_mod|D1|acc_out[8]~41 ;
wire \U1|dp_mod|D1|acc_out[9]~42_combout ;
wire \U1|dp_mod|D1|acc_out[9]~43 ;
wire \U1|dp_mod|D1|acc_out[10]~44_combout ;
wire \U1|dp_mod|D1|acc_out[10]~45 ;
wire \U1|dp_mod|D1|acc_out[11]~46_combout ;
wire \U1|dp_mod|D1|acc_out[11]~47 ;
wire \U1|dp_mod|D1|acc_out[12]~48_combout ;
wire \U1|dp_mod|D1|acc_out[12]~49 ;
wire \U1|dp_mod|D1|acc_out[13]~50_combout ;
wire \U1|dp_mod|D1|acc_out[13]~51 ;
wire \U1|dp_mod|D1|acc_out[14]~52_combout ;
wire \U1|dp_mod|D1|acc_out[14]~53 ;
wire \U1|dp_mod|D1|acc_out[15]~54_combout ;
wire \U1|dp_mod|D1|acc_out[15]~55 ;
wire \U1|dp_mod|D1|acc_out[16]~56_combout ;
wire \U1|dp_mod|D1|acc_out[16]~57 ;
wire \U1|dp_mod|D1|acc_out[17]~58_combout ;
wire \U1|dp_mod|D1|acc_out[17]~59 ;
wire \U1|dp_mod|D1|acc_out[18]~60_combout ;
wire \U1|dp_mod|D1|acc_out[18]~61 ;
wire \U1|dp_mod|D1|acc_out[19]~62_combout ;
wire \U1|dp_mod|D1|acc_out[19]~63 ;
wire \U1|dp_mod|D1|acc_out[20]~64_combout ;
wire \U1|dp_mod|D1|acc_out[20]~65 ;
wire \U1|dp_mod|D1|acc_out[21]~66_combout ;
wire \U1|dp_mod|D1|acc_out[21]~67 ;
wire \U1|dp_mod|D1|acc_out[22]~68_combout ;
wire \U1|dp_mod|D1|acc_out[22]~69 ;
wire \U1|dp_mod|D1|acc_out[23]~70_combout ;
wire \U1|dp_mod|D1|ra1|Q[14]~feeder_combout ;
wire \U1|dp_mod|D1|wire_b~0_combout ;
wire \U1|dp_mod|D1|wire_b~1_combout ;
wire \U1|dp_mod|D1|wire_b~2_combout ;
wire \U1|dp_mod|D1|wire_b~3_combout ;
wire \U1|dp_mod|D1|wire_b~4_combout ;
wire \U1|dp_mod|D1|wire_b~5_combout ;
wire \U1|dp_mod|D1|wire_b~6_combout ;
wire \U1|dp_mod|D1|wire_b~7_combout ;
wire \U1|dp_mod|D1|wire_b~8_combout ;
wire \U1|dp_mod|D1|wire_b~9_combout ;
wire \U1|dp_mod|D1|wire_b~10_combout ;
wire \U1|dp_mod|D1|wire_b~11_combout ;
wire \U1|dp_mod|D1|wire_b~12_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \U1|dp_mod|D1|Add1~0_combout ;
wire \U1|dp_mod|D1|sin_wave[0]~16_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \U1|dp_mod|D1|sin_wave[0]~17 ;
wire \U1|dp_mod|D1|sin_wave[1]~18_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \U1|dp_mod|D1|sin_wave[1]~19 ;
wire \U1|dp_mod|D1|sin_wave[2]~20_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \U1|dp_mod|D1|sin_wave[2]~21 ;
wire \U1|dp_mod|D1|sin_wave[3]~22_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \U1|dp_mod|D1|sin_wave[3]~23 ;
wire \U1|dp_mod|D1|sin_wave[4]~24_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \U1|dp_mod|D1|sin_wave[4]~25 ;
wire \U1|dp_mod|D1|sin_wave[5]~26_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \U1|dp_mod|D1|sin_wave[5]~27 ;
wire \U1|dp_mod|D1|sin_wave[6]~28_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \U1|dp_mod|D1|sin_wave[6]~29 ;
wire \U1|dp_mod|D1|sin_wave[7]~30_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \U1|dp_mod|D1|sin_wave[7]~31 ;
wire \U1|dp_mod|D1|sin_wave[8]~32_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \U1|dp_mod|D1|sin_wave[8]~33 ;
wire \U1|dp_mod|D1|sin_wave[9]~34_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \U1|dp_mod|D1|sin_wave[9]~35 ;
wire \U1|dp_mod|D1|sin_wave[10]~36_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \U1|dp_mod|D1|sin_wave[10]~37 ;
wire \U1|dp_mod|D1|sin_wave[11]~38_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \U1|dp_mod|D1|sin_wave[11]~39 ;
wire \U1|dp_mod|D1|sin_wave[12]~40_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \U1|dp_mod|D1|sin_wave[12]~41 ;
wire \U1|dp_mod|D1|sin_wave[13]~42_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \U1|dp_mod|D1|sin_wave[13]~43 ;
wire \U1|dp_mod|D1|sin_wave[14]~44_combout ;
wire \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \U1|dp_mod|D1|sin_wave[14]~45 ;
wire \U1|dp_mod|D1|sin_wave[15]~46_combout ;
wire \U1|dp_mod|m2|out[0]~0_combout ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~dataout ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT1 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT2 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT3 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT4 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT5 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT6 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT7 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT8 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT9 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT10 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT11 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT12 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT13 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT14 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT15 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT16 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT17 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT18 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT19 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT20 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT21 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT22 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT23 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT24 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT25 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT26 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT27 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT28 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT29 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT30 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT31 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT32 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~0 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~1 ;
wire \U1|dp_mod|Mult2|auto_generated|mac_mult1~2 ;
wire \DAC_DA[0]~reg0_q ;
wire \DAC_DA[1]~reg0_q ;
wire \DAC_DA[2]~reg0_q ;
wire \DAC_DA[3]~reg0_q ;
wire \DAC_DA[4]~reg0_q ;
wire \DAC_DA[5]~reg0_q ;
wire \DAC_DA[6]~reg0_q ;
wire \DAC_DA[7]~reg0_q ;
wire \DAC_DA[8]~reg0_q ;
wire \DAC_DA[9]~reg0_q ;
wire \DAC_DA[10]~reg0_q ;
wire \DAC_DA[11]~reg0_q ;
wire \DAC_DA[12]~reg0_q ;
wire \DAC_DA[13]~reg0_q ;
wire \U2|C3|C1|sleds~0_combout ;
wire \U2|C3|C1|sleds~1_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \Mux7~3_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \Mux7~0_combout ;
wire \Mux7~6_combout ;
wire \Mux7~9_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux6~6_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Mux5~6_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~6_combout ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~6_combout ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~6_combout ;
wire \Mux1~4_combout ;
wire \Mux1~5_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux1~6_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~6_combout ;
wire \AUD_DACLRCK~input_o ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~2_combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~q ;
wire \codec|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~50_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~48_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~49_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~46_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~47_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~44_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~45_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~42_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~43_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~40_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~41_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~38_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~39_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~36_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~37_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~34_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~35_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~32_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~33_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~30_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~31_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~28_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~29_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~27_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~q ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [19:0] \U1|cic|cic1|comb2|data_out ;
wire [3:0] \U2|C1|U1|b0_cntb_r ;
wire [8:0] \U2|C1|U1|b1_psrl_r ;
wire [2:0] \cfg|I2C_Controller|current_bit ;
wire [4:0] \pll_inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:1] \cfg|Clock_Generator_400KHz|clk_counter ;
wire [8:0] \U2|C1|U1|b1_cntw_r ;
wire [4:0] \pll_inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \U1|dp_mod|r12|Q ;
wire [8:0] \U2|C1|U1|b0_cntw_r ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \U2|C1|U1|b1_cntb_r ;
wire [17:0] \U1|cic|cic1|comb1|data_in_reg ;
wire [15:0] \U1|dp_mod|r7|Q ;
wire [7:0] \cfg|Auto_Initialize|data_out ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [18:0] \U1|cic|cic1|comb1|data_out ;
wire [5:0] \cfg|Auto_Initialize|rom_address_counter ;
wire [24:1] \codec|Audio_In_Deserializer|data_in_shift_reg ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [23:0] \U1|dp_mod|D1|acc_out ;
wire [39:0] \U1|cic|cic1|int2|data_out ;
wire [23:0] \U1|dp_mod|r3|Q ;
wire [16:0] \U1|dp_mod|r8|Q ;
wire [4:0] \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter ;
wire [23:0] \U1|dp_mod|r2|Q ;
wire [39:0] \U1|cic|cic1|int3|data_out ;
wire [20:0] \U1|cic|cic1|comb3|data_out ;
wire [39:0] \U1|cic|cic1|int1|data_out ;
wire [33:0] \U1|sec_filter|multAcc|acc_out ;
wire [4:0] \U1|sec_filter|dut1|addr ;
wire [15:0] \U1|sec_filter|dout_mux_reg ;
wire [0:0] \U1|dp_mod|r9|Q ;
wire [24:1] \codec|Audio_Out_Serializer|data_out_shift_reg ;
wire [17:0] \U1|sec_filter|rom|data ;
wire [20:0] \U1|cic|cic1|RINT|data_out ;
wire [23:0] \U1|dds_test|acc_out ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [1:0] \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a ;
wire [18:0] \U1|sec_filter|dout ;
wire [23:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [13:0] \U1|dds_test|sin_wave ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [10:0] \U3|C ;
wire [7:0] \U2|C1|U1|b0_rxdw_r ;
wire [8:0] \U2|C1|U1|b0_rxsrl_r ;
wire [3:0] \U2|C3|C3|count ;
wire [7:0] \cfg|I2C_Controller|current_byte ;
wire [0:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire ;
wire [18:0] \U1|cic|cic1|comb2|data_in_reg ;
wire [3:0] \U2|C3|C2|count ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \cfg|data_to_transfer ;
wire [5:0] \U2|C1|U1|b0_rxsyn_r ;
wire [14:0] \U1|dp_mod|D1|ra2|Q ;
wire [19:0] \U1|cic|cic1|comb3|data_in_reg ;
wire [0:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire ;
wire [14:0] \U1|dp_mod|D1|ra1|Q ;
wire [12:0] \U1|dp_mod|D1|wire_b ;
wire [0:0] \U1|dp_mod|r10|Q ;
wire [15:0] \U1|dp_mod|r5|Q ;
wire [15:0] \U1|dp_mod|r4|Q ;
wire [1:0] \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [0:0] \U1|dds_test|r4|Q ;
wire [7:0] \codec|Audio_In_Deserializer|left_audio_fifo_read_space ;
wire [0:0] \U1|dds_test|r3|Q ;
wire [17:0] \U1|sec_filter|data_reg ;
wire [0:0] \U1|dds_test|r2|Q ;
wire [4:0] \U1|sec_filter|regMux|sel_reg ;
wire [0:0] \U1|dds_test|r1|Q ;
wire [4:0] \U1|sec_filter|addr_reg ;
wire [15:0] \U1|sec_filter|din_reg ;
wire [13:0] \U1|dds_test|rs2|Q ;
wire [6:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [6:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [5:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [14:0] \U1|dds_test|ra2|Q ;
wire [6:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [23:10] \U1|dds_test|ramp_sqr_reg1 ;
wire [12:0] \U1|dds_test|wire_b ;

wire [4:0] \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus ;
wire [4:0] \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [35:0] \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;
wire [35:0] \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;

assign \pll_inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \my_clock_gen|DE_Clock_Generator_Audio|_clk0  = \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK1  = \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK2  = \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK3  = \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|pll~CLK4  = \my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus [4];

assign \pll_inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U1|dp_mod|Mult2|auto_generated|mac_out2~0  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [0];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~1  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [1];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~2  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [2];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~dataout  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [3];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT1  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [4];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT2  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [5];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT3  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [6];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT4  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [7];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT5  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [8];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT6  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [9];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT7  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [10];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT8  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [11];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT9  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [12];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT10  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [13];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT11  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [14];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT12  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [15];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT13  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [16];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT14  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [17];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT15  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [18];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT16  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [19];
assign \U1|dp_mod|r12|Q [2] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [20];
assign \U1|dp_mod|r12|Q [3] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [21];
assign \U1|dp_mod|r12|Q [4] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [22];
assign \U1|dp_mod|r12|Q [5] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [23];
assign \U1|dp_mod|r12|Q [6] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [24];
assign \U1|dp_mod|r12|Q [7] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [25];
assign \U1|dp_mod|r12|Q [8] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [26];
assign \U1|dp_mod|r12|Q [9] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [27];
assign \U1|dp_mod|r12|Q [10] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [28];
assign \U1|dp_mod|r12|Q [11] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [29];
assign \U1|dp_mod|r12|Q [12] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [30];
assign \U1|dp_mod|r12|Q [13] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [31];
assign \U1|dp_mod|r12|Q [14] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [32];
assign \U1|dp_mod|r12|Q [15] = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [33];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT31  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [34];
assign \U1|dp_mod|Mult2|auto_generated|mac_out2~DATAOUT32  = \U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus [35];

assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~0  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~1  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~2  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~dataout  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT1  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT2  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT3  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT4  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT5  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT6  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT7  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT8  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT9  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT10  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT11  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT12  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT13  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT14  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT15  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT16  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT17  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT18  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT19  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT20  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT21  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT22  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT23  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT24  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT25  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT26  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT27  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT28  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT29  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT30  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT31  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT32  = \U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \U1|dp_mod|Mult1|auto_generated|mac_out2~0  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~1  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~2  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~dataout  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT1  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT2  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT3  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT4  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT5  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT6  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT7  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT8  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT9  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT10  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT11  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT12  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT13  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT14  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT15  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \U1|dp_mod|r7|Q [1] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \U1|dp_mod|r7|Q [2] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \U1|dp_mod|r7|Q [3] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \U1|dp_mod|r7|Q [4] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \U1|dp_mod|r7|Q [5] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \U1|dp_mod|r7|Q [6] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \U1|dp_mod|r7|Q [7] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \U1|dp_mod|r7|Q [8] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \U1|dp_mod|r7|Q [9] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \U1|dp_mod|r7|Q [10] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \U1|dp_mod|r7|Q [11] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \U1|dp_mod|r7|Q [12] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \U1|dp_mod|r7|Q [13] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \U1|dp_mod|r7|Q [14] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \U1|dp_mod|r7|Q [15] = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT31  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \U1|dp_mod|Mult1|auto_generated|mac_out2~DATAOUT32  = \U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~0  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~1  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~2  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~dataout  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT1  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT2  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT3  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT4  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT5  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT6  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT7  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT8  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT9  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT10  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT11  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT12  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT13  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT14  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT15  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT16  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT17  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT18  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT19  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT20  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT21  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT22  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT23  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT24  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT25  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT26  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT27  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT28  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT29  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT30  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT31  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT32  = \U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \U1|dp_mod|Mult0|auto_generated|mac_out2~0  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~1  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~2  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~dataout  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT1  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT2  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT3  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT4  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT5  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT6  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \U1|dp_mod|r2|Q [0] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \U1|dp_mod|r2|Q [1] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \U1|dp_mod|r2|Q [2] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \U1|dp_mod|r2|Q [3] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \U1|dp_mod|r2|Q [4] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \U1|dp_mod|r2|Q [5] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \U1|dp_mod|r2|Q [6] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \U1|dp_mod|r2|Q [7] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \U1|dp_mod|r2|Q [8] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \U1|dp_mod|r2|Q [9] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \U1|dp_mod|r2|Q [10] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \U1|dp_mod|r2|Q [11] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \U1|dp_mod|r2|Q [12] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \U1|dp_mod|r2|Q [13] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \U1|dp_mod|r2|Q [14] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \U1|dp_mod|r2|Q [15] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \U1|dp_mod|r2|Q [16] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \U1|dp_mod|r2|Q [17] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \U1|dp_mod|r2|Q [18] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \U1|dp_mod|r2|Q [19] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \U1|dp_mod|r2|Q [20] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \U1|dp_mod|r2|Q [21] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \U1|dp_mod|r2|Q [22] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \U1|dp_mod|r2|Q [23] = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT31  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \U1|dp_mod|Mult0|auto_generated|mac_out2~DATAOUT32  = \U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~0  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~1  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~2  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~dataout  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT1  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT2  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT3  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT4  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT5  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT6  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT7  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT8  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT9  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT10  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT11  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT12  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT13  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT14  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT15  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT16  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT17  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT18  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT19  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT20  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT21  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT22  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT23  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT24  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT25  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT26  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT27  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT28  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT29  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT30  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT31  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT32  = \U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [1];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a2  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [2];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a3  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [3];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a4  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [4];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a5  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [5];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a6  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [6];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a7  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [7];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a8  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [8];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a9  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [9];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a10  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [10];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a11  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [11];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a12  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [12];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a13  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [13];
assign \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a14  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [14];

assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~0  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~1  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT32  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT33  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~0  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~1  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~dataout  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33  = \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [1];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [2];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [3];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [4];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [5];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [6];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [7];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [8];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [9];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [10];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [11];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [12];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [13];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [14];
assign \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [15];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(!\U2|C1|U1|b1_psrl_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \ADC_CLK_A~output (
	.i(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CLK_A),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_A~output .bus_hold = "false";
defparam \ADC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \ADC_CLK_B~output (
	.i(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CLK_B),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_B~output .bus_hold = "false";
defparam \ADC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ADC_OEB_A~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_OEB_A),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_A~output .bus_hold = "false";
defparam \ADC_OEB_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ADC_OEB_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_OEB_B),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_B~output .bus_hold = "false";
defparam \ADC_OEB_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \DAC_DA[0]~output (
	.i(\DAC_DA[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[0]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[0]~output .bus_hold = "false";
defparam \DAC_DA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \DAC_DA[1]~output (
	.i(\DAC_DA[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[1]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[1]~output .bus_hold = "false";
defparam \DAC_DA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \DAC_DA[2]~output (
	.i(\DAC_DA[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[2]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[2]~output .bus_hold = "false";
defparam \DAC_DA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \DAC_DA[3]~output (
	.i(\DAC_DA[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[3]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[3]~output .bus_hold = "false";
defparam \DAC_DA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \DAC_DA[4]~output (
	.i(\DAC_DA[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[4]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[4]~output .bus_hold = "false";
defparam \DAC_DA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \DAC_DA[5]~output (
	.i(\DAC_DA[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[5]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[5]~output .bus_hold = "false";
defparam \DAC_DA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \DAC_DA[6]~output (
	.i(\DAC_DA[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[6]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[6]~output .bus_hold = "false";
defparam \DAC_DA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \DAC_DA[7]~output (
	.i(\DAC_DA[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[7]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[7]~output .bus_hold = "false";
defparam \DAC_DA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \DAC_DA[8]~output (
	.i(\DAC_DA[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[8]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[8]~output .bus_hold = "false";
defparam \DAC_DA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \DAC_DA[9]~output (
	.i(\DAC_DA[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[9]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[9]~output .bus_hold = "false";
defparam \DAC_DA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \DAC_DA[10]~output (
	.i(\DAC_DA[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[10]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[10]~output .bus_hold = "false";
defparam \DAC_DA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \DAC_DA[11]~output (
	.i(\DAC_DA[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[11]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[11]~output .bus_hold = "false";
defparam \DAC_DA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \DAC_DA[12]~output (
	.i(\DAC_DA[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[12]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[12]~output .bus_hold = "false";
defparam \DAC_DA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \DAC_DA[13]~output (
	.i(\DAC_DA[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DA[13]),
	.obar());
// synopsys translate_off
defparam \DAC_DA[13]~output .bus_hold = "false";
defparam \DAC_DA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \DAC_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[0]),
	.obar());
// synopsys translate_off
defparam \DAC_B[0]~output .bus_hold = "false";
defparam \DAC_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DAC_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[1]),
	.obar());
// synopsys translate_off
defparam \DAC_B[1]~output .bus_hold = "false";
defparam \DAC_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \DAC_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[2]),
	.obar());
// synopsys translate_off
defparam \DAC_B[2]~output .bus_hold = "false";
defparam \DAC_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \DAC_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[3]),
	.obar());
// synopsys translate_off
defparam \DAC_B[3]~output .bus_hold = "false";
defparam \DAC_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \DAC_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[4]),
	.obar());
// synopsys translate_off
defparam \DAC_B[4]~output .bus_hold = "false";
defparam \DAC_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \DAC_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[5]),
	.obar());
// synopsys translate_off
defparam \DAC_B[5]~output .bus_hold = "false";
defparam \DAC_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \DAC_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[6]),
	.obar());
// synopsys translate_off
defparam \DAC_B[6]~output .bus_hold = "false";
defparam \DAC_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \DAC_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[7]),
	.obar());
// synopsys translate_off
defparam \DAC_B[7]~output .bus_hold = "false";
defparam \DAC_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DAC_B[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[8]),
	.obar());
// synopsys translate_off
defparam \DAC_B[8]~output .bus_hold = "false";
defparam \DAC_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \DAC_B[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[9]),
	.obar());
// synopsys translate_off
defparam \DAC_B[9]~output .bus_hold = "false";
defparam \DAC_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \DAC_B[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[10]),
	.obar());
// synopsys translate_off
defparam \DAC_B[10]~output .bus_hold = "false";
defparam \DAC_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \DAC_B[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[11]),
	.obar());
// synopsys translate_off
defparam \DAC_B[11]~output .bus_hold = "false";
defparam \DAC_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \DAC_B[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[12]),
	.obar());
// synopsys translate_off
defparam \DAC_B[12]~output .bus_hold = "false";
defparam \DAC_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \DAC_B[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_B[13]),
	.obar());
// synopsys translate_off
defparam \DAC_B[13]~output .bus_hold = "false";
defparam \DAC_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \DAC_CLK_A~output (
	.i(!\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CLK_A),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_A~output .bus_hold = "false";
defparam \DAC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \DAC_CLK_B~output (
	.i(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CLK_B),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_B~output .bus_hold = "false";
defparam \DAC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \DAC_MODE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_MODE),
	.obar());
// synopsys translate_off
defparam \DAC_MODE~output .bus_hold = "false";
defparam \DAC_MODE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \DAC_WRT_A~output (
	.i(!\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_WRT_A),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_A~output .bus_hold = "false";
defparam \DAC_WRT_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \DAC_WRT_B~output (
	.i(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_WRT_B),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_B~output .bus_hold = "false";
defparam \DAC_WRT_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\U2|C3|C1|sleds~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\U2|C3|C1|sleds~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\Mux7~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\Mux5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\Mux4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\Mux3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\Mux1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\U2|C1|U1|b0_rxdw_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\U2|C1|U1|b0_rxdw_r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\U2|C1|U1|b0_rxdw_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\U2|C1|U1|b0_rxdw_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\U2|C1|U1|b0_rxdw_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\U2|C1|U1|b0_rxdw_r [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\U2|C1|U1|b0_rxdw_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\U2|C1|U1|b0_rxdw_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(\cfg|I2C_Controller|Mux0~5_combout ),
	.oe(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|send_stop_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_stop_bit~0_combout  = (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ) # (\cfg|Auto_Initialize|send_stop_bit~q )))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datac(\cfg|Auto_Initialize|send_stop_bit~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit~0 .lut_mask = 16'h00FC;
defparam \cfg|Auto_Initialize|send_stop_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N27
dffeas \cfg|Auto_Initialize|send_stop_bit (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|send_start_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_start_bit~0_combout  = (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) # (\cfg|Auto_Initialize|send_start_bit~q )))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit~0 .lut_mask = 16'h00FC;
defparam \cfg|Auto_Initialize|send_start_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N17
dffeas \cfg|Auto_Initialize|send_start_bit (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N12
cycloneive_lcell_comb \cfg|I2C_Controller|Selector5~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector5~0_combout  = (!\cfg|Auto_Initialize|send_start_bit~q  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector5~0 .lut_mask = 16'h000F;
defparam \cfg|I2C_Controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N24
cycloneive_lcell_comb \cfg|I2C_Controller|Selector0~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector0~0_combout  = (\cfg|Auto_Initialize|transfer_data~q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|send_stop_bit~q ) # (!\cfg|I2C_Controller|Selector5~0_combout ))))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datac(\cfg|Auto_Initialize|send_stop_bit~q ),
	.datad(\cfg|I2C_Controller|Selector5~0_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector0~0 .lut_mask = 16'hBABB;
defparam \cfg|I2C_Controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N25
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N26
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[1]~27 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[1]~27_combout  = \cfg|Clock_Generator_400KHz|clk_counter [1] $ (((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q )))

	.dataa(gnd),
	.datab(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datac(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1]~27 .lut_mask = 16'hC3F0;
defparam \cfg|Clock_Generator_400KHz|clk_counter[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y70_N27
dffeas \cfg|Clock_Generator_400KHz|clk_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N0
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[2]~9 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[2]~9_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [1] & (\cfg|Clock_Generator_400KHz|clk_counter [2] $ (VCC))) # (!\cfg|Clock_Generator_400KHz|clk_counter [1] & (\cfg|Clock_Generator_400KHz|clk_counter [2] & 
// VCC))
// \cfg|Clock_Generator_400KHz|clk_counter[2]~10  = CARRY((\cfg|Clock_Generator_400KHz|clk_counter [1] & \cfg|Clock_Generator_400KHz|clk_counter [2]))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[2]~9_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[2]~10 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2]~9 .lut_mask = 16'h6688;
defparam \cfg|Clock_Generator_400KHz|clk_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N20
cycloneive_lcell_comb \cfg|I2C_Controller|enable_clk (
// Equation(s):
// \cfg|I2C_Controller|enable_clk~combout  = (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|enable_clk~combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|enable_clk .lut_mask = 16'h0F00;
defparam \cfg|I2C_Controller|enable_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y70_N1
dffeas \cfg|Clock_Generator_400KHz|clk_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N2
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[3]~11 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[3]~11_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [3] & (!\cfg|Clock_Generator_400KHz|clk_counter[2]~10 )) # (!\cfg|Clock_Generator_400KHz|clk_counter [3] & ((\cfg|Clock_Generator_400KHz|clk_counter[2]~10 ) 
// # (GND)))
// \cfg|Clock_Generator_400KHz|clk_counter[3]~12  = CARRY((!\cfg|Clock_Generator_400KHz|clk_counter[2]~10 ) # (!\cfg|Clock_Generator_400KHz|clk_counter [3]))

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[2]~10 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[3]~11_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[3]~12 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3]~11 .lut_mask = 16'h3C3F;
defparam \cfg|Clock_Generator_400KHz|clk_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N3
dffeas \cfg|Clock_Generator_400KHz|clk_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N4
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[4]~13 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[4]~13_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [4] & (\cfg|Clock_Generator_400KHz|clk_counter[3]~12  $ (GND))) # (!\cfg|Clock_Generator_400KHz|clk_counter [4] & 
// (!\cfg|Clock_Generator_400KHz|clk_counter[3]~12  & VCC))
// \cfg|Clock_Generator_400KHz|clk_counter[4]~14  = CARRY((\cfg|Clock_Generator_400KHz|clk_counter [4] & !\cfg|Clock_Generator_400KHz|clk_counter[3]~12 ))

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[3]~12 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[4]~13_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[4]~14 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4]~13 .lut_mask = 16'hC30C;
defparam \cfg|Clock_Generator_400KHz|clk_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N5
dffeas \cfg|Clock_Generator_400KHz|clk_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N6
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[5]~15 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[5]~15_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [5] & (!\cfg|Clock_Generator_400KHz|clk_counter[4]~14 )) # (!\cfg|Clock_Generator_400KHz|clk_counter [5] & ((\cfg|Clock_Generator_400KHz|clk_counter[4]~14 ) 
// # (GND)))
// \cfg|Clock_Generator_400KHz|clk_counter[5]~16  = CARRY((!\cfg|Clock_Generator_400KHz|clk_counter[4]~14 ) # (!\cfg|Clock_Generator_400KHz|clk_counter [5]))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[4]~14 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[5]~15_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[5]~16 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5]~15 .lut_mask = 16'h5A5F;
defparam \cfg|Clock_Generator_400KHz|clk_counter[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N7
dffeas \cfg|Clock_Generator_400KHz|clk_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N8
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[6]~17 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[6]~17_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [6] & (\cfg|Clock_Generator_400KHz|clk_counter[5]~16  $ (GND))) # (!\cfg|Clock_Generator_400KHz|clk_counter [6] & 
// (!\cfg|Clock_Generator_400KHz|clk_counter[5]~16  & VCC))
// \cfg|Clock_Generator_400KHz|clk_counter[6]~18  = CARRY((\cfg|Clock_Generator_400KHz|clk_counter [6] & !\cfg|Clock_Generator_400KHz|clk_counter[5]~16 ))

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[5]~16 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[6]~17_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[6]~18 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6]~17 .lut_mask = 16'hC30C;
defparam \cfg|Clock_Generator_400KHz|clk_counter[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N9
dffeas \cfg|Clock_Generator_400KHz|clk_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N10
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[7]~19 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[7]~19_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [7] & (!\cfg|Clock_Generator_400KHz|clk_counter[6]~18 )) # (!\cfg|Clock_Generator_400KHz|clk_counter [7] & ((\cfg|Clock_Generator_400KHz|clk_counter[6]~18 ) 
// # (GND)))
// \cfg|Clock_Generator_400KHz|clk_counter[7]~20  = CARRY((!\cfg|Clock_Generator_400KHz|clk_counter[6]~18 ) # (!\cfg|Clock_Generator_400KHz|clk_counter [7]))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[6]~18 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[7]~19_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[7]~20 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~19 .lut_mask = 16'h5A5F;
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N11
dffeas \cfg|Clock_Generator_400KHz|clk_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N28
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [5] & (\cfg|Clock_Generator_400KHz|clk_counter [6] & (\cfg|Clock_Generator_400KHz|clk_counter [4] & \cfg|Clock_Generator_400KHz|clk_counter [3])))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datac(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datad(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .lut_mask = 16'h8000;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N12
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[8]~21 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[8]~21_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [8] & (\cfg|Clock_Generator_400KHz|clk_counter[7]~20  $ (GND))) # (!\cfg|Clock_Generator_400KHz|clk_counter [8] & 
// (!\cfg|Clock_Generator_400KHz|clk_counter[7]~20  & VCC))
// \cfg|Clock_Generator_400KHz|clk_counter[8]~22  = CARRY((\cfg|Clock_Generator_400KHz|clk_counter [8] & !\cfg|Clock_Generator_400KHz|clk_counter[7]~20 ))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[7]~20 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[8]~21_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[8]~22 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8]~21 .lut_mask = 16'hA50A;
defparam \cfg|Clock_Generator_400KHz|clk_counter[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N13
dffeas \cfg|Clock_Generator_400KHz|clk_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N14
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[9]~23 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[9]~23_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [9] & (!\cfg|Clock_Generator_400KHz|clk_counter[8]~22 )) # (!\cfg|Clock_Generator_400KHz|clk_counter [9] & ((\cfg|Clock_Generator_400KHz|clk_counter[8]~22 ) 
// # (GND)))
// \cfg|Clock_Generator_400KHz|clk_counter[9]~24  = CARRY((!\cfg|Clock_Generator_400KHz|clk_counter[8]~22 ) # (!\cfg|Clock_Generator_400KHz|clk_counter [9]))

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[8]~22 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[9]~23_combout ),
	.cout(\cfg|Clock_Generator_400KHz|clk_counter[9]~24 ));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9]~23 .lut_mask = 16'h3C3F;
defparam \cfg|Clock_Generator_400KHz|clk_counter[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N15
dffeas \cfg|Clock_Generator_400KHz|clk_counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N22
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [8] & (!\cfg|Clock_Generator_400KHz|clk_counter [9] & (\cfg|Clock_Generator_400KHz|clk_counter [1] & \cfg|Clock_Generator_400KHz|clk_counter [2])))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datac(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datad(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .lut_mask = 16'h2000;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N16
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[10]~25 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[10]~25_combout  = \cfg|Clock_Generator_400KHz|clk_counter [10] $ (!\cfg|Clock_Generator_400KHz|clk_counter[9]~24 )

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cfg|Clock_Generator_400KHz|clk_counter[9]~24 ),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10]~25 .lut_mask = 16'hC3C3;
defparam \cfg|Clock_Generator_400KHz|clk_counter[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y70_N17
dffeas \cfg|Clock_Generator_400KHz|clk_counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|clk_counter[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|enable_clk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N30
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_low_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [7] & (\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & 
// !\cfg|Clock_Generator_400KHz|clk_counter [10])))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.datac(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datad(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .lut_mask = 16'h0080;
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y70_N31
dffeas \cfg|Clock_Generator_400KHz|middle_of_low_level (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y70_N24
cycloneive_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~2 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout  = (\cfg|Clock_Generator_400KHz|clk_counter [7] & (\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & 
// \cfg|Clock_Generator_400KHz|clk_counter [10])))

	.dataa(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.datac(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datad(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.cin(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~2 .lut_mask = 16'h8000;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y70_N25
dffeas \cfg|Clock_Generator_400KHz|middle_of_high_level (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N18
cycloneive_lcell_comb \cfg|I2C_Controller|Selector1~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector1~0_combout  = (\cfg|Auto_Initialize|send_start_bit~q  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector1~0 .lut_mask = 16'h00F0;
defparam \cfg|I2C_Controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N5
dffeas \cfg|Clock_Generator_400KHz|new_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|new_clk .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|new_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N22
cycloneive_lcell_comb \cfg|I2C_Controller|Selector1~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector1~1_combout  = (\cfg|I2C_Controller|Selector1~0_combout  & (((!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )) # (!\cfg|Clock_Generator_400KHz|new_clk~q ))) 
// # (!\cfg|I2C_Controller|Selector1~0_combout  & (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )))

	.dataa(\cfg|I2C_Controller|Selector1~0_combout ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.datad(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector1~1 .lut_mask = 16'h30BA;
defparam \cfg|I2C_Controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N23
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N8
cycloneive_lcell_comb \cfg|I2C_Controller|Selector2~2 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~2_combout  = (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q  & (((\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )) # 
// (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ))) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )))

	.dataa(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.datad(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~2 .lut_mask = 16'hC0EA;
defparam \cfg|I2C_Controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N26
cycloneive_lcell_comb \cfg|I2C_Controller|Selector2~3 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~3_combout  = (\cfg|I2C_Controller|Selector2~2_combout ) # ((\cfg|Auto_Initialize|send_start_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & \cfg|Clock_Generator_400KHz|new_clk~q )))

	.dataa(\cfg|Auto_Initialize|send_start_bit~q ),
	.datab(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datac(\cfg|I2C_Controller|Selector2~2_combout ),
	.datad(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~3 .lut_mask = 16'hF2F0;
defparam \cfg|I2C_Controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N27
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N28
cycloneive_lcell_comb \cfg|I2C_Controller|current_bit~0 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~0_combout  = ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ) # (!\cfg|I2C_Controller|current_bit [0])) # (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q )

	.dataa(gnd),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(\cfg|I2C_Controller|current_bit [0]),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~0 .lut_mask = 16'h3FFF;
defparam \cfg|I2C_Controller|current_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N12
cycloneive_lcell_comb \cfg|I2C_Controller|current_bit~1 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~1_combout  = (\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~1 .lut_mask = 16'hF0FF;
defparam \cfg|I2C_Controller|current_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y69_N29
dffeas \cfg|I2C_Controller|current_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N22
cycloneive_lcell_comb \cfg|I2C_Controller|Add0~0 (
// Equation(s):
// \cfg|I2C_Controller|Add0~0_combout  = \cfg|I2C_Controller|current_bit [2] $ (((\cfg|I2C_Controller|current_bit [1]) # (\cfg|I2C_Controller|current_bit [0])))

	.dataa(gnd),
	.datab(\cfg|I2C_Controller|current_bit [1]),
	.datac(\cfg|I2C_Controller|current_bit [2]),
	.datad(\cfg|I2C_Controller|current_bit [0]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Add0~0 .lut_mask = 16'h0F3C;
defparam \cfg|I2C_Controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N8
cycloneive_lcell_comb \cfg|I2C_Controller|current_bit~3 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~3_combout  = ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ) # (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q )) # (!\cfg|I2C_Controller|Add0~0_combout )

	.dataa(\cfg|I2C_Controller|Add0~0_combout ),
	.datab(gnd),
	.datac(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~3 .lut_mask = 16'h5FFF;
defparam \cfg|I2C_Controller|current_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y69_N9
dffeas \cfg|I2C_Controller|current_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N0
cycloneive_lcell_comb \cfg|I2C_Controller|Selector4~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector4~0_combout  = (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|current_bit [1] & (!\cfg|I2C_Controller|current_bit [2] & !\cfg|I2C_Controller|current_bit [0])))

	.dataa(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(\cfg|I2C_Controller|current_bit [1]),
	.datac(\cfg|I2C_Controller|current_bit [2]),
	.datad(\cfg|I2C_Controller|current_bit [0]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector4~0 .lut_mask = 16'h0002;
defparam \cfg|I2C_Controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N0
cycloneive_lcell_comb \cfg|I2C_Controller|Selector4~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector4~1_combout  = (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ((\cfg|I2C_Controller|Selector4~0_combout ) # ((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q )))) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q )))

	.dataa(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.datad(\cfg|I2C_Controller|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector4~1 .lut_mask = 16'hBA30;
defparam \cfg|I2C_Controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N1
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N6
cycloneive_lcell_comb \cfg|I2C_Controller|Selector6~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector6~0_combout  = (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ) # ((!\cfg|Auto_Initialize|transfer_data~q  & 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ))))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector6~0 .lut_mask = 16'hCC40;
defparam \cfg|I2C_Controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N16
cycloneive_lcell_comb \cfg|I2C_Controller|Selector5~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector5~1_combout  = (\cfg|I2C_Controller|Selector5~0_combout  & ((\cfg|Auto_Initialize|send_stop_bit~q ) # ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & !\cfg|Clock_Generator_400KHz|middle_of_high_level~q )))) # 
// (!\cfg|I2C_Controller|Selector5~0_combout  & (((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & !\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))))

	.dataa(\cfg|I2C_Controller|Selector5~0_combout ),
	.datab(\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datad(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector5~1 .lut_mask = 16'h88F8;
defparam \cfg|I2C_Controller|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N17
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N10
cycloneive_lcell_comb \cfg|I2C_Controller|Selector6~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector6~1_combout  = (\cfg|Auto_Initialize|transfer_data~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) # ((\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q )))) # (!\cfg|Auto_Initialize|transfer_data~q  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ))))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector6~1 .lut_mask = 16'hECA0;
defparam \cfg|I2C_Controller|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N4
cycloneive_lcell_comb \cfg|I2C_Controller|Selector6~2 (
// Equation(s):
// \cfg|I2C_Controller|Selector6~2_combout  = (\cfg|I2C_Controller|Selector6~0_combout ) # (\cfg|I2C_Controller|Selector6~1_combout )

	.dataa(\cfg|I2C_Controller|Selector6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|I2C_Controller|Selector6~1_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector6~2 .lut_mask = 16'hFFAA;
defparam \cfg|I2C_Controller|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N11
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|I2C_Controller|Selector6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0_combout  = (\cfg|Auto_Initialize|transfer_data~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q 
// )) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))))) # (!\cfg|Auto_Initialize|transfer_data~q  & 
// (((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0 .lut_mask = 16'hD8F0;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N7
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector2~1 (
// Equation(s):
// \cfg|Auto_Initialize|Selector2~1_combout  = (\cfg|Auto_Initialize|transfer_data~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))) # 
// (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q )))) # (!\cfg|Auto_Initialize|transfer_data~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector2~1 .lut_mask = 16'hE4CC;
defparam \cfg|Auto_Initialize|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[0]~11 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[0]~11_combout  = \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q  $ (\cfg|Auto_Initialize|rom_address_counter [0])

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0]~11 .lut_mask = 16'h5A5A;
defparam \cfg|Auto_Initialize|rom_address_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y70_N13
dffeas \cfg|Auto_Initialize|rom_address_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[1]~5 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[1]~5_combout  = (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1] $ (VCC))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter 
// [1] & VCC))
// \cfg|Auto_Initialize|rom_address_counter[1]~6  = CARRY((\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1]))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter[1]~5_combout ),
	.cout(\cfg|Auto_Initialize|rom_address_counter[1]~6 ));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1]~5 .lut_mask = 16'h6688;
defparam \cfg|Auto_Initialize|rom_address_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y70_N17
dffeas \cfg|Auto_Initialize|rom_address_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[2]~7 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[2]~7_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter[1]~6 )) # (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter[1]~6 
// ) # (GND)))
// \cfg|Auto_Initialize|rom_address_counter[2]~8  = CARRY((!\cfg|Auto_Initialize|rom_address_counter[1]~6 ) # (!\cfg|Auto_Initialize|rom_address_counter [2]))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Auto_Initialize|rom_address_counter[1]~6 ),
	.combout(\cfg|Auto_Initialize|rom_address_counter[2]~7_combout ),
	.cout(\cfg|Auto_Initialize|rom_address_counter[2]~8 ));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2]~7 .lut_mask = 16'h3C3F;
defparam \cfg|Auto_Initialize|rom_address_counter[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y70_N19
dffeas \cfg|Auto_Initialize|rom_address_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[3]~9 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[3]~9_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter[2]~8  $ (GND))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter[2]~8  & VCC))
// \cfg|Auto_Initialize|rom_address_counter[3]~10  = CARRY((\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter[2]~8 ))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Auto_Initialize|rom_address_counter[2]~8 ),
	.combout(\cfg|Auto_Initialize|rom_address_counter[3]~9_combout ),
	.cout(\cfg|Auto_Initialize|rom_address_counter[3]~10 ));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3]~9 .lut_mask = 16'hA50A;
defparam \cfg|Auto_Initialize|rom_address_counter[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y70_N21
dffeas \cfg|Auto_Initialize|rom_address_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[4]~12 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[4]~12_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter[3]~10 )) # (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter[3]~10 ) # (GND)))
// \cfg|Auto_Initialize|rom_address_counter[4]~13  = CARRY((!\cfg|Auto_Initialize|rom_address_counter[3]~10 ) # (!\cfg|Auto_Initialize|rom_address_counter [4]))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cfg|Auto_Initialize|rom_address_counter[3]~10 ),
	.combout(\cfg|Auto_Initialize|rom_address_counter[4]~12_combout ),
	.cout(\cfg|Auto_Initialize|rom_address_counter[4]~13 ));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4]~12 .lut_mask = 16'h5A5F;
defparam \cfg|Auto_Initialize|rom_address_counter[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y70_N23
dffeas \cfg|Auto_Initialize|rom_address_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~4 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~4_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~4 .lut_mask = 16'hFE00;
defparam \cfg|Auto_Initialize|Ram0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|rom_address_counter[5]~14 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[5]~14_combout  = \cfg|Auto_Initialize|rom_address_counter [5] $ (!\cfg|Auto_Initialize|rom_address_counter[4]~13 )

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cfg|Auto_Initialize|rom_address_counter[4]~13 ),
	.combout(\cfg|Auto_Initialize|rom_address_counter[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5]~14 .lut_mask = 16'hC3C3;
defparam \cfg|Auto_Initialize|rom_address_counter[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y70_N25
dffeas \cfg|Auto_Initialize|rom_address_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector2~2 (
// Equation(s):
// \cfg|Auto_Initialize|Selector2~2_combout  = (\cfg|Auto_Initialize|Selector2~1_combout ) # ((\cfg|Auto_Initialize|Ram0~4_combout  & (\cfg|Auto_Initialize|Selector2~0_combout  & \cfg|Auto_Initialize|rom_address_counter [5])))

	.dataa(\cfg|Auto_Initialize|Selector2~1_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~4_combout ),
	.datac(\cfg|Auto_Initialize|Selector2~0_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector2~2 .lut_mask = 16'hEAAA;
defparam \cfg|Auto_Initialize|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N25
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector3~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector3~0_combout  = (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ) # ((\cfg|Auto_Initialize|transfer_data~q  & 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ))))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector3~0 .lut_mask = 16'hF800;
defparam \cfg|Auto_Initialize|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N3
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector4~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector4~0_combout  = (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q )))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector4~0 .lut_mask = 16'h00FC;
defparam \cfg|Auto_Initialize|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N5
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector5~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector5~0_combout  = (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector5~0 .lut_mask = 16'hF000;
defparam \cfg|Auto_Initialize|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N23
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  = !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .lut_mask = 16'h0F0F;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y70_N11
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Equal0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Equal0~0_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Equal0~0 .lut_mask = 16'h0002;
defparam \cfg|Auto_Initialize|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector2~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector2~0_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (((!\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|Equal0~0_combout )) # (!\cfg|Auto_Initialize|rom_address_counter 
// [4])))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|Equal0~0_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector2~0 .lut_mask = 16'h1555;
defparam \cfg|Auto_Initialize|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector0~0_combout  = (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) # (!\cfg|Auto_Initialize|transfer_data~q )))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(gnd),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector0~0 .lut_mask = 16'h44CC;
defparam \cfg|Auto_Initialize|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Selector0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Selector0~1_combout  = (\cfg|Auto_Initialize|Selector0~0_combout ) # ((\cfg|Auto_Initialize|Selector2~0_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|Ram0~4_combout ))))

	.dataa(\cfg|Auto_Initialize|Selector2~0_combout ),
	.datab(\cfg|Auto_Initialize|Selector0~0_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector0~1 .lut_mask = 16'hCEEE;
defparam \cfg|Auto_Initialize|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N21
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|transfer_data~0 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~0_combout  = (\cfg|Auto_Initialize|transfer_data~q ) # ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) # ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q )))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~0 .lut_mask = 16'hFFFE;
defparam \cfg|Auto_Initialize|transfer_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|transfer_data~1 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~1_combout  = (\cfg|Auto_Initialize|transfer_data~0_combout  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~1 .lut_mask = 16'h00F0;
defparam \cfg|Auto_Initialize|transfer_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N11
dffeas \cfg|Auto_Initialize|transfer_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|transfer_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N2
cycloneive_lcell_comb \cfg|I2C_Controller|Selector3~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~0_combout  = (\cfg|I2C_Controller|Selector5~0_combout  & (((\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q )) # (!\cfg|Auto_Initialize|send_stop_bit~q ))) # 
// (!\cfg|I2C_Controller|Selector5~0_combout  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q )))

	.dataa(\cfg|I2C_Controller|Selector5~0_combout ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datad(\cfg|Auto_Initialize|send_stop_bit~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~0 .lut_mask = 16'hC0EA;
defparam \cfg|I2C_Controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N20
cycloneive_lcell_comb \cfg|I2C_Controller|Selector3~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~1_combout  = (\cfg|Auto_Initialize|transfer_data~q  & ((\cfg|I2C_Controller|Selector3~0_combout ) # ((!\cfg|I2C_Controller|Selector4~0_combout  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )))) # 
// (!\cfg|Auto_Initialize|transfer_data~q  & (!\cfg|I2C_Controller|Selector4~0_combout  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )))

	.dataa(\cfg|Auto_Initialize|transfer_data~q ),
	.datab(\cfg|I2C_Controller|Selector4~0_combout ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datad(\cfg|I2C_Controller|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~1 .lut_mask = 16'hBA30;
defparam \cfg|I2C_Controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y70_N21
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N18
cycloneive_lcell_comb \cfg|I2C_Controller|current_bit~2 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~2_combout  = ((\cfg|I2C_Controller|current_bit [1] $ (!\cfg|I2C_Controller|current_bit [0])) # (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q )) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )

	.dataa(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datab(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(\cfg|I2C_Controller|current_bit [1]),
	.datad(\cfg|I2C_Controller|current_bit [0]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~2 .lut_mask = 16'hF77F;
defparam \cfg|I2C_Controller|current_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y69_N19
dffeas \cfg|I2C_Controller|current_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~49 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~49_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [0]))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [0])))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~49 .lut_mask = 16'h4CA4;
defparam \cfg|Auto_Initialize|Ram0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~47 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~47_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])) # (!\cfg|Auto_Initialize|rom_address_counter [4])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~47 .lut_mask = 16'h3070;
defparam \cfg|Auto_Initialize|Ram0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~46 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~46_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [0])))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~46 .lut_mask = 16'h0CA8;
defparam \cfg|Auto_Initialize|Ram0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~4 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~4_combout  = (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ) # (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~4 .lut_mask = 16'hFF55;
defparam \cfg|Auto_Initialize|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~48 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~48_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & (((\cfg|Auto_Initialize|Ram0~46_combout ) # (\cfg|Auto_Initialize|data_out~4_combout )))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (\cfg|Auto_Initialize|Ram0~47_combout  & ((!\cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~47_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~46_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|data_out~4_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~48 .lut_mask = 16'hF0CA;
defparam \cfg|Auto_Initialize|Ram0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~45 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~45_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2])) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [0])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~45 .lut_mask = 16'h484C;
defparam \cfg|Auto_Initialize|Ram0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~50 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~50_combout  = (\cfg|Auto_Initialize|Ram0~48_combout  & (((!\cfg|Auto_Initialize|data_out~4_combout )) # (!\cfg|Auto_Initialize|Ram0~49_combout ))) # (!\cfg|Auto_Initialize|Ram0~48_combout  & 
// (((\cfg|Auto_Initialize|Ram0~45_combout  & \cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~49_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~48_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~45_combout ),
	.datad(\cfg|Auto_Initialize|data_out~4_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~50 .lut_mask = 16'h74CC;
defparam \cfg|Auto_Initialize|Ram0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~20 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~20_combout  = (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [3]))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [3]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~20 .lut_mask = 16'h0003;
defparam \cfg|Auto_Initialize|Ram0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~51 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~51_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # (!\cfg|Auto_Initialize|rom_address_counter [0])))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~51 .lut_mask = 16'h8908;
defparam \cfg|Auto_Initialize|Ram0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~52 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~52_combout  = \cfg|Auto_Initialize|rom_address_counter [2] $ (((\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~52 .lut_mask = 16'h5666;
defparam \cfg|Auto_Initialize|Ram0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~53 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~53_combout  = (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|data_out~4_combout  & ((!\cfg|Auto_Initialize|Ram0~52_combout ))) # (!\cfg|Auto_Initialize|data_out~4_combout  & 
// (\cfg|Auto_Initialize|Ram0~51_combout ))))

	.dataa(\cfg|Auto_Initialize|data_out~4_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~51_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|Ram0~52_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~53 .lut_mask = 16'h040E;
defparam \cfg|Auto_Initialize|Ram0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~54 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~54_combout  = (\cfg|Auto_Initialize|Ram0~53_combout ) # ((\cfg|Auto_Initialize|Ram0~20_combout  & (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [4])))

	.dataa(\cfg|Auto_Initialize|Ram0~20_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(\cfg|Auto_Initialize|Ram0~53_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~54 .lut_mask = 16'hF8F0;
defparam \cfg|Auto_Initialize|Ram0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out[2]~0 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[2]~0_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~54_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~50_combout ))

	.dataa(\cfg|Auto_Initialize|Ram0~50_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|Ram0~54_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2]~0 .lut_mask = 16'hEE22;
defparam \cfg|Auto_Initialize|data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~12 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~12_combout  = (\cfg|Auto_Initialize|rom_address_counter [4]) # ((\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [2]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~12 .lut_mask = 16'hFFA8;
defparam \cfg|Auto_Initialize|Ram0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~13 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~13_combout  = (!\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|Ram0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(\cfg|Auto_Initialize|Ram0~12_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~13 .lut_mask = 16'h000F;
defparam \cfg|Auto_Initialize|Ram0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out[3]~5 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[3]~5_combout  = ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ) # ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ))) # (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3]~5 .lut_mask = 16'hFFFD;
defparam \cfg|Auto_Initialize|data_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N9
dffeas \cfg|Auto_Initialize|data_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.asdata(\cfg|Auto_Initialize|Ram0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N16
cycloneive_lcell_comb \cfg|data_to_transfer[2]~feeder (
// Equation(s):
// \cfg|data_to_transfer[2]~feeder_combout  = \cfg|Auto_Initialize|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [2]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[2]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|Equal0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Equal0~1_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [4])

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Equal0~1 .lut_mask = 16'hCC00;
defparam \cfg|Auto_Initialize|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout  = (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (\cfg|Auto_Initialize|Equal0~0_combout  & 
// \cfg|Auto_Initialize|Equal0~1_combout )))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(\cfg|Auto_Initialize|Equal0~0_combout ),
	.datac(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.datad(\cfg|Auto_Initialize|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 .lut_mask = 16'hF4F0;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N31
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N17
dffeas \cfg|data_to_transfer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[2] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N2
cycloneive_lcell_comb \cfg|I2C_Controller|current_byte[2]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[2]~feeder_combout  = \cfg|data_to_transfer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|data_to_transfer [2]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2]~feeder .lut_mask = 16'hFF00;
defparam \cfg|I2C_Controller|current_byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N28
cycloneive_lcell_comb \cfg|I2C_Controller|always6~0 (
// Equation(s):
// \cfg|I2C_Controller|always6~0_combout  = (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always6~0 .lut_mask = 16'hF0FF;
defparam \cfg|I2C_Controller|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N3
dffeas \cfg|I2C_Controller|current_byte[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~74 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~74_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|data_out~4_combout  & !\cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~74 .lut_mask = 16'h0240;
defparam \cfg|Auto_Initialize|Ram0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~78 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~78_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~78 .lut_mask = 16'h2202;
defparam \cfg|Auto_Initialize|Ram0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~75 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~75_combout  = (\cfg|Auto_Initialize|data_out~4_combout  & (\cfg|Auto_Initialize|rom_address_counter [2] $ (((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [4]))))) # 
// (!\cfg|Auto_Initialize|data_out~4_combout  & (((\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~75 .lut_mask = 16'h903C;
defparam \cfg|Auto_Initialize|Ram0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~76 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~76_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [0])) # (!\cfg|Auto_Initialize|data_out~4_combout ))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] $ ((\cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~76 .lut_mask = 16'h3E9E;
defparam \cfg|Auto_Initialize|Ram0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~77 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~77_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|rom_address_counter [1])))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [1] & 
// (!\cfg|Auto_Initialize|Ram0~75_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|Ram0~76_combout )))))

	.dataa(\cfg|Auto_Initialize|Ram0~75_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|Ram0~76_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~77 .lut_mask = 16'hD0D3;
defparam \cfg|Auto_Initialize|Ram0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~79 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~79_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|Ram0~77_combout  & ((\cfg|Auto_Initialize|Ram0~78_combout ))) # (!\cfg|Auto_Initialize|Ram0~77_combout  & (\cfg|Auto_Initialize|Ram0~74_combout 
// )))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|Ram0~77_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~74_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~78_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|Ram0~77_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~79 .lut_mask = 16'hCFA0;
defparam \cfg|Auto_Initialize|Ram0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~13 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~13_combout  = (\cfg|Auto_Initialize|Ram0~20_combout  & (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|Ram0~20_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~13 .lut_mask = 16'h8000;
defparam \cfg|Auto_Initialize|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~73 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~73_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|data_out~4_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|data_out~4_combout ) # (\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~73 .lut_mask = 16'hF1BA;
defparam \cfg|Auto_Initialize|Ram0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~14 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~14_combout  = (\cfg|Auto_Initialize|data_out~13_combout ) # ((\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|Ram0~73_combout )))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~13_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~73_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~14 .lut_mask = 16'hF2F0;
defparam \cfg|Auto_Initialize|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~15 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~15_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ((\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|data_out~14_combout ))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~79_combout ))))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|Ram0~79_combout ),
	.datad(\cfg|Auto_Initialize|data_out~14_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~15 .lut_mask = 16'h5410;
defparam \cfg|Auto_Initialize|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N15
dffeas \cfg|Auto_Initialize|data_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N14
cycloneive_lcell_comb \cfg|data_to_transfer[3]~feeder (
// Equation(s):
// \cfg|data_to_transfer[3]~feeder_combout  = \cfg|Auto_Initialize|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [3]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[3]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N15
dffeas \cfg|data_to_transfer[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[3] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N23
dffeas \cfg|I2C_Controller|current_byte[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[3] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~65 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~65_combout  = (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [1] $ (\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~65 .lut_mask = 16'h0104;
defparam \cfg|Auto_Initialize|Ram0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~10 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~10_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|Ram0~20_combout )))) # (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((\cfg|Auto_Initialize|Ram0~65_combout ))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(\cfg|Auto_Initialize|Ram0~65_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~20_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~10 .lut_mask = 16'hD850;
defparam \cfg|Auto_Initialize|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~66 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~66_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [0]))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1])))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # ((\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~66 .lut_mask = 16'h1FB8;
defparam \cfg|Auto_Initialize|Ram0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~11 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~11_combout  = (\cfg|Auto_Initialize|data_out~4_combout  & (((!\cfg|Auto_Initialize|Ram0~66_combout  & !\cfg|Auto_Initialize|rom_address_counter [4])))) # (!\cfg|Auto_Initialize|data_out~4_combout  & 
// (\cfg|Auto_Initialize|data_out~10_combout ))

	.dataa(\cfg|Auto_Initialize|data_out~10_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~66_combout ),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~11 .lut_mask = 16'h0A3A;
defparam \cfg|Auto_Initialize|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~68 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~68_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|data_out~4_combout ))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|data_out~4_combout ) # (!\cfg|Auto_Initialize|rom_address_counter [0]))))) # (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|data_out~4_combout ) # 
// ((\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~68 .lut_mask = 16'hF87E;
defparam \cfg|Auto_Initialize|Ram0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~69 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~69_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|data_out~4_combout ))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|data_out~4_combout  & !\cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~69 .lut_mask = 16'h088C;
defparam \cfg|Auto_Initialize|Ram0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~70 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~70_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & (((\cfg|Auto_Initialize|rom_address_counter [3])) # (!\cfg|Auto_Initialize|Ram0~68_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (((!\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|Ram0~69_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~68_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|Ram0~69_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~70 .lut_mask = 16'hC7C4;
defparam \cfg|Auto_Initialize|Ram0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~71 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~71_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|data_out~4_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [0]))))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|data_out~4_combout  & (!\cfg|Auto_Initialize|rom_address_counter [4])) # (!\cfg|Auto_Initialize|data_out~4_combout  & 
// ((\cfg|Auto_Initialize|rom_address_counter [0])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~71 .lut_mask = 16'h93D4;
defparam \cfg|Auto_Initialize|Ram0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~67 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~67_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|data_out~4_combout  $ (((\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [0]))))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~67 .lut_mask = 16'h29A0;
defparam \cfg|Auto_Initialize|Ram0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y69_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~72 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~72_combout  = (\cfg|Auto_Initialize|Ram0~70_combout  & ((\cfg|Auto_Initialize|Ram0~71_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [3])))) # (!\cfg|Auto_Initialize|Ram0~70_combout  & 
// (((\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|Ram0~67_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~70_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~71_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|Ram0~67_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~72 .lut_mask = 16'hDA8A;
defparam \cfg|Auto_Initialize|Ram0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~12 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~12_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ((\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|data_out~11_combout )) # (!\cfg|Auto_Initialize|rom_address_counter 
// [5] & ((\cfg|Auto_Initialize|Ram0~72_combout )))))

	.dataa(\cfg|Auto_Initialize|data_out~11_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~72_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~12 .lut_mask = 16'h00AC;
defparam \cfg|Auto_Initialize|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N13
dffeas \cfg|Auto_Initialize|data_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N8
cycloneive_lcell_comb \cfg|data_to_transfer[0]~feeder (
// Equation(s):
// \cfg|data_to_transfer[0]~feeder_combout  = \cfg|Auto_Initialize|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [0]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[0]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N9
dffeas \cfg|data_to_transfer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N25
dffeas \cfg|I2C_Controller|current_byte[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~63 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~63_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [4])) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((\cfg|Auto_Initialize|rom_address_counter [4])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~63 .lut_mask = 16'h55A0;
defparam \cfg|Auto_Initialize|Ram0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~59 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~59_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [4]))))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [4]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~59 .lut_mask = 16'h9588;
defparam \cfg|Auto_Initialize|Ram0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~60 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~60_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [1])))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [4])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~60 .lut_mask = 16'hD9EA;
defparam \cfg|Auto_Initialize|Ram0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~61 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~61_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1])) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (!\cfg|Auto_Initialize|rom_address_counter [1]))))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # ((\cfg|Auto_Initialize|rom_address_counter [4]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~61 .lut_mask = 16'hD7E6;
defparam \cfg|Auto_Initialize|Ram0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~62 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~62_combout  = (\cfg|Auto_Initialize|rom_address_counter [0] & (((\cfg|Auto_Initialize|data_out~4_combout )) # (!\cfg|Auto_Initialize|Ram0~60_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (((!\cfg|Auto_Initialize|Ram0~61_combout  & !\cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(\cfg|Auto_Initialize|Ram0~60_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~61_combout ),
	.datad(\cfg|Auto_Initialize|data_out~4_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~62 .lut_mask = 16'hAA27;
defparam \cfg|Auto_Initialize|Ram0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~64 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~64_combout  = (\cfg|Auto_Initialize|Ram0~62_combout  & (((!\cfg|Auto_Initialize|data_out~4_combout )) # (!\cfg|Auto_Initialize|Ram0~63_combout ))) # (!\cfg|Auto_Initialize|Ram0~62_combout  & 
// (((\cfg|Auto_Initialize|Ram0~59_combout  & \cfg|Auto_Initialize|data_out~4_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~63_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~59_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~62_combout ),
	.datad(\cfg|Auto_Initialize|data_out~4_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~64 .lut_mask = 16'h5CF0;
defparam \cfg|Auto_Initialize|Ram0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~55 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~55_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|data_out~4_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [3]))) # (!\cfg|Auto_Initialize|data_out~4_combout  & 
// ((\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [2]))))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [2] $ (((!\cfg|Auto_Initialize|data_out~4_combout  & 
// \cfg|Auto_Initialize|rom_address_counter [3])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [3]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~55 .lut_mask = 16'h4BE6;
defparam \cfg|Auto_Initialize|Ram0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~56 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~56_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [3]))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|data_out~4_combout  & !\cfg|Auto_Initialize|rom_address_counter [3]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [3]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~56 .lut_mask = 16'h8840;
defparam \cfg|Auto_Initialize|Ram0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~57 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~57_combout  = (\cfg|Auto_Initialize|rom_address_counter [0] & (((\cfg|Auto_Initialize|rom_address_counter [4])) # (!\cfg|Auto_Initialize|Ram0~55_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (((\cfg|Auto_Initialize|Ram0~56_combout  & !\cfg|Auto_Initialize|rom_address_counter [4]))))

	.dataa(\cfg|Auto_Initialize|Ram0~55_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(\cfg|Auto_Initialize|Ram0~56_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~57 .lut_mask = 16'hCC74;
defparam \cfg|Auto_Initialize|Ram0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~58 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~58_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~20_combout  & (\cfg|Auto_Initialize|Ram0~57_combout  $ (!\cfg|Auto_Initialize|data_out~4_combout )))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~57_combout ))

	.dataa(\cfg|Auto_Initialize|Ram0~57_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~20_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~58 .lut_mask = 16'hA622;
defparam \cfg|Auto_Initialize|Ram0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~9 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~9_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ((\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~58_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [5] 
// & (\cfg|Auto_Initialize|Ram0~64_combout ))))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datab(\cfg|Auto_Initialize|Ram0~64_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(\cfg|Auto_Initialize|Ram0~58_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~9 .lut_mask = 16'h5404;
defparam \cfg|Auto_Initialize|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N11
dffeas \cfg|Auto_Initialize|data_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N28
cycloneive_lcell_comb \cfg|data_to_transfer[1]~feeder (
// Equation(s):
// \cfg|data_to_transfer[1]~feeder_combout  = \cfg|Auto_Initialize|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [1]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[1]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N29
dffeas \cfg|data_to_transfer[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[1] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N6
cycloneive_lcell_comb \cfg|I2C_Controller|current_byte[1]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[1]~feeder_combout  = \cfg|data_to_transfer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|data_to_transfer [1]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_byte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1]~feeder .lut_mask = 16'hFF00;
defparam \cfg|I2C_Controller|current_byte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N7
dffeas \cfg|I2C_Controller|current_byte[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N24
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~3 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~3_combout  = (\cfg|I2C_Controller|current_bit [1] & (\cfg|I2C_Controller|current_bit [0])) # (!\cfg|I2C_Controller|current_bit [1] & ((\cfg|I2C_Controller|current_bit [0] & ((\cfg|I2C_Controller|current_byte [1]))) # 
// (!\cfg|I2C_Controller|current_bit [0] & (\cfg|I2C_Controller|current_byte [0]))))

	.dataa(\cfg|I2C_Controller|current_bit [1]),
	.datab(\cfg|I2C_Controller|current_bit [0]),
	.datac(\cfg|I2C_Controller|current_byte [0]),
	.datad(\cfg|I2C_Controller|current_byte [1]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~3 .lut_mask = 16'hDC98;
defparam \cfg|I2C_Controller|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N22
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~4 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~4_combout  = (\cfg|I2C_Controller|current_bit [1] & ((\cfg|I2C_Controller|Mux0~3_combout  & ((\cfg|I2C_Controller|current_byte [3]))) # (!\cfg|I2C_Controller|Mux0~3_combout  & (\cfg|I2C_Controller|current_byte [2])))) # 
// (!\cfg|I2C_Controller|current_bit [1] & (((\cfg|I2C_Controller|Mux0~3_combout ))))

	.dataa(\cfg|I2C_Controller|current_bit [1]),
	.datab(\cfg|I2C_Controller|current_byte [2]),
	.datac(\cfg|I2C_Controller|current_byte [3]),
	.datad(\cfg|I2C_Controller|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~4 .lut_mask = 16'hF588;
defparam \cfg|I2C_Controller|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N30
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~0 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~0_combout  = (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datad(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~0 .lut_mask = 16'h000F;
defparam \cfg|I2C_Controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~9 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~9_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]))))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & (((\cfg|Auto_Initialize|rom_address_counter [2]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~9 .lut_mask = 16'hDAF0;
defparam \cfg|Auto_Initialize|Ram0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~8 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~8_combout  = (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [2]))) # (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (\cfg|Auto_Initialize|rom_address_counter [5])))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [2])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~8 .lut_mask = 16'hE49A;
defparam \cfg|Auto_Initialize|Ram0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~10 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~10_combout  = (\cfg|Auto_Initialize|Ram0~8_combout  & (\cfg|Auto_Initialize|Ram0~9_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [5])))) # (!\cfg|Auto_Initialize|Ram0~8_combout  & 
// ((\cfg|Auto_Initialize|rom_address_counter [4] $ (\cfg|Auto_Initialize|rom_address_counter [5]))))

	.dataa(\cfg|Auto_Initialize|Ram0~9_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|Ram0~8_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~10 .lut_mask = 16'h03AC;
defparam \cfg|Auto_Initialize|Ram0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~11 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~11_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~9_combout ) # (\cfg|Auto_Initialize|Ram0~8_combout )))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~9_combout  & ((\cfg|Auto_Initialize|Ram0~8_combout ) # (\cfg|Auto_Initialize|rom_address_counter [5]))))

	.dataa(\cfg|Auto_Initialize|Ram0~9_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|Ram0~8_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~11 .lut_mask = 16'h22E8;
defparam \cfg|Auto_Initialize|Ram0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~81 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~81_combout  = \cfg|Auto_Initialize|Ram0~11_combout  $ (((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (\cfg|Auto_Initialize|Ram0~10_combout  & 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(\cfg|Auto_Initialize|Ram0~10_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~11_combout ),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~81 .lut_mask = 16'hF078;
defparam \cfg|Auto_Initialize|Ram0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~5 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~5_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [4])))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [5]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~5 .lut_mask = 16'hBCAC;
defparam \cfg|Auto_Initialize|Ram0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~6 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~6_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|rom_address_counter [4]))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [4])))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [4]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~6 .lut_mask = 16'h8FE0;
defparam \cfg|Auto_Initialize|Ram0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~7 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~7_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|Ram0~6_combout  $ (!\cfg|Auto_Initialize|Ram0~5_combout )))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|Ram0~6_combout )))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(\cfg|Auto_Initialize|Ram0~6_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~5_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~7 .lut_mask = 16'hE8CA;
defparam \cfg|Auto_Initialize|Ram0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y70_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~80 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~80_combout  = (\cfg|Auto_Initialize|Ram0~5_combout  & (!\cfg|Auto_Initialize|Ram0~7_combout  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ) # 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )))) # (!\cfg|Auto_Initialize|Ram0~5_combout  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (\cfg|Auto_Initialize|Ram0~7_combout  & 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q )))

	.dataa(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(\cfg|Auto_Initialize|Ram0~5_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~7_combout ),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~80 .lut_mask = 16'h0C24;
defparam \cfg|Auto_Initialize|Ram0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out[5]~1 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[5]~1_combout  = (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|Ram0~81_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|Ram0~80_combout )))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|Ram0~81_combout ),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|Ram0~80_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5]~1 .lut_mask = 16'hDD88;
defparam \cfg|Auto_Initialize|data_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N29
dffeas \cfg|Auto_Initialize|data_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out[5]~1_combout ),
	.asdata(\cfg|Auto_Initialize|Ram0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N11
dffeas \cfg|data_to_transfer[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[5] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N12
cycloneive_lcell_comb \cfg|I2C_Controller|current_byte[5]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[5]~feeder_combout  = \cfg|data_to_transfer [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|data_to_transfer [5]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5]~feeder .lut_mask = 16'hFF00;
defparam \cfg|I2C_Controller|current_byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N13
dffeas \cfg|I2C_Controller|current_byte[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~14 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~14_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~14 .lut_mask = 16'h8880;
defparam \cfg|Auto_Initialize|Ram0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~15 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~15_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [1])))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [3] $ (\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~15 .lut_mask = 16'h3042;
defparam \cfg|Auto_Initialize|Ram0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~16 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~16_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1]))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] $ (((\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~16 .lut_mask = 16'h7104;
defparam \cfg|Auto_Initialize|Ram0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~17 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~17_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~15_combout ) # ((\cfg|Auto_Initialize|data_out~4_combout )))) # (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((!\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|Ram0~16_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~15_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~16_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~17 .lut_mask = 16'hCBC8;
defparam \cfg|Auto_Initialize|Ram0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N20
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~18 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~18_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3])) # (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # 
// ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~18 .lut_mask = 16'h7776;
defparam \cfg|Auto_Initialize|Ram0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~19 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~19_combout  = (\cfg|Auto_Initialize|Ram0~17_combout  & (((\cfg|Auto_Initialize|Ram0~18_combout ) # (!\cfg|Auto_Initialize|data_out~4_combout )))) # (!\cfg|Auto_Initialize|Ram0~17_combout  & (\cfg|Auto_Initialize|Ram0~14_combout  
// & (\cfg|Auto_Initialize|data_out~4_combout )))

	.dataa(\cfg|Auto_Initialize|Ram0~14_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~17_combout ),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~18_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~19 .lut_mask = 16'hEC2C;
defparam \cfg|Auto_Initialize|Ram0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~21 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~21_combout  = (\cfg|Auto_Initialize|Ram0~20_combout  & (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|data_out~4_combout  & !\cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|Ram0~20_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~21 .lut_mask = 16'h0008;
defparam \cfg|Auto_Initialize|Ram0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~22 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~22_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [3])) # (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|rom_address_counter [0]))))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [1])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~22 .lut_mask = 16'h88A4;
defparam \cfg|Auto_Initialize|Ram0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~23 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~23_combout  = (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [3]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~23 .lut_mask = 16'h003F;
defparam \cfg|Auto_Initialize|Ram0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~24 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~24_combout  = (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~22_combout  & (!\cfg|Auto_Initialize|data_out~4_combout )) # (!\cfg|Auto_Initialize|Ram0~22_combout  & 
// (\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|Ram0~23_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~22_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~23_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~24 .lut_mask = 16'h1202;
defparam \cfg|Auto_Initialize|Ram0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~25 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~25_combout  = (\cfg|Auto_Initialize|Ram0~21_combout ) # (\cfg|Auto_Initialize|Ram0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cfg|Auto_Initialize|Ram0~21_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~24_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~25 .lut_mask = 16'hFFF0;
defparam \cfg|Auto_Initialize|Ram0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out[6]~2 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[6]~2_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~25_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~19_combout ))

	.dataa(\cfg|Auto_Initialize|Ram0~19_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|Ram0~25_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6]~2 .lut_mask = 16'hEE22;
defparam \cfg|Auto_Initialize|data_out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~26 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~26_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|Ram0~4_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~12_combout )))

	.dataa(gnd),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|Ram0~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~12_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~26 .lut_mask = 16'h3F0C;
defparam \cfg|Auto_Initialize|Ram0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N25
dffeas \cfg|Auto_Initialize|data_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out[6]~2_combout ),
	.asdata(\cfg|Auto_Initialize|Ram0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N18
cycloneive_lcell_comb \cfg|data_to_transfer[6]~feeder (
// Equation(s):
// \cfg|data_to_transfer[6]~feeder_combout  = \cfg|Auto_Initialize|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [6]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[6]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N19
dffeas \cfg|data_to_transfer[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[6] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N20
cycloneive_lcell_comb \cfg|I2C_Controller|current_byte[6]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[6]~feeder_combout  = \cfg|data_to_transfer [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|data_to_transfer [6]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|current_byte[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6]~feeder .lut_mask = 16'hFF00;
defparam \cfg|I2C_Controller|current_byte[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N21
dffeas \cfg|I2C_Controller|current_byte[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|I2C_Controller|current_byte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~27 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~27_combout  = ((\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [1])) # (!\cfg|Auto_Initialize|rom_address_counter [3])

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~27 .lut_mask = 16'hB3B3;
defparam \cfg|Auto_Initialize|Ram0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~28 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~28_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [3] $ (\cfg|Auto_Initialize|rom_address_counter [0])))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~28 .lut_mask = 16'h0528;
defparam \cfg|Auto_Initialize|Ram0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~29 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~29_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1])))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [3]))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~29 .lut_mask = 16'hEEE4;
defparam \cfg|Auto_Initialize|Ram0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N16
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~30 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~30_combout  = (\cfg|Auto_Initialize|data_out~4_combout  & (((\cfg|Auto_Initialize|rom_address_counter [4])))) # (!\cfg|Auto_Initialize|data_out~4_combout  & ((\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~28_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|Ram0~29_combout )))))

	.dataa(\cfg|Auto_Initialize|data_out~4_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~28_combout ),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|Ram0~29_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~30 .lut_mask = 16'hE0E5;
defparam \cfg|Auto_Initialize|Ram0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N18
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~31 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~31_combout  = (\cfg|Auto_Initialize|rom_address_counter [2]) # ((\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [1]))) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [1]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~31 .lut_mask = 16'hBBFE;
defparam \cfg|Auto_Initialize|Ram0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N28
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~32 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~32_combout  = (\cfg|Auto_Initialize|Ram0~30_combout  & (((\cfg|Auto_Initialize|Ram0~31_combout ) # (!\cfg|Auto_Initialize|data_out~4_combout )))) # (!\cfg|Auto_Initialize|Ram0~30_combout  & (!\cfg|Auto_Initialize|Ram0~27_combout  
// & (\cfg|Auto_Initialize|data_out~4_combout )))

	.dataa(\cfg|Auto_Initialize|Ram0~27_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~30_combout ),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~31_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~32 .lut_mask = 16'hDC1C;
defparam \cfg|Auto_Initialize|Ram0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~33 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~33_combout  = (\cfg|Auto_Initialize|data_out~4_combout  & (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (!\cfg|Auto_Initialize|data_out~4_combout  & (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [1]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~33 .lut_mask = 16'h0B40;
defparam \cfg|Auto_Initialize|Ram0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~34 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~34_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] $ (((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|data_out~4_combout ))))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|data_out~4_combout  & \cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~34 .lut_mask = 16'h42A8;
defparam \cfg|Auto_Initialize|Ram0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~35 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~35_combout  = (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|Ram0~33_combout )) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((\cfg|Auto_Initialize|Ram0~34_combout )))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|Ram0~33_combout ),
	.datad(\cfg|Auto_Initialize|Ram0~34_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~35 .lut_mask = 16'h3120;
defparam \cfg|Auto_Initialize|Ram0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y69_N12
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~36 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~36_combout  = (\cfg|Auto_Initialize|Ram0~35_combout ) # ((\cfg|Auto_Initialize|Ram0~20_combout  & (!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [4])))

	.dataa(\cfg|Auto_Initialize|Ram0~20_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(\cfg|Auto_Initialize|Ram0~35_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [4]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~36 .lut_mask = 16'hF2F0;
defparam \cfg|Auto_Initialize|Ram0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y69_N22
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out[4]~3 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[4]~3_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~36_combout ))) # (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~32_combout ))

	.dataa(\cfg|Auto_Initialize|Ram0~32_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|Ram0~36_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4]~3 .lut_mask = 16'hEE22;
defparam \cfg|Auto_Initialize|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y69_N23
dffeas \cfg|Auto_Initialize|data_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out[4]~3_combout ),
	.asdata(\cfg|Auto_Initialize|Ram0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N4
cycloneive_lcell_comb \cfg|data_to_transfer[4]~feeder (
// Equation(s):
// \cfg|data_to_transfer[4]~feeder_combout  = \cfg|Auto_Initialize|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [4]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[4]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N5
dffeas \cfg|data_to_transfer[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[4] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N1
dffeas \cfg|I2C_Controller|current_byte[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N0
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~1 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~1_combout  = (\cfg|I2C_Controller|current_bit [1] & ((\cfg|I2C_Controller|current_byte [6]) # ((\cfg|I2C_Controller|current_bit [0])))) # (!\cfg|I2C_Controller|current_bit [1] & (((\cfg|I2C_Controller|current_byte [4] & 
// !\cfg|I2C_Controller|current_bit [0]))))

	.dataa(\cfg|I2C_Controller|current_bit [1]),
	.datab(\cfg|I2C_Controller|current_byte [6]),
	.datac(\cfg|I2C_Controller|current_byte [4]),
	.datad(\cfg|I2C_Controller|current_bit [0]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~1 .lut_mask = 16'hAAD8;
defparam \cfg|I2C_Controller|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N30
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~43 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~43_combout  = (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~43 .lut_mask = 16'h0E0A;
defparam \cfg|Auto_Initialize|Ram0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N10
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~41 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~41_combout  = (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [1] $ (((\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [0])))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~41 .lut_mask = 16'h6030;
defparam \cfg|Auto_Initialize|Ram0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~40 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~40_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & (((!\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [0])) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) # 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [4]))) # (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [3]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~40 .lut_mask = 16'h476E;
defparam \cfg|Auto_Initialize|Ram0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N4
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~42 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~42_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|Ram0~40_combout )))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|Ram0~41_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [5]))))

	.dataa(\cfg|Auto_Initialize|Ram0~41_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(\cfg|Auto_Initialize|Ram0~40_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~42 .lut_mask = 16'hCC2E;
defparam \cfg|Auto_Initialize|Ram0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N26
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~39 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~39_combout  = (\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [0]) # ((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [4])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~39 .lut_mask = 16'hFFEA;
defparam \cfg|Auto_Initialize|Ram0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N14
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~44 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~44_combout  = (\cfg|Auto_Initialize|Ram0~42_combout  & ((\cfg|Auto_Initialize|Ram0~43_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5])))) # (!\cfg|Auto_Initialize|Ram0~42_combout  & 
// (((!\cfg|Auto_Initialize|Ram0~39_combout  & \cfg|Auto_Initialize|rom_address_counter [5]))))

	.dataa(\cfg|Auto_Initialize|Ram0~43_combout ),
	.datab(\cfg|Auto_Initialize|Ram0~42_combout ),
	.datac(\cfg|Auto_Initialize|Ram0~39_combout ),
	.datad(\cfg|Auto_Initialize|rom_address_counter [5]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~44 .lut_mask = 16'h8BCC;
defparam \cfg|Auto_Initialize|Ram0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N6
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~38 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~38_combout  = (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4])) # (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [0]))))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~38 .lut_mask = 16'h4808;
defparam \cfg|Auto_Initialize|Ram0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N2
cycloneive_lcell_comb \cfg|Auto_Initialize|Ram0~37 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~37_combout  = (\cfg|Auto_Initialize|rom_address_counter [3]) # ((\cfg|Auto_Initialize|rom_address_counter [4]) # ((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [0])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(\cfg|Auto_Initialize|rom_address_counter [0]),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~37 .lut_mask = 16'hFEEE;
defparam \cfg|Auto_Initialize|Ram0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N24
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~6 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~6_combout  = (\cfg|Auto_Initialize|rom_address_counter [5] & (((!\cfg|Auto_Initialize|Ram0~37_combout )))) # (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|rom_address_counter [3])))

	.dataa(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(\cfg|Auto_Initialize|Ram0~37_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~6 .lut_mask = 16'h40EA;
defparam \cfg|Auto_Initialize|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y70_N0
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~7 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~7_combout  = (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|Ram0~38_combout  & (!\cfg|Auto_Initialize|rom_address_counter [5]))) # (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (((\cfg|Auto_Initialize|data_out~6_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~38_combout ),
	.datab(\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(\cfg|Auto_Initialize|data_out~6_combout ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~7 .lut_mask = 16'h2F20;
defparam \cfg|Auto_Initialize|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y70_N8
cycloneive_lcell_comb \cfg|Auto_Initialize|data_out~8 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~8_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ((\cfg|Auto_Initialize|data_out~4_combout  & ((\cfg|Auto_Initialize|data_out~7_combout ))) # (!\cfg|Auto_Initialize|data_out~4_combout  & 
// (\cfg|Auto_Initialize|Ram0~44_combout ))))

	.dataa(\cfg|Auto_Initialize|Ram0~44_combout ),
	.datab(\cfg|Auto_Initialize|data_out~4_combout ),
	.datac(\cfg|Auto_Initialize|data_out~7_combout ),
	.datad(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.cin(gnd),
	.combout(\cfg|Auto_Initialize|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~8 .lut_mask = 16'h00E2;
defparam \cfg|Auto_Initialize|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y70_N9
dffeas \cfg|Auto_Initialize|data_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|Auto_Initialize|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N26
cycloneive_lcell_comb \cfg|data_to_transfer[7]~feeder (
// Equation(s):
// \cfg|data_to_transfer[7]~feeder_combout  = \cfg|Auto_Initialize|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cfg|Auto_Initialize|data_out [7]),
	.cin(gnd),
	.combout(\cfg|data_to_transfer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|data_to_transfer[7]~feeder .lut_mask = 16'hFF00;
defparam \cfg|data_to_transfer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y69_N27
dffeas \cfg|data_to_transfer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\cfg|data_to_transfer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[7] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y69_N31
dffeas \cfg|I2C_Controller|current_byte[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y69_N30
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~2 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~2_combout  = (\cfg|I2C_Controller|Mux0~1_combout  & (((\cfg|I2C_Controller|current_byte [7]) # (!\cfg|I2C_Controller|current_bit [0])))) # (!\cfg|I2C_Controller|Mux0~1_combout  & (\cfg|I2C_Controller|current_byte [5] & 
// ((\cfg|I2C_Controller|current_bit [0]))))

	.dataa(\cfg|I2C_Controller|current_byte [5]),
	.datab(\cfg|I2C_Controller|Mux0~1_combout ),
	.datac(\cfg|I2C_Controller|current_byte [7]),
	.datad(\cfg|I2C_Controller|current_bit [0]),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~2 .lut_mask = 16'hE2CC;
defparam \cfg|I2C_Controller|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N2
cycloneive_lcell_comb \cfg|I2C_Controller|Mux0~5 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~5_combout  = (\cfg|I2C_Controller|Mux0~0_combout  & ((\cfg|I2C_Controller|current_bit [2] & ((\cfg|I2C_Controller|Mux0~2_combout ))) # (!\cfg|I2C_Controller|current_bit [2] & (\cfg|I2C_Controller|Mux0~4_combout ))))

	.dataa(\cfg|I2C_Controller|Mux0~4_combout ),
	.datab(\cfg|I2C_Controller|current_bit [2]),
	.datac(\cfg|I2C_Controller|Mux0~0_combout ),
	.datad(\cfg|I2C_Controller|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~5 .lut_mask = 16'hE020;
defparam \cfg|I2C_Controller|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y70_N14
cycloneive_lcell_comb \cfg|I2C_Controller|i2c_sdata~1 (
// Equation(s):
// \cfg|I2C_Controller|i2c_sdata~1_combout  = (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) # ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ))

	.dataa(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datab(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datac(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \cfg|I2C_Controller|i2c_sdata~1 .lut_mask = 16'hFEFE;
defparam \cfg|I2C_Controller|i2c_sdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \pll_inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
cycloneive_lcell_comb \U2|C3|C3|count[0]~2 (
// Equation(s):
// \U2|C3|C3|count[0]~2_combout  = (!\U2|C3|C3|LessThan0~0_combout  & (\U2|C3|C3|count [0] $ (\U2|C3|C3|state.transmision~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|LessThan0~0_combout ),
	.datac(\U2|C3|C3|count [0]),
	.datad(\U2|C3|C3|state.transmision~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|count[0]~2 .lut_mask = 16'h0330;
defparam \U2|C3|C3|count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N1
dffeas \U2|C3|C3|count[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|count[0] .is_wysiwyg = "true";
defparam \U2|C3|C3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N14
cycloneive_lcell_comb \U2|C3|C3|count[1]~3 (
// Equation(s):
// \U2|C3|C3|count[1]~3_combout  = (!\U2|C3|C3|LessThan0~0_combout  & (\U2|C3|C3|count [1] $ (((\U2|C3|C3|state.transmision~q  & \U2|C3|C3|count [0])))))

	.dataa(\U2|C3|C3|state.transmision~q ),
	.datab(\U2|C3|C3|count [0]),
	.datac(\U2|C3|C3|count [1]),
	.datad(\U2|C3|C3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U2|C3|C3|count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|count[1]~3 .lut_mask = 16'h0078;
defparam \U2|C3|C3|count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N15
dffeas \U2|C3|C3|count[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|count[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|count[1] .is_wysiwyg = "true";
defparam \U2|C3|C3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N2
cycloneive_lcell_comb \U2|C3|C3|LessThan0~1 (
// Equation(s):
// \U2|C3|C3|LessThan0~1_combout  = (!\U2|C3|C3|count [0]) # (!\U2|C3|C3|count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C3|C3|count [1]),
	.datad(\U2|C3|C3|count [0]),
	.cin(gnd),
	.combout(\U2|C3|C3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|LessThan0~1 .lut_mask = 16'h0FFF;
defparam \U2|C3|C3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
cycloneive_lcell_comb \U2|C3|C3|count[2]~1 (
// Equation(s):
// \U2|C3|C3|count[2]~1_combout  = (!\U2|C3|C3|count [3] & (\U2|C3|C3|count [2] $ (((!\U2|C3|C3|LessThan0~1_combout  & \U2|C3|C3|state.transmision~q )))))

	.dataa(\U2|C3|C3|count [3]),
	.datab(\U2|C3|C3|LessThan0~1_combout ),
	.datac(\U2|C3|C3|count [2]),
	.datad(\U2|C3|C3|state.transmision~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|count[2]~1 .lut_mask = 16'h4150;
defparam \U2|C3|C3|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N23
dffeas \U2|C3|C3|count[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|count[2] .is_wysiwyg = "true";
defparam \U2|C3|C3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N12
cycloneive_lcell_comb \U2|C3|C3|count[3]~0 (
// Equation(s):
// \U2|C3|C3|count[3]~0_combout  = (\U2|C3|C3|count [2] & (!\U2|C3|C3|LessThan0~1_combout  & (!\U2|C3|C3|count [3] & \U2|C3|C3|state.transmision~q ))) # (!\U2|C3|C3|count [2] & (\U2|C3|C3|LessThan0~1_combout  & (\U2|C3|C3|count [3])))

	.dataa(\U2|C3|C3|count [2]),
	.datab(\U2|C3|C3|LessThan0~1_combout ),
	.datac(\U2|C3|C3|count [3]),
	.datad(\U2|C3|C3|state.transmision~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|count[3]~0 .lut_mask = 16'h4240;
defparam \U2|C3|C3|count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N13
dffeas \U2|C3|C3|count[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|count[3] .is_wysiwyg = "true";
defparam \U2|C3|C3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N16
cycloneive_lcell_comb \U2|C3|C3|LessThan0~0 (
// Equation(s):
// \U2|C3|C3|LessThan0~0_combout  = (\U2|C3|C3|count [3] & ((\U2|C3|C3|count [2]) # ((\U2|C3|C3|count [1] & \U2|C3|C3|count [0]))))

	.dataa(\U2|C3|C3|count [3]),
	.datab(\U2|C3|C3|count [1]),
	.datac(\U2|C3|C3|count [2]),
	.datad(\U2|C3|C3|count [0]),
	.cin(gnd),
	.combout(\U2|C3|C3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|LessThan0~0 .lut_mask = 16'hA8A0;
defparam \U2|C3|C3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[0]~9 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[0]~9_combout  = \U2|C1|U1|b1_cntw_r [0] $ (VCC)
// \U2|C1|U1|b1_cntw_r[0]~10  = CARRY(\U2|C1|U1|b1_cntw_r [0])

	.dataa(\U2|C1|U1|b1_cntw_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_cntw_r[0]~9_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[0]~10 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[0]~9 .lut_mask = 16'h55AA;
defparam \U2|C1|U1|b1_cntw_r[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[6]~13 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[6]~13_combout  = ((!\KEY[0]~input_o ) # (!\U2|C1|U1|Equal5~2_combout )) # (!\U2|C1|U1|b1_txcrun_r~q )

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_txcrun_r~q ),
	.datac(\U2|C1|U1|Equal5~2_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[6]~13 .lut_mask = 16'h3FFF;
defparam \U2|C1|U1|b1_cntw_r[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N7
dffeas \U2|C1|U1|b1_cntw_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N8
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[1]~11 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[1]~11_combout  = (\U2|C1|U1|b1_cntw_r [1] & (!\U2|C1|U1|b1_cntw_r[0]~10 )) # (!\U2|C1|U1|b1_cntw_r [1] & ((\U2|C1|U1|b1_cntw_r[0]~10 ) # (GND)))
// \U2|C1|U1|b1_cntw_r[1]~12  = CARRY((!\U2|C1|U1|b1_cntw_r[0]~10 ) # (!\U2|C1|U1|b1_cntw_r [1]))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntw_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[0]~10 ),
	.combout(\U2|C1|U1|b1_cntw_r[1]~11_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[1]~12 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[1]~11 .lut_mask = 16'h3C3F;
defparam \U2|C1|U1|b1_cntw_r[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N9
dffeas \U2|C1|U1|b1_cntw_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[2]~14 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[2]~14_combout  = (\U2|C1|U1|b1_cntw_r [2] & (\U2|C1|U1|b1_cntw_r[1]~12  $ (GND))) # (!\U2|C1|U1|b1_cntw_r [2] & (!\U2|C1|U1|b1_cntw_r[1]~12  & VCC))
// \U2|C1|U1|b1_cntw_r[2]~15  = CARRY((\U2|C1|U1|b1_cntw_r [2] & !\U2|C1|U1|b1_cntw_r[1]~12 ))

	.dataa(\U2|C1|U1|b1_cntw_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[1]~12 ),
	.combout(\U2|C1|U1|b1_cntw_r[2]~14_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[2]~15 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[2]~14 .lut_mask = 16'hA50A;
defparam \U2|C1|U1|b1_cntw_r[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N11
dffeas \U2|C1|U1|b1_cntw_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[3]~16 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[3]~16_combout  = (\U2|C1|U1|b1_cntw_r [3] & (!\U2|C1|U1|b1_cntw_r[2]~15 )) # (!\U2|C1|U1|b1_cntw_r [3] & ((\U2|C1|U1|b1_cntw_r[2]~15 ) # (GND)))
// \U2|C1|U1|b1_cntw_r[3]~17  = CARRY((!\U2|C1|U1|b1_cntw_r[2]~15 ) # (!\U2|C1|U1|b1_cntw_r [3]))

	.dataa(\U2|C1|U1|b1_cntw_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[2]~15 ),
	.combout(\U2|C1|U1|b1_cntw_r[3]~16_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[3]~17 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[3]~16 .lut_mask = 16'h5A5F;
defparam \U2|C1|U1|b1_cntw_r[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N13
dffeas \U2|C1|U1|b1_cntw_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N14
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[4]~18 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[4]~18_combout  = (\U2|C1|U1|b1_cntw_r [4] & (\U2|C1|U1|b1_cntw_r[3]~17  $ (GND))) # (!\U2|C1|U1|b1_cntw_r [4] & (!\U2|C1|U1|b1_cntw_r[3]~17  & VCC))
// \U2|C1|U1|b1_cntw_r[4]~19  = CARRY((\U2|C1|U1|b1_cntw_r [4] & !\U2|C1|U1|b1_cntw_r[3]~17 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntw_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[3]~17 ),
	.combout(\U2|C1|U1|b1_cntw_r[4]~18_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[4]~19 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[4]~18 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b1_cntw_r[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N15
dffeas \U2|C1|U1|b1_cntw_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N16
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[5]~20 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[5]~20_combout  = (\U2|C1|U1|b1_cntw_r [5] & (!\U2|C1|U1|b1_cntw_r[4]~19 )) # (!\U2|C1|U1|b1_cntw_r [5] & ((\U2|C1|U1|b1_cntw_r[4]~19 ) # (GND)))
// \U2|C1|U1|b1_cntw_r[5]~21  = CARRY((!\U2|C1|U1|b1_cntw_r[4]~19 ) # (!\U2|C1|U1|b1_cntw_r [5]))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntw_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[4]~19 ),
	.combout(\U2|C1|U1|b1_cntw_r[5]~20_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[5]~21 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[5]~20 .lut_mask = 16'h3C3F;
defparam \U2|C1|U1|b1_cntw_r[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N17
dffeas \U2|C1|U1|b1_cntw_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N18
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[6]~22 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[6]~22_combout  = (\U2|C1|U1|b1_cntw_r [6] & (\U2|C1|U1|b1_cntw_r[5]~21  $ (GND))) # (!\U2|C1|U1|b1_cntw_r [6] & (!\U2|C1|U1|b1_cntw_r[5]~21  & VCC))
// \U2|C1|U1|b1_cntw_r[6]~23  = CARRY((\U2|C1|U1|b1_cntw_r [6] & !\U2|C1|U1|b1_cntw_r[5]~21 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntw_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[5]~21 ),
	.combout(\U2|C1|U1|b1_cntw_r[6]~22_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[6]~23 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[6]~22 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b1_cntw_r[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N19
dffeas \U2|C1|U1|b1_cntw_r[6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[6] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N20
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[7]~24 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[7]~24_combout  = (\U2|C1|U1|b1_cntw_r [7] & (!\U2|C1|U1|b1_cntw_r[6]~23 )) # (!\U2|C1|U1|b1_cntw_r [7] & ((\U2|C1|U1|b1_cntw_r[6]~23 ) # (GND)))
// \U2|C1|U1|b1_cntw_r[7]~25  = CARRY((!\U2|C1|U1|b1_cntw_r[6]~23 ) # (!\U2|C1|U1|b1_cntw_r [7]))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntw_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntw_r[6]~23 ),
	.combout(\U2|C1|U1|b1_cntw_r[7]~24_combout ),
	.cout(\U2|C1|U1|b1_cntw_r[7]~25 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[7]~24 .lut_mask = 16'h3C3F;
defparam \U2|C1|U1|b1_cntw_r[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N21
dffeas \U2|C1|U1|b1_cntw_r[7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[7] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N26
cycloneive_lcell_comb \U2|C1|U1|Equal5~1 (
// Equation(s):
// \U2|C1|U1|Equal5~1_combout  = (((\U2|C1|U1|b1_cntw_r [6]) # (!\U2|C1|U1|b1_cntw_r [4])) # (!\U2|C1|U1|b1_cntw_r [5])) # (!\U2|C1|U1|b1_cntw_r [7])

	.dataa(\U2|C1|U1|b1_cntw_r [7]),
	.datab(\U2|C1|U1|b1_cntw_r [5]),
	.datac(\U2|C1|U1|b1_cntw_r [4]),
	.datad(\U2|C1|U1|b1_cntw_r [6]),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal5~1 .lut_mask = 16'hFF7F;
defparam \U2|C1|U1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
cycloneive_lcell_comb \U2|C1|U1|b1_cntw_r[8]~26 (
// Equation(s):
// \U2|C1|U1|b1_cntw_r[8]~26_combout  = \U2|C1|U1|b1_cntw_r [8] $ (!\U2|C1|U1|b1_cntw_r[7]~25 )

	.dataa(\U2|C1|U1|b1_cntw_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|C1|U1|b1_cntw_r[7]~25 ),
	.combout(\U2|C1|U1|b1_cntw_r[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[8]~26 .lut_mask = 16'hA5A5;
defparam \U2|C1|U1|b1_cntw_r[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N23
dffeas \U2|C1|U1|b1_cntw_r[8] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntw_r[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntw_r[6]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntw_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntw_r[8] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntw_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
cycloneive_lcell_comb \U2|C1|U1|Equal5~0 (
// Equation(s):
// \U2|C1|U1|Equal5~0_combout  = (\U2|C1|U1|b1_cntw_r [2]) # ((\U2|C1|U1|b1_cntw_r [3]) # ((\U2|C1|U1|b1_cntw_r [1]) # (!\U2|C1|U1|b1_cntw_r [0])))

	.dataa(\U2|C1|U1|b1_cntw_r [2]),
	.datab(\U2|C1|U1|b1_cntw_r [3]),
	.datac(\U2|C1|U1|b1_cntw_r [1]),
	.datad(\U2|C1|U1|b1_cntw_r [0]),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal5~0 .lut_mask = 16'hFEFF;
defparam \U2|C1|U1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
cycloneive_lcell_comb \U2|C1|U1|Equal5~2 (
// Equation(s):
// \U2|C1|U1|Equal5~2_combout  = (\U2|C1|U1|Equal5~1_combout ) # ((\U2|C1|U1|Equal5~0_combout ) # (!\U2|C1|U1|b1_cntw_r [8]))

	.dataa(\U2|C1|U1|Equal5~1_combout ),
	.datab(gnd),
	.datac(\U2|C1|U1|b1_cntw_r [8]),
	.datad(\U2|C1|U1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal5~2 .lut_mask = 16'hFFAF;
defparam \U2|C1|U1|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneive_lcell_comb \U2|C1|U1|b1_cntb_r[0]~4 (
// Equation(s):
// \U2|C1|U1|b1_cntb_r[0]~4_combout  = (\U2|C1|U1|Equal5~2_combout  & (\U2|C1|U1|b1_cntb_r [0] & VCC)) # (!\U2|C1|U1|Equal5~2_combout  & (\U2|C1|U1|b1_cntb_r [0] $ (VCC)))
// \U2|C1|U1|b1_cntb_r[0]~5  = CARRY((!\U2|C1|U1|Equal5~2_combout  & \U2|C1|U1|b1_cntb_r [0]))

	.dataa(\U2|C1|U1|Equal5~2_combout ),
	.datab(\U2|C1|U1|b1_cntb_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_cntb_r[0]~4_combout ),
	.cout(\U2|C1|U1|b1_cntb_r[0]~5 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[0]~4 .lut_mask = 16'h9944;
defparam \U2|C1|U1|b1_cntb_r[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneive_lcell_comb \U2|C1|U1|b1_cntb_r[1]~6 (
// Equation(s):
// \U2|C1|U1|b1_cntb_r[1]~6_combout  = (((\U2|C1|U1|b1_txcaddr_s[2]~0_combout  & !\U2|C1|U1|Equal5~2_combout )) # (!\KEY[0]~input_o )) # (!\U2|C1|U1|b1_txcrun_r~q )

	.dataa(\U2|C1|U1|b1_txcrun_r~q ),
	.datab(\U2|C1|U1|b1_txcaddr_s[2]~0_combout ),
	.datac(\U2|C1|U1|Equal5~2_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_cntb_r[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[1]~6 .lut_mask = 16'h5DFF;
defparam \U2|C1|U1|b1_cntb_r[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \U2|C1|U1|b1_cntb_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntb_r[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntb_r[1]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntb_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntb_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneive_lcell_comb \U2|C1|U1|b1_cntb_r[1]~7 (
// Equation(s):
// \U2|C1|U1|b1_cntb_r[1]~7_combout  = (\U2|C1|U1|b1_cntb_r [1] & (!\U2|C1|U1|b1_cntb_r[0]~5 )) # (!\U2|C1|U1|b1_cntb_r [1] & ((\U2|C1|U1|b1_cntb_r[0]~5 ) # (GND)))
// \U2|C1|U1|b1_cntb_r[1]~8  = CARRY((!\U2|C1|U1|b1_cntb_r[0]~5 ) # (!\U2|C1|U1|b1_cntb_r [1]))

	.dataa(\U2|C1|U1|b1_cntb_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntb_r[0]~5 ),
	.combout(\U2|C1|U1|b1_cntb_r[1]~7_combout ),
	.cout(\U2|C1|U1|b1_cntb_r[1]~8 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[1]~7 .lut_mask = 16'h5A5F;
defparam \U2|C1|U1|b1_cntb_r[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N27
dffeas \U2|C1|U1|b1_cntb_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntb_r[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntb_r[1]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntb_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntb_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneive_lcell_comb \U2|C1|U1|b1_cntb_r[2]~9 (
// Equation(s):
// \U2|C1|U1|b1_cntb_r[2]~9_combout  = (\U2|C1|U1|b1_cntb_r [2] & (\U2|C1|U1|b1_cntb_r[1]~8  $ (GND))) # (!\U2|C1|U1|b1_cntb_r [2] & (!\U2|C1|U1|b1_cntb_r[1]~8  & VCC))
// \U2|C1|U1|b1_cntb_r[2]~10  = CARRY((\U2|C1|U1|b1_cntb_r [2] & !\U2|C1|U1|b1_cntb_r[1]~8 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b1_cntb_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b1_cntb_r[1]~8 ),
	.combout(\U2|C1|U1|b1_cntb_r[2]~9_combout ),
	.cout(\U2|C1|U1|b1_cntb_r[2]~10 ));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[2]~9 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b1_cntb_r[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N29
dffeas \U2|C1|U1|b1_cntb_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntb_r[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntb_r[1]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntb_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntb_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneive_lcell_comb \U2|C1|U1|b1_cntb_r[3]~11 (
// Equation(s):
// \U2|C1|U1|b1_cntb_r[3]~11_combout  = \U2|C1|U1|b1_cntb_r [3] $ (\U2|C1|U1|b1_cntb_r[2]~10 )

	.dataa(\U2|C1|U1|b1_cntb_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|C1|U1|b1_cntb_r[2]~10 ),
	.combout(\U2|C1|U1|b1_cntb_r[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[3]~11 .lut_mask = 16'h5A5A;
defparam \U2|C1|U1|b1_cntb_r[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N31
dffeas \U2|C1|U1|b1_cntb_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_cntb_r[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b1_cntb_r[1]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_cntb_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_cntb_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_cntb_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneive_lcell_comb \U2|C1|U1|b1_txcaddr_s[2]~0 (
// Equation(s):
// \U2|C1|U1|b1_txcaddr_s[2]~0_combout  = (\U2|C1|U1|b1_cntb_r [3] & (\U2|C1|U1|b1_cntb_r [0] & (!\U2|C1|U1|b1_cntb_r [1] & !\U2|C1|U1|b1_cntb_r [2])))

	.dataa(\U2|C1|U1|b1_cntb_r [3]),
	.datab(\U2|C1|U1|b1_cntb_r [0]),
	.datac(\U2|C1|U1|b1_cntb_r [1]),
	.datad(\U2|C1|U1|b1_cntb_r [2]),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_txcaddr_s[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_txcaddr_s[2]~0 .lut_mask = 16'h0008;
defparam \U2|C1|U1|b1_txcaddr_s[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneive_lcell_comb \U2|C1|U1|Mux2~0 (
// Equation(s):
// \U2|C1|U1|Mux2~0_combout  = (\U2|C1|U1|Equal5~2_combout  & ((\U2|C3|C3|state.transmision~q ) # ((\U2|C1|U1|b1_txcrun_r~q )))) # (!\U2|C1|U1|Equal5~2_combout  & (!\U2|C1|U1|b1_txcaddr_s[2]~0_combout  & ((\U2|C3|C3|state.transmision~q ) # 
// (\U2|C1|U1|b1_txcrun_r~q ))))

	.dataa(\U2|C1|U1|Equal5~2_combout ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_txcrun_r~q ),
	.datad(\U2|C1|U1|b1_txcaddr_s[2]~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Mux2~0 .lut_mask = 16'hA8FC;
defparam \U2|C1|U1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N1
dffeas \U2|C1|U1|b1_txcrun_r (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_txcrun_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_txcrun_r .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_txcrun_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N30
cycloneive_lcell_comb \U2|C3|C3|Selector3~0 (
// Equation(s):
// \U2|C3|C3|Selector3~0_combout  = (!\U2|C3|C3|LessThan0~0_combout  & (\U2|C3|C3|state.espera~q  & \U2|C1|U1|b1_txcrun_r~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|LessThan0~0_combout ),
	.datac(\U2|C3|C3|state.espera~q ),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|Selector3~0 .lut_mask = 16'h3000;
defparam \U2|C3|C3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N24
cycloneive_lcell_comb \U2|C3|C3|Selector3~1 (
// Equation(s):
// \U2|C3|C3|Selector3~1_combout  = (\U2|C3|C3|count [3] & ((\U2|C3|C3|count [1]) # (\U2|C3|C3|count [2])))

	.dataa(\U2|C3|C3|count [3]),
	.datab(\U2|C3|C3|count [1]),
	.datac(\U2|C3|C3|count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C3|C3|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|Selector3~1 .lut_mask = 16'hA8A8;
defparam \U2|C3|C3|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N4
cycloneive_lcell_comb \U2|C3|C3|Selector3~2 (
// Equation(s):
// \U2|C3|C3|Selector3~2_combout  = (\U2|C3|C3|Selector3~0_combout ) # ((\U2|C3|C3|state.desplaza~q ) # ((\U2|C3|C3|Selector3~1_combout  & \U2|C3|C3|state.transmision~q )))

	.dataa(\U2|C3|C3|Selector3~0_combout ),
	.datab(\U2|C3|C3|Selector3~1_combout ),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C3|C3|state.transmision~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|Selector3~2 .lut_mask = 16'hFEFA;
defparam \U2|C3|C3|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N5
dffeas \U2|C3|C3|state.espera (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.espera~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.espera .is_wysiwyg = "true";
defparam \U2|C3|C3|state.espera .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N18
cycloneive_lcell_comb \U2|C3|C3|state~11 (
// Equation(s):
// \U2|C3|C3|state~11_combout  = (\KEY[0]~input_o  & (\U2|C3|C3|state.espera~q  & \U2|C3|C3|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C3|C3|state.espera~q ),
	.datad(\U2|C3|C3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U2|C3|C3|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|state~11 .lut_mask = 16'hC000;
defparam \U2|C3|C3|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N19
dffeas \U2|C3|C3|state.fin_desplaza (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.fin_desplaza~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.fin_desplaza .is_wysiwyg = "true";
defparam \U2|C3|C3|state.fin_desplaza .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N12
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[0]~9 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[0]~9_combout  = \U2|C1|U1|b0_cntw_r [0] $ (VCC)
// \U2|C1|U1|b0_cntw_r[0]~10  = CARRY(\U2|C1|U1|b0_cntw_r [0])

	.dataa(\U2|C1|U1|b0_cntw_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_cntw_r[0]~9_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[0]~10 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[0]~9 .lut_mask = 16'h55AA;
defparam \U2|C1|U1|b0_cntw_r[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N30
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~5 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~5_combout  = (\KEY[0]~input_o  & !\UART_RXD~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\UART_RXD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~5 .lut_mask = 16'h0C0C;
defparam \U2|C1|U1|b0_rxsyn_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N31
dffeas \U2|C1|U1|b0_rxsyn_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N8
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~4 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~4_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsyn_r [5])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C1|U1|b0_rxsyn_r [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~4 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsyn_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N9
dffeas \U2|C1|U1|b0_rxsyn_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N4
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~3 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~3_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsyn_r [4])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C1|U1|b0_rxsyn_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~3 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsyn_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N5
dffeas \U2|C1|U1|b0_rxsyn_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N14
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~2 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~2_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsyn_r [3])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C1|U1|b0_rxsyn_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~2 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsyn_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N15
dffeas \U2|C1|U1|b0_rxsyn_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N24
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~1 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~1_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsyn_r [2])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C1|U1|b0_rxsyn_r [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~1 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsyn_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N25
dffeas \U2|C1|U1|b0_rxsyn_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N22
cycloneive_lcell_comb \U2|C1|U1|b0_rxsyn_r~0 (
// Equation(s):
// \U2|C1|U1|b0_rxsyn_r~0_combout  = (\U2|C1|U1|b0_rxsyn_r [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_rxsyn_r [1]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsyn_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r~0 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsyn_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N23
dffeas \U2|C1|U1|b0_rxsyn_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsyn_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsyn_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsyn_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsyn_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N10
cycloneive_lcell_comb \U2|C1|U1|Mux1~0 (
// Equation(s):
// \U2|C1|U1|Mux1~0_combout  = (\U2|C1|U1|b0_rxsyn_r [0] & (((!\U2|C1|U1|b0_rxsyn_r [1]) # (!\U2|C1|U1|b0_rxsyn_r [3])) # (!\U2|C1|U1|b0_rxsyn_r [2]))) # (!\U2|C1|U1|b0_rxsyn_r [0] & ((\U2|C1|U1|b0_rxsyn_r [2]) # ((\U2|C1|U1|b0_rxsyn_r [3]) # 
// (\U2|C1|U1|b0_rxsyn_r [1]))))

	.dataa(\U2|C1|U1|b0_rxsyn_r [0]),
	.datab(\U2|C1|U1|b0_rxsyn_r [2]),
	.datac(\U2|C1|U1|b0_rxsyn_r [3]),
	.datad(\U2|C1|U1|b0_rxsyn_r [1]),
	.cin(gnd),
	.combout(\U2|C1|U1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Mux1~0 .lut_mask = 16'h7FFE;
defparam \U2|C1|U1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N26
cycloneive_lcell_comb \U2|C1|U1|b0_rxbit_r~0 (
// Equation(s):
// \U2|C1|U1|b0_rxbit_r~0_combout  = (\U2|C1|U1|Mux1~0_combout  & ((\U2|C1|U1|b0_rxbit_r~q ))) # (!\U2|C1|U1|Mux1~0_combout  & (\U2|C1|U1|b0_rxsyn_r [0]))

	.dataa(\U2|C1|U1|b0_rxsyn_r [0]),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxbit_r~q ),
	.datad(\U2|C1|U1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxbit_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxbit_r~0 .lut_mask = 16'hF0AA;
defparam \U2|C1|U1|b0_rxbit_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N27
dffeas \U2|C1|U1|b0_rxbit_r (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxbit_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxbit_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxbit_r .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxbit_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N16
cycloneive_lcell_comb \U2|C1|U1|Mux0~0 (
// Equation(s):
// \U2|C1|U1|Mux0~0_combout  = (\U2|C1|U1|b0_rxbit_r~q  & (((!\U2|C1|U1|Equal1~2_combout )) # (!\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ))) # (!\U2|C1|U1|b0_rxbit_r~q  & (\U2|C1|U1|b0_rxcrun_r~q  & ((!\U2|C1|U1|Equal1~2_combout ) # 
// (!\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ))))

	.dataa(\U2|C1|U1|b0_rxbit_r~q ),
	.datab(\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ),
	.datac(\U2|C1|U1|b0_rxcrun_r~q ),
	.datad(\U2|C1|U1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Mux0~0 .lut_mask = 16'h32FA;
defparam \U2|C1|U1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N17
dffeas \U2|C1|U1|b0_rxcrun_r (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxcrun_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxcrun_r .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxcrun_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N0
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[6]~25 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[6]~25_combout  = ((\U2|C1|U1|Equal1~2_combout ) # (!\KEY[0]~input_o )) # (!\U2|C1|U1|b0_rxcrun_r~q )

	.dataa(\U2|C1|U1|b0_rxcrun_r~q ),
	.datab(\U2|C1|U1|Equal1~2_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[6]~25 .lut_mask = 16'hDFDF;
defparam \U2|C1|U1|b0_cntw_r[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N13
dffeas \U2|C1|U1|b0_cntw_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N14
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[1]~11 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[1]~11_combout  = (\U2|C1|U1|b0_cntw_r [1] & (!\U2|C1|U1|b0_cntw_r[0]~10 )) # (!\U2|C1|U1|b0_cntw_r [1] & ((\U2|C1|U1|b0_cntw_r[0]~10 ) # (GND)))
// \U2|C1|U1|b0_cntw_r[1]~12  = CARRY((!\U2|C1|U1|b0_cntw_r[0]~10 ) # (!\U2|C1|U1|b0_cntw_r [1]))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[0]~10 ),
	.combout(\U2|C1|U1|b0_cntw_r[1]~11_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[1]~12 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[1]~11 .lut_mask = 16'h3C3F;
defparam \U2|C1|U1|b0_cntw_r[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N15
dffeas \U2|C1|U1|b0_cntw_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N16
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[2]~13 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[2]~13_combout  = (\U2|C1|U1|b0_cntw_r [2] & (\U2|C1|U1|b0_cntw_r[1]~12  $ (GND))) # (!\U2|C1|U1|b0_cntw_r [2] & (!\U2|C1|U1|b0_cntw_r[1]~12  & VCC))
// \U2|C1|U1|b0_cntw_r[2]~14  = CARRY((\U2|C1|U1|b0_cntw_r [2] & !\U2|C1|U1|b0_cntw_r[1]~12 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[1]~12 ),
	.combout(\U2|C1|U1|b0_cntw_r[2]~13_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[2]~14 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[2]~13 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b0_cntw_r[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N17
dffeas \U2|C1|U1|b0_cntw_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N18
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[3]~15 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[3]~15_combout  = (\U2|C1|U1|b0_cntw_r [3] & (!\U2|C1|U1|b0_cntw_r[2]~14 )) # (!\U2|C1|U1|b0_cntw_r [3] & ((\U2|C1|U1|b0_cntw_r[2]~14 ) # (GND)))
// \U2|C1|U1|b0_cntw_r[3]~16  = CARRY((!\U2|C1|U1|b0_cntw_r[2]~14 ) # (!\U2|C1|U1|b0_cntw_r [3]))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[2]~14 ),
	.combout(\U2|C1|U1|b0_cntw_r[3]~15_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[3]~16 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[3]~15 .lut_mask = 16'h3C3F;
defparam \U2|C1|U1|b0_cntw_r[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N19
dffeas \U2|C1|U1|b0_cntw_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N20
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[4]~17 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[4]~17_combout  = (\U2|C1|U1|b0_cntw_r [4] & (\U2|C1|U1|b0_cntw_r[3]~16  $ (GND))) # (!\U2|C1|U1|b0_cntw_r [4] & (!\U2|C1|U1|b0_cntw_r[3]~16  & VCC))
// \U2|C1|U1|b0_cntw_r[4]~18  = CARRY((\U2|C1|U1|b0_cntw_r [4] & !\U2|C1|U1|b0_cntw_r[3]~16 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[3]~16 ),
	.combout(\U2|C1|U1|b0_cntw_r[4]~17_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[4]~18 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[4]~17 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b0_cntw_r[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N21
dffeas \U2|C1|U1|b0_cntw_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N22
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[5]~19 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[5]~19_combout  = (\U2|C1|U1|b0_cntw_r [5] & (!\U2|C1|U1|b0_cntw_r[4]~18 )) # (!\U2|C1|U1|b0_cntw_r [5] & ((\U2|C1|U1|b0_cntw_r[4]~18 ) # (GND)))
// \U2|C1|U1|b0_cntw_r[5]~20  = CARRY((!\U2|C1|U1|b0_cntw_r[4]~18 ) # (!\U2|C1|U1|b0_cntw_r [5]))

	.dataa(\U2|C1|U1|b0_cntw_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[4]~18 ),
	.combout(\U2|C1|U1|b0_cntw_r[5]~19_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[5]~20 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[5]~19 .lut_mask = 16'h5A5F;
defparam \U2|C1|U1|b0_cntw_r[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N23
dffeas \U2|C1|U1|b0_cntw_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N24
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[6]~21 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[6]~21_combout  = (\U2|C1|U1|b0_cntw_r [6] & (\U2|C1|U1|b0_cntw_r[5]~20  $ (GND))) # (!\U2|C1|U1|b0_cntw_r [6] & (!\U2|C1|U1|b0_cntw_r[5]~20  & VCC))
// \U2|C1|U1|b0_cntw_r[6]~22  = CARRY((\U2|C1|U1|b0_cntw_r [6] & !\U2|C1|U1|b0_cntw_r[5]~20 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[5]~20 ),
	.combout(\U2|C1|U1|b0_cntw_r[6]~21_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[6]~22 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[6]~21 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b0_cntw_r[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N25
dffeas \U2|C1|U1|b0_cntw_r[6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[6] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N26
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[7]~23 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[7]~23_combout  = (\U2|C1|U1|b0_cntw_r [7] & (!\U2|C1|U1|b0_cntw_r[6]~22 )) # (!\U2|C1|U1|b0_cntw_r [7] & ((\U2|C1|U1|b0_cntw_r[6]~22 ) # (GND)))
// \U2|C1|U1|b0_cntw_r[7]~24  = CARRY((!\U2|C1|U1|b0_cntw_r[6]~22 ) # (!\U2|C1|U1|b0_cntw_r [7]))

	.dataa(\U2|C1|U1|b0_cntw_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntw_r[6]~22 ),
	.combout(\U2|C1|U1|b0_cntw_r[7]~23_combout ),
	.cout(\U2|C1|U1|b0_cntw_r[7]~24 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[7]~23 .lut_mask = 16'h5A5F;
defparam \U2|C1|U1|b0_cntw_r[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N27
dffeas \U2|C1|U1|b0_cntw_r[7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[7] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N28
cycloneive_lcell_comb \U2|C1|U1|b0_cntw_r[8]~26 (
// Equation(s):
// \U2|C1|U1|b0_cntw_r[8]~26_combout  = \U2|C1|U1|b0_cntw_r [8] $ (!\U2|C1|U1|b0_cntw_r[7]~24 )

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntw_r [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|C1|U1|b0_cntw_r[7]~24 ),
	.combout(\U2|C1|U1|b0_cntw_r[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[8]~26 .lut_mask = 16'hC3C3;
defparam \U2|C1|U1|b0_cntw_r[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N29
dffeas \U2|C1|U1|b0_cntw_r[8] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntw_r[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntw_r[6]~25_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntw_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntw_r[8] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntw_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N6
cycloneive_lcell_comb \U2|C1|U1|Equal1~1 (
// Equation(s):
// \U2|C1|U1|Equal1~1_combout  = (!\U2|C1|U1|b0_cntw_r [6] & (\U2|C1|U1|b0_cntw_r [8] & (\U2|C1|U1|b0_cntw_r [5] & !\U2|C1|U1|b0_cntw_r [3])))

	.dataa(\U2|C1|U1|b0_cntw_r [6]),
	.datab(\U2|C1|U1|b0_cntw_r [8]),
	.datac(\U2|C1|U1|b0_cntw_r [5]),
	.datad(\U2|C1|U1|b0_cntw_r [3]),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal1~1 .lut_mask = 16'h0040;
defparam \U2|C1|U1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N0
cycloneive_lcell_comb \U2|C1|U1|Equal1~0 (
// Equation(s):
// \U2|C1|U1|Equal1~0_combout  = (\U2|C1|U1|b0_cntw_r [0] & (\U2|C1|U1|b0_cntw_r [4] & (!\U2|C1|U1|b0_cntw_r [1] & !\U2|C1|U1|b0_cntw_r [2])))

	.dataa(\U2|C1|U1|b0_cntw_r [0]),
	.datab(\U2|C1|U1|b0_cntw_r [4]),
	.datac(\U2|C1|U1|b0_cntw_r [1]),
	.datad(\U2|C1|U1|b0_cntw_r [2]),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal1~0 .lut_mask = 16'h0008;
defparam \U2|C1|U1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N8
cycloneive_lcell_comb \U2|C1|U1|Equal1~2 (
// Equation(s):
// \U2|C1|U1|Equal1~2_combout  = (\U2|C1|U1|Equal1~1_combout  & (\U2|C1|U1|b0_cntw_r [7] & \U2|C1|U1|Equal1~0_combout ))

	.dataa(\U2|C1|U1|Equal1~1_combout ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_cntw_r [7]),
	.datad(\U2|C1|U1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal1~2 .lut_mask = 16'hA000;
defparam \U2|C1|U1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N24
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[0]~5 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[0]~5_combout  = (\U2|C1|U1|b0_cntb_r [0] & (\U2|C1|U1|Equal1~2_combout  $ (VCC))) # (!\U2|C1|U1|b0_cntb_r [0] & (\U2|C1|U1|Equal1~2_combout  & VCC))
// \U2|C1|U1|b0_cntb_r[0]~6  = CARRY((\U2|C1|U1|b0_cntb_r [0] & \U2|C1|U1|Equal1~2_combout ))

	.dataa(\U2|C1|U1|b0_cntb_r [0]),
	.datab(\U2|C1|U1|Equal1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_cntb_r[0]~5_combout ),
	.cout(\U2|C1|U1|b0_cntb_r[0]~6 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[0]~5 .lut_mask = 16'h6688;
defparam \U2|C1|U1|b0_cntb_r[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N10
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[0]~7 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[0]~7_combout  = (((\U2|C1|U1|Equal1~2_combout  & \U2|C1|U1|b0_rxcaddr_s[2]~0_combout )) # (!\KEY[0]~input_o )) # (!\U2|C1|U1|b0_rxcrun_r~q )

	.dataa(\U2|C1|U1|b0_rxcrun_r~q ),
	.datab(\U2|C1|U1|Equal1~2_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_cntb_r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[0]~7 .lut_mask = 16'hDF5F;
defparam \U2|C1|U1|b0_cntb_r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y46_N25
dffeas \U2|C1|U1|b0_cntb_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntb_r[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntb_r[0]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntb_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntb_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N26
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[1]~8 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[1]~8_combout  = (\U2|C1|U1|b0_cntb_r [1] & (!\U2|C1|U1|b0_cntb_r[0]~6 )) # (!\U2|C1|U1|b0_cntb_r [1] & ((\U2|C1|U1|b0_cntb_r[0]~6 ) # (GND)))
// \U2|C1|U1|b0_cntb_r[1]~9  = CARRY((!\U2|C1|U1|b0_cntb_r[0]~6 ) # (!\U2|C1|U1|b0_cntb_r [1]))

	.dataa(\U2|C1|U1|b0_cntb_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntb_r[0]~6 ),
	.combout(\U2|C1|U1|b0_cntb_r[1]~8_combout ),
	.cout(\U2|C1|U1|b0_cntb_r[1]~9 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[1]~8 .lut_mask = 16'h5A5F;
defparam \U2|C1|U1|b0_cntb_r[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y46_N27
dffeas \U2|C1|U1|b0_cntb_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntb_r[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntb_r[0]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntb_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntb_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N28
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[2]~10 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[2]~10_combout  = (\U2|C1|U1|b0_cntb_r [2] & (\U2|C1|U1|b0_cntb_r[1]~9  $ (GND))) # (!\U2|C1|U1|b0_cntb_r [2] & (!\U2|C1|U1|b0_cntb_r[1]~9  & VCC))
// \U2|C1|U1|b0_cntb_r[2]~11  = CARRY((\U2|C1|U1|b0_cntb_r [2] & !\U2|C1|U1|b0_cntb_r[1]~9 ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_cntb_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|C1|U1|b0_cntb_r[1]~9 ),
	.combout(\U2|C1|U1|b0_cntb_r[2]~10_combout ),
	.cout(\U2|C1|U1|b0_cntb_r[2]~11 ));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[2]~10 .lut_mask = 16'hC30C;
defparam \U2|C1|U1|b0_cntb_r[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y46_N29
dffeas \U2|C1|U1|b0_cntb_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntb_r[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntb_r[0]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntb_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntb_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N30
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[3]~12 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[3]~12_combout  = \U2|C1|U1|b0_cntb_r [3] $ (\U2|C1|U1|b0_cntb_r[2]~11 )

	.dataa(\U2|C1|U1|b0_cntb_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|C1|U1|b0_cntb_r[2]~11 ),
	.combout(\U2|C1|U1|b0_cntb_r[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[3]~12 .lut_mask = 16'h5A5A;
defparam \U2|C1|U1|b0_cntb_r[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y46_N31
dffeas \U2|C1|U1|b0_cntb_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_cntb_r[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U2|C1|U1|b0_cntb_r[0]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_cntb_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_cntb_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N12
cycloneive_lcell_comb \U2|C1|U1|b0_rxcaddr_s[2]~0 (
// Equation(s):
// \U2|C1|U1|b0_rxcaddr_s[2]~0_combout  = (!\U2|C1|U1|b0_cntb_r [1] & (\U2|C1|U1|b0_cntb_r [0] & (\U2|C1|U1|b0_cntb_r [3] & !\U2|C1|U1|b0_cntb_r [2])))

	.dataa(\U2|C1|U1|b0_cntb_r [1]),
	.datab(\U2|C1|U1|b0_cntb_r [0]),
	.datac(\U2|C1|U1|b0_cntb_r [3]),
	.datad(\U2|C1|U1|b0_cntb_r [2]),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxcaddr_s[2]~0 .lut_mask = 16'h0040;
defparam \U2|C1|U1|b0_rxcaddr_s[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N12
cycloneive_lcell_comb \U2|C1|U1|b0_rxrdy_r~0 (
// Equation(s):
// \U2|C1|U1|b0_rxrdy_r~0_combout  = (\U2|C1|U1|b0_rxcaddr_s[2]~0_combout  & (\KEY[0]~input_o  & \U2|C1|U1|Equal1~2_combout ))

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U2|C1|U1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxrdy_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxrdy_r~0 .lut_mask = 16'hC000;
defparam \U2|C1|U1|b0_rxrdy_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N13
dffeas \U2|C1|U1|b0_rxrdy_r (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxrdy_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxrdy_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxrdy_r .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxrdy_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N28
cycloneive_lcell_comb \U2|C1|U1|b0_rxsrl_r~2 (
// Equation(s):
// \U2|C1|U1|b0_rxsrl_r~2_combout  = (!\U2|C1|U1|b0_rxbit_r~q  & \KEY[0]~input_o )

	.dataa(\U2|C1|U1|b0_rxbit_r~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsrl_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r~2 .lut_mask = 16'h5050;
defparam \U2|C1|U1|b0_rxsrl_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N10
cycloneive_lcell_comb \U2|C1|U1|Equal2~0 (
// Equation(s):
// \U2|C1|U1|Equal2~0_combout  = ((\U2|C1|U1|b0_cntw_r [8]) # ((\U2|C1|U1|b0_cntw_r [5]) # (!\U2|C1|U1|b0_cntw_r [3]))) # (!\U2|C1|U1|b0_cntw_r [6])

	.dataa(\U2|C1|U1|b0_cntw_r [6]),
	.datab(\U2|C1|U1|b0_cntw_r [8]),
	.datac(\U2|C1|U1|b0_cntw_r [5]),
	.datad(\U2|C1|U1|b0_cntw_r [3]),
	.cin(gnd),
	.combout(\U2|C1|U1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|Equal2~0 .lut_mask = 16'hFDFF;
defparam \U2|C1|U1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N4
cycloneive_lcell_comb \U2|C1|U1|b0_rxsrl_r[2]~0 (
// Equation(s):
// \U2|C1|U1|b0_rxsrl_r[2]~0_combout  = ((\U2|C1|U1|Equal1~0_combout  & (\U2|C1|U1|b0_cntw_r [7] & !\U2|C1|U1|Equal2~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U2|C1|U1|Equal1~0_combout ),
	.datac(\U2|C1|U1|b0_cntw_r [7]),
	.datad(\U2|C1|U1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[2]~0 .lut_mask = 16'h55D5;
defparam \U2|C1|U1|b0_rxsrl_r[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N29
dffeas \U2|C1|U1|b0_rxsrl_r[8] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsrl_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[8] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N18
cycloneive_lcell_comb \U2|C1|U1|b0_rxsrl_r~1 (
// Equation(s):
// \U2|C1|U1|b0_rxsrl_r~1_combout  = (\U2|C1|U1|b0_rxsrl_r [8] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_rxsrl_r [8]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxsrl_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r~1 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxsrl_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N19
dffeas \U2|C1|U1|b0_rxsrl_r[7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxsrl_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[7] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~7 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~7_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U2|C1|U1|b0_rxsrl_r [7]),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~7 .lut_mask = 16'hF000;
defparam \U2|C1|U1|b0_rxdw_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N31
dffeas \U2|C1|U1|b0_rxsrl_r[6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[6] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~6 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~6_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [6])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxsrl_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~6 .lut_mask = 16'hA0A0;
defparam \U2|C1|U1|b0_rxdw_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N21
dffeas \U2|C1|U1|b0_rxsrl_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~5 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~5_combout  = (\U2|C1|U1|b0_rxsrl_r [5] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\U2|C1|U1|b0_rxsrl_r [5]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~5 .lut_mask = 16'hC0C0;
defparam \U2|C1|U1|b0_rxdw_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N23
dffeas \U2|C1|U1|b0_rxsrl_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~4 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~4_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [4])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxsrl_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~4 .lut_mask = 16'hA0A0;
defparam \U2|C1|U1|b0_rxdw_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N5
dffeas \U2|C1|U1|b0_rxsrl_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N14
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~3 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~3_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [3])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxsrl_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~3 .lut_mask = 16'hA0A0;
defparam \U2|C1|U1|b0_rxdw_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N22
cycloneive_lcell_comb \U2|C1|U1|b0_cntb_r[0]~4 (
// Equation(s):
// \U2|C1|U1|b0_cntb_r[0]~4_combout  = ((\U2|C1|U1|b0_rxcaddr_s[2]~0_combout  & \U2|C1|U1|Equal1~2_combout )) # (!\KEY[0]~input_o )

	.dataa(\U2|C1|U1|b0_rxcaddr_s[2]~0_combout ),
	.datab(\U2|C1|U1|Equal1~2_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_cntb_r[0]~4 .lut_mask = 16'h8F8F;
defparam \U2|C1|U1|b0_cntb_r[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N7
dffeas \U2|C1|U1|b0_rxdw_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r[5]~feeder (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r[5]~feeder_combout  = \U2|C1|U1|b0_rxdw_r~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r~5_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C1|U1|b0_rxdw_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N3
dffeas \U2|C1|U1|b0_rxdw_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N15
dffeas \U2|C1|U1|b0_rxsrl_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~2 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~2_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [2])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxsrl_r [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~2 .lut_mask = 16'hA0A0;
defparam \U2|C1|U1|b0_rxdw_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N17
dffeas \U2|C1|U1|b0_rxdw_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r[4]~feeder (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r[4]~feeder_combout  = \U2|C1|U1|b0_rxdw_r~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r~4_combout ),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C1|U1|b0_rxdw_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N13
dffeas \U2|C1|U1|b0_rxdw_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
cycloneive_lcell_comb \U2|C3|C1|always0~1 (
// Equation(s):
// \U2|C3|C1|always0~1_combout  = (\U2|C1|U1|b0_rxdw_r [3] & (!\U2|C1|U1|b0_rxdw_r [5] & (\U2|C1|U1|b0_rxdw_r [2] & !\U2|C1|U1|b0_rxdw_r [4])))

	.dataa(\U2|C1|U1|b0_rxdw_r [3]),
	.datab(\U2|C1|U1|b0_rxdw_r [5]),
	.datac(\U2|C1|U1|b0_rxdw_r [2]),
	.datad(\U2|C1|U1|b0_rxdw_r [4]),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~1 .lut_mask = 16'h0020;
defparam \U2|C3|C1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N25
dffeas \U2|C1|U1|b0_rxdw_r[6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[6] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N19
dffeas \U2|C1|U1|b0_rxdw_r[7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[7] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N9
dffeas \U2|C1|U1|b0_rxsrl_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~1 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~1_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [1])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U2|C1|U1|b0_rxsrl_r [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~1 .lut_mask = 16'hA0A0;
defparam \U2|C1|U1|b0_rxdw_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N27
dffeas \U2|C1|U1|b0_rxsrl_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_rxsrl_r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxsrl_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxsrl_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxsrl_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneive_lcell_comb \U2|C1|U1|b0_rxdw_r~0 (
// Equation(s):
// \U2|C1|U1|b0_rxdw_r~0_combout  = (\KEY[0]~input_o  & \U2|C1|U1|b0_rxsrl_r [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U2|C1|U1|b0_rxsrl_r [0]),
	.cin(gnd),
	.combout(\U2|C1|U1|b0_rxdw_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r~0 .lut_mask = 16'hF000;
defparam \U2|C1|U1|b0_rxdw_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N1
dffeas \U2|C1|U1|b0_rxdw_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b0_rxdw_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N11
dffeas \U2|C1|U1|b0_rxdw_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C1|U1|b0_cntb_r[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b0_rxdw_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b0_rxdw_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b0_rxdw_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
cycloneive_lcell_comb \U2|C3|C1|always0~0 (
// Equation(s):
// \U2|C3|C1|always0~0_combout  = (\KEY[0]~input_o  & (\U2|C1|U1|b0_rxdw_r [0] & (\U2|C1|U1|b0_rxdw_r [1] & \U2|C1|U1|b0_rxrdy_r~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\U2|C1|U1|b0_rxdw_r [0]),
	.datac(\U2|C1|U1|b0_rxdw_r [1]),
	.datad(\U2|C1|U1|b0_rxrdy_r~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~0 .lut_mask = 16'h8000;
defparam \U2|C3|C1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
cycloneive_lcell_comb \U2|C3|C1|always0~2 (
// Equation(s):
// \U2|C3|C1|always0~2_combout  = (\U2|C3|C1|always0~1_combout  & (!\U2|C1|U1|b0_rxdw_r [6] & (!\U2|C1|U1|b0_rxdw_r [7] & \U2|C3|C1|always0~0_combout )))

	.dataa(\U2|C3|C1|always0~1_combout ),
	.datab(\U2|C1|U1|b0_rxdw_r [6]),
	.datac(\U2|C1|U1|b0_rxdw_r [7]),
	.datad(\U2|C3|C1|always0~0_combout ),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~2 .lut_mask = 16'h0200;
defparam \U2|C3|C1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
cycloneive_lcell_comb \U2|C3|C1|Selector2~1 (
// Equation(s):
// \U2|C3|C1|Selector2~1_combout  = (\U2|C3|C2|state.fin_registros~q  & (\U2|C3|C1|Selector2~0_combout  & ((\U2|C3|C1|always0~2_combout )))) # (!\U2|C3|C2|state.fin_registros~q  & ((\U2|C3|C1|state.write~q ) # ((\U2|C3|C1|Selector2~0_combout  & 
// \U2|C3|C1|always0~2_combout ))))

	.dataa(\U2|C3|C2|state.fin_registros~q ),
	.datab(\U2|C3|C1|Selector2~0_combout ),
	.datac(\U2|C3|C1|state.write~q ),
	.datad(\U2|C3|C1|always0~2_combout ),
	.cin(gnd),
	.combout(\U2|C3|C1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|Selector2~1 .lut_mask = 16'hDC50;
defparam \U2|C3|C1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N29
dffeas \U2|C3|C1|state.write (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C1|state.write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C1|state.write .is_wysiwyg = "true";
defparam \U2|C3|C1|state.write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N4
cycloneive_lcell_comb \U2|C3|C2|count[3]~0 (
// Equation(s):
// \U2|C3|C2|count[3]~0_combout  = (\U2|C3|C2|LessThan0~0_combout  & (((\U2|C3|C2|count [3] & !\U2|C3|C2|count [2])))) # (!\U2|C3|C2|LessThan0~0_combout  & (\U2|C3|C2|state.registro~q  & (!\U2|C3|C2|count [3] & \U2|C3|C2|count [2])))

	.dataa(\U2|C3|C2|state.registro~q ),
	.datab(\U2|C3|C2|LessThan0~0_combout ),
	.datac(\U2|C3|C2|count [3]),
	.datad(\U2|C3|C2|count [2]),
	.cin(gnd),
	.combout(\U2|C3|C2|count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|count[3]~0 .lut_mask = 16'h02C0;
defparam \U2|C3|C2|count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N5
dffeas \U2|C3|C2|count[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|count[3] .is_wysiwyg = "true";
defparam \U2|C3|C2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N24
cycloneive_lcell_comb \U2|C3|C2|count[1]~2 (
// Equation(s):
// \U2|C3|C2|count[1]~2_combout  = (\U2|C3|C2|LessThan0~1_combout  & (\U2|C3|C2|count [1] $ (((\U2|C3|C2|state.registro~q  & \U2|C3|C2|count [0])))))

	.dataa(\U2|C3|C2|state.registro~q ),
	.datab(\U2|C3|C2|LessThan0~1_combout ),
	.datac(\U2|C3|C2|count [1]),
	.datad(\U2|C3|C2|count [0]),
	.cin(gnd),
	.combout(\U2|C3|C2|count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|count[1]~2 .lut_mask = 16'h48C0;
defparam \U2|C3|C2|count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N25
dffeas \U2|C3|C2|count[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|count[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|count[1] .is_wysiwyg = "true";
defparam \U2|C3|C2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N28
cycloneive_lcell_comb \U2|C3|C2|LessThan0~1 (
// Equation(s):
// \U2|C3|C2|LessThan0~1_combout  = ((!\U2|C3|C2|count [2] & ((!\U2|C3|C2|count [1]) # (!\U2|C3|C2|count [0])))) # (!\U2|C3|C2|count [3])

	.dataa(\U2|C3|C2|count [0]),
	.datab(\U2|C3|C2|count [2]),
	.datac(\U2|C3|C2|count [3]),
	.datad(\U2|C3|C2|count [1]),
	.cin(gnd),
	.combout(\U2|C3|C2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|LessThan0~1 .lut_mask = 16'h1F3F;
defparam \U2|C3|C2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N12
cycloneive_lcell_comb \U2|C3|C2|count[0]~3 (
// Equation(s):
// \U2|C3|C2|count[0]~3_combout  = (\U2|C3|C2|LessThan0~1_combout  & (\U2|C3|C2|state.registro~q  $ (\U2|C3|C2|count [0])))

	.dataa(\U2|C3|C2|state.registro~q ),
	.datab(gnd),
	.datac(\U2|C3|C2|count [0]),
	.datad(\U2|C3|C2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\U2|C3|C2|count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|count[0]~3 .lut_mask = 16'h5A00;
defparam \U2|C3|C2|count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N13
dffeas \U2|C3|C2|count[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|count[0] .is_wysiwyg = "true";
defparam \U2|C3|C2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N2
cycloneive_lcell_comb \U2|C3|C2|LessThan0~0 (
// Equation(s):
// \U2|C3|C2|LessThan0~0_combout  = (!\U2|C3|C2|count [1]) # (!\U2|C3|C2|count [0])

	.dataa(\U2|C3|C2|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C3|C2|count [1]),
	.cin(gnd),
	.combout(\U2|C3|C2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|LessThan0~0 .lut_mask = 16'h55FF;
defparam \U2|C3|C2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N18
cycloneive_lcell_comb \U2|C3|C2|count[2]~1 (
// Equation(s):
// \U2|C3|C2|count[2]~1_combout  = (\U2|C3|C2|LessThan0~1_combout  & (\U2|C3|C2|count [2] $ (((\U2|C3|C2|state.registro~q  & !\U2|C3|C2|LessThan0~0_combout )))))

	.dataa(\U2|C3|C2|state.registro~q ),
	.datab(\U2|C3|C2|LessThan0~0_combout ),
	.datac(\U2|C3|C2|count [2]),
	.datad(\U2|C3|C2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\U2|C3|C2|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|count[2]~1 .lut_mask = 16'hD200;
defparam \U2|C3|C2|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N19
dffeas \U2|C3|C2|count[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|count[2] .is_wysiwyg = "true";
defparam \U2|C3|C2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N22
cycloneive_lcell_comb \U2|C3|C2|LessThan1~0 (
// Equation(s):
// \U2|C3|C2|LessThan1~0_combout  = (\U2|C3|C2|count [3] & ((\U2|C3|C2|count [2]) # (\U2|C3|C2|count [1])))

	.dataa(gnd),
	.datab(\U2|C3|C2|count [2]),
	.datac(\U2|C3|C2|count [3]),
	.datad(\U2|C3|C2|count [1]),
	.cin(gnd),
	.combout(\U2|C3|C2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|LessThan1~0 .lut_mask = 16'hF0C0;
defparam \U2|C3|C2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
cycloneive_lcell_comb \U2|C3|C2|state~11 (
// Equation(s):
// \U2|C3|C2|state~11_combout  = ((!\U2|C3|C2|state.espera~q  & ((!\U2|C3|C1|state.write~q ) # (!\U2|C1|U1|b0_rxrdy_r~q )))) # (!\KEY[0]~input_o )

	.dataa(\U2|C1|U1|b0_rxrdy_r~q ),
	.datab(\U2|C3|C1|state.write~q ),
	.datac(\U2|C3|C2|state.espera~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C3|C2|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|state~11 .lut_mask = 16'h07FF;
defparam \U2|C3|C2|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
cycloneive_lcell_comb \U2|C3|C2|state~12 (
// Equation(s):
// \U2|C3|C2|state~12_combout  = (!\U2|C3|C2|state.fin_registros~q  & (!\U2|C3|C2|state~11_combout  & ((\U2|C3|C2|LessThan1~0_combout ) # (!\U2|C3|C2|state.registro~q ))))

	.dataa(\U2|C3|C2|state.registro~q ),
	.datab(\U2|C3|C2|LessThan1~0_combout ),
	.datac(\U2|C3|C2|state.fin_registros~q ),
	.datad(\U2|C3|C2|state~11_combout ),
	.cin(gnd),
	.combout(\U2|C3|C2|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|state~12 .lut_mask = 16'h000D;
defparam \U2|C3|C2|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N9
dffeas \U2|C3|C2|state.espera (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|state.espera~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|state.espera .is_wysiwyg = "true";
defparam \U2|C3|C2|state.espera .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
cycloneive_lcell_comb \U2|C3|C2|state~10 (
// Equation(s):
// \U2|C3|C2|state~10_combout  = (\U2|C1|U1|b0_rxrdy_r~q  & (\U2|C3|C1|state.write~q  & (!\U2|C3|C2|state.espera~q  & \KEY[0]~input_o )))

	.dataa(\U2|C1|U1|b0_rxrdy_r~q ),
	.datab(\U2|C3|C1|state.write~q ),
	.datac(\U2|C3|C2|state.espera~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C3|C2|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|state~10 .lut_mask = 16'h0800;
defparam \U2|C3|C2|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N27
dffeas \U2|C3|C2|state.registro (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|state.registro~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|state.registro .is_wysiwyg = "true";
defparam \U2|C3|C2|state.registro .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
cycloneive_lcell_comb \U2|C3|C2|state~9 (
// Equation(s):
// \U2|C3|C2|state~9_combout  = (\KEY[0]~input_o  & (\U2|C3|C2|state.registro~q  & \U2|C3|C2|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C3|C2|state.registro~q ),
	.datad(\U2|C3|C2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\U2|C3|C2|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|state~9 .lut_mask = 16'hC000;
defparam \U2|C3|C2|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N5
dffeas \U2|C3|C2|state.intermedio (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|state.intermedio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|state.intermedio .is_wysiwyg = "true";
defparam \U2|C3|C2|state.intermedio .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N22
cycloneive_lcell_comb \U2|C3|C2|state~8 (
// Equation(s):
// \U2|C3|C2|state~8_combout  = (\U2|C3|C2|state.intermedio~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C3|C2|state.intermedio~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C3|C2|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C2|state~8 .lut_mask = 16'hF000;
defparam \U2|C3|C2|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N23
dffeas \U2|C3|C2|state.fin_registros (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C2|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C2|state.fin_registros~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C2|state.fin_registros .is_wysiwyg = "true";
defparam \U2|C3|C2|state.fin_registros .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
cycloneive_lcell_comb \U2|C3|C1|state~10 (
// Equation(s):
// \U2|C3|C1|state~10_combout  = (\U2|C3|C1|state.read~q  & ((\U2|C3|C3|state.fin_desplaza~q ) # ((\U2|C3|C2|state.fin_registros~q  & \U2|C3|C1|state.write~q )))) # (!\U2|C3|C1|state.read~q  & (((\U2|C3|C2|state.fin_registros~q  & \U2|C3|C1|state.write~q 
// ))))

	.dataa(\U2|C3|C1|state.read~q ),
	.datab(\U2|C3|C3|state.fin_desplaza~q ),
	.datac(\U2|C3|C2|state.fin_registros~q ),
	.datad(\U2|C3|C1|state.write~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|state~10 .lut_mask = 16'hF888;
defparam \U2|C3|C1|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
cycloneive_lcell_comb \U2|C3|C1|state~11 (
// Equation(s):
// \U2|C3|C1|state~11_combout  = (\KEY[0]~input_o  & !\U2|C3|C1|state~10_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\U2|C3|C1|state~10_combout ),
	.cin(gnd),
	.combout(\U2|C3|C1|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|state~11 .lut_mask = 16'h00CC;
defparam \U2|C3|C1|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \U2|C3|C1|state.inicial (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C1|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C1|state.inicial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C1|state.inicial .is_wysiwyg = "true";
defparam \U2|C3|C1|state.inicial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
cycloneive_lcell_comb \U2|C3|C1|always0~4 (
// Equation(s):
// \U2|C3|C1|always0~4_combout  = (!\U2|C1|U1|b0_rxdw_r [2] & (\U2|C1|U1|b0_rxdw_r [5] & (!\U2|C1|U1|b0_rxdw_r [3] & \U2|C1|U1|b0_rxdw_r [4])))

	.dataa(\U2|C1|U1|b0_rxdw_r [2]),
	.datab(\U2|C1|U1|b0_rxdw_r [5]),
	.datac(\U2|C1|U1|b0_rxdw_r [3]),
	.datad(\U2|C1|U1|b0_rxdw_r [4]),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~4 .lut_mask = 16'h0400;
defparam \U2|C3|C1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneive_lcell_comb \U2|C3|C1|always0~3 (
// Equation(s):
// \U2|C3|C1|always0~3_combout  = (\KEY[0]~input_o  & (!\U2|C1|U1|b0_rxdw_r [0] & (!\U2|C1|U1|b0_rxdw_r [1] & \U2|C1|U1|b0_rxrdy_r~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\U2|C1|U1|b0_rxdw_r [0]),
	.datac(\U2|C1|U1|b0_rxdw_r [1]),
	.datad(\U2|C1|U1|b0_rxrdy_r~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~3 .lut_mask = 16'h0200;
defparam \U2|C3|C1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneive_lcell_comb \U2|C3|C1|always0~5 (
// Equation(s):
// \U2|C3|C1|always0~5_combout  = (\U2|C3|C1|always0~4_combout  & (\U2|C1|U1|b0_rxdw_r [7] & (\U2|C1|U1|b0_rxdw_r [6] & \U2|C3|C1|always0~3_combout )))

	.dataa(\U2|C3|C1|always0~4_combout ),
	.datab(\U2|C1|U1|b0_rxdw_r [7]),
	.datac(\U2|C1|U1|b0_rxdw_r [6]),
	.datad(\U2|C3|C1|always0~3_combout ),
	.cin(gnd),
	.combout(\U2|C3|C1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|always0~5 .lut_mask = 16'h8000;
defparam \U2|C3|C1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
cycloneive_lcell_comb \U2|C3|C1|state~12 (
// Equation(s):
// \U2|C3|C1|state~12_combout  = (!\U2|C3|C1|state.write~q  & (!\U2|C3|C1|state.read~q  & \KEY[0]~input_o ))

	.dataa(gnd),
	.datab(\U2|C3|C1|state.write~q ),
	.datac(\U2|C3|C1|state.read~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C3|C1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|state~12 .lut_mask = 16'h0300;
defparam \U2|C3|C1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
cycloneive_lcell_comb \U2|C3|C1|state~13 (
// Equation(s):
// \U2|C3|C1|state~13_combout  = (!\U2|C3|C1|always0~5_combout  & (\U2|C3|C1|state~12_combout  & !\U2|C3|C1|always0~2_combout ))

	.dataa(gnd),
	.datab(\U2|C3|C1|always0~5_combout ),
	.datac(\U2|C3|C1|state~12_combout ),
	.datad(\U2|C3|C1|always0~2_combout ),
	.cin(gnd),
	.combout(\U2|C3|C1|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|state~13 .lut_mask = 16'h0030;
defparam \U2|C3|C1|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N7
dffeas \U2|C3|C1|state.error (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C1|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C1|state.error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C1|state.error .is_wysiwyg = "true";
defparam \U2|C3|C1|state.error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
cycloneive_lcell_comb \U2|C3|C1|Selector2~0 (
// Equation(s):
// \U2|C3|C1|Selector2~0_combout  = (\U2|C3|C1|state.error~q ) # (!\U2|C3|C1|state.inicial~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C3|C1|state.inicial~q ),
	.datad(\U2|C3|C1|state.error~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|Selector2~0 .lut_mask = 16'hFF0F;
defparam \U2|C3|C1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
cycloneive_lcell_comb \U2|C3|C1|Selector1~0 (
// Equation(s):
// \U2|C3|C1|Selector1~0_combout  = (\U2|C3|C1|Selector2~0_combout  & ((\U2|C3|C1|always0~5_combout ) # ((\U2|C3|C1|state.read~q  & !\U2|C3|C3|state.fin_desplaza~q )))) # (!\U2|C3|C1|Selector2~0_combout  & (((\U2|C3|C1|state.read~q  & 
// !\U2|C3|C3|state.fin_desplaza~q ))))

	.dataa(\U2|C3|C1|Selector2~0_combout ),
	.datab(\U2|C3|C1|always0~5_combout ),
	.datac(\U2|C3|C1|state.read~q ),
	.datad(\U2|C3|C3|state.fin_desplaza~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|Selector1~0 .lut_mask = 16'h88F8;
defparam \U2|C3|C1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N31
dffeas \U2|C3|C1|state.read (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C1|state.read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C1|state.read .is_wysiwyg = "true";
defparam \U2|C3|C1|state.read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N20
cycloneive_lcell_comb \U2|C3|C3|state~13 (
// Equation(s):
// \U2|C3|C3|state~13_combout  = (\KEY[0]~input_o  & (!\U2|C3|C3|state.fin_desplaza~q  & ((\U2|C3|C1|state.read~q ) # (\U2|C3|C3|state.inicial~q ))))

	.dataa(\U2|C3|C1|state.read~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C3|C3|state.inicial~q ),
	.datad(\U2|C3|C3|state.fin_desplaza~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|state~13 .lut_mask = 16'h00C8;
defparam \U2|C3|C3|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N21
dffeas \U2|C3|C3|state.inicial (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.inicial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.inicial .is_wysiwyg = "true";
defparam \U2|C3|C3|state.inicial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
cycloneive_lcell_comb \U2|C3|C3|Selector1~0 (
// Equation(s):
// \U2|C3|C3|Selector1~0_combout  = (\U2|C3|C1|state.read~q  & (((\U2|C3|C3|state.carga~q  & \U2|C1|U1|b1_txcrun_r~q )) # (!\U2|C3|C3|state.inicial~q ))) # (!\U2|C3|C1|state.read~q  & (((\U2|C3|C3|state.carga~q  & \U2|C1|U1|b1_txcrun_r~q ))))

	.dataa(\U2|C3|C1|state.read~q ),
	.datab(\U2|C3|C3|state.inicial~q ),
	.datac(\U2|C3|C3|state.carga~q ),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|Selector1~0 .lut_mask = 16'hF222;
defparam \U2|C3|C3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N11
dffeas \U2|C3|C3|state.carga (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.carga~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.carga .is_wysiwyg = "true";
defparam \U2|C3|C3|state.carga .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N28
cycloneive_lcell_comb \U2|C3|C3|Selector2~0 (
// Equation(s):
// \U2|C3|C3|Selector2~0_combout  = (!\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C3|C3|state.carga~q ) # ((!\U2|C3|C3|LessThan0~0_combout  & \U2|C3|C3|state.espera~q ))))

	.dataa(\U2|C3|C3|state.carga~q ),
	.datab(\U2|C3|C3|LessThan0~0_combout ),
	.datac(\U2|C3|C3|state.espera~q ),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C3|C3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|Selector2~0 .lut_mask = 16'h00BA;
defparam \U2|C3|C3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N29
dffeas \U2|C3|C3|state.transmision (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.transmision~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.transmision .is_wysiwyg = "true";
defparam \U2|C3|C3|state.transmision .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N26
cycloneive_lcell_comb \U2|C3|C3|state~12 (
// Equation(s):
// \U2|C3|C3|state~12_combout  = (\KEY[0]~input_o  & (\U2|C3|C3|state.transmision~q  & !\U2|C3|C3|Selector3~1_combout ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\U2|C3|C3|state.transmision~q ),
	.datad(\U2|C3|C3|Selector3~1_combout ),
	.cin(gnd),
	.combout(\U2|C3|C3|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C3|state~12 .lut_mask = 16'h00C0;
defparam \U2|C3|C3|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N27
dffeas \U2|C3|C3|state.desplaza (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C3|C3|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C3|C3|state.desplaza~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C3|C3|state.desplaza .is_wysiwyg = "true";
defparam \U2|C3|C3|state.desplaza .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N30
cycloneive_lcell_comb \U2|C2|reg_array[10][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][0]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [0]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N31
dffeas \U2|C2|reg_array[10][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \U2|C2|reg_array[9][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[9][0]~feeder_combout  = \U2|C2|reg_array[10][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[9][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N27
dffeas \U2|C2|reg_array[9][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N15
dffeas \U2|C2|reg_array[8][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N31
dffeas \U2|C2|reg_array[7][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N21
dffeas \U2|C2|reg_array[6][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N29
dffeas \U2|C2|reg_array[5][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \U2|C2|reg_array[4][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][0]~feeder_combout  = \U2|C2|reg_array[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N1
dffeas \U2|C2|reg_array[4][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \U2|C2|reg_array[3][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[3][0]~feeder_combout  = \U2|C2|reg_array[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[3][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N19
dffeas \U2|C2|reg_array[3][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \U2|C2|reg_array_confregs[3][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneive_lcell_comb \U2|C2|reg_array_confregs[4][0]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[4][0]~feeder_combout  = \U2|C2|reg_array[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N21
dffeas \U2|C2|reg_array_confregs[4][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N17
dffeas \U2|C2|reg_array_confregs[6][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N19
dffeas \U2|C2|reg_array_confregs[7][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N15
dffeas \U2|C2|reg_array_confregs[8][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N21
dffeas \U2|C2|reg_array_confregs[10][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N11
dffeas \U2|C2|reg_array_txregs[10][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array_confregs[10][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N25
dffeas \U2|C2|reg_array_confregs[9][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~52 (
// Equation(s):
// \U2|C2|reg_array_txregs~52_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][0]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][0]~q )))

	.dataa(\U2|C2|reg_array_txregs[10][0]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][0]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~52_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~52 .lut_mask = 16'hAAF0;
defparam \U2|C2|reg_array_txregs~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N6
cycloneive_lcell_comb \U2|C2|reg_array_txregs[1][2]~1 (
// Equation(s):
// \U2|C2|reg_array_txregs[1][2]~1_combout  = (\U2|C3|C3|state.desplaza~q ) # (\U2|C3|C3|state.carga~q )

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C3|C3|state.carga~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][2]~1 .lut_mask = 16'hFAFA;
defparam \U2|C2|reg_array_txregs[1][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N5
dffeas \U2|C2|reg_array_txregs[9][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~44 (
// Equation(s):
// \U2|C2|reg_array_txregs~44_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[9][0]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[8][0]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[8][0]~q ),
	.datac(\U2|C2|reg_array_txregs[9][0]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~44_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~44 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N15
dffeas \U2|C2|reg_array_txregs[8][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~36 (
// Equation(s):
// \U2|C2|reg_array_txregs~36_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][0]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][0]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[7][0]~q ),
	.datac(\U2|C2|reg_array_txregs[8][0]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~36_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~36 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N23
dffeas \U2|C2|reg_array_txregs[7][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \U2|C2|reg_array_txregs~28 (
// Equation(s):
// \U2|C2|reg_array_txregs~28_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[7][0]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[6][0]~q ))

	.dataa(\U2|C2|reg_array_confregs[6][0]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[7][0]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~28_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~28 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N13
dffeas \U2|C2|reg_array_txregs[6][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \U2|C2|reg_array_confregs[5][0]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[5][0]~feeder_combout  = \U2|C2|reg_array[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N5
dffeas \U2|C2|reg_array_confregs[5][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~21 (
// Equation(s):
// \U2|C2|reg_array_txregs~21_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[6][0]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[5][0]~q )))

	.dataa(\U2|C2|reg_array_txregs[6][0]~q ),
	.datab(\U2|C2|reg_array_confregs[5][0]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~21_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~21 .lut_mask = 16'hAACC;
defparam \U2|C2|reg_array_txregs~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N15
dffeas \U2|C2|reg_array_txregs[5][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~15 (
// Equation(s):
// \U2|C2|reg_array_txregs~15_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[5][0]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[4][0]~q ))

	.dataa(\U2|C2|reg_array_confregs[4][0]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[5][0]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~15_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~15 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N5
dffeas \U2|C2|reg_array_txregs[4][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~10 (
// Equation(s):
// \U2|C2|reg_array_txregs~10_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[4][0]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[3][0]~q ))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_confregs[3][0]~q ),
	.datac(\U2|C2|reg_array_txregs[4][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~10_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~10 .lut_mask = 16'hE4E4;
defparam \U2|C2|reg_array_txregs~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N31
dffeas \U2|C2|reg_array_txregs[3][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N23
dffeas \U2|C2|reg_array[2][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N5
dffeas \U2|C2|reg_array_confregs[2][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~6 (
// Equation(s):
// \U2|C2|reg_array_txregs~6_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[3][0]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[2][0]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[3][0]~q ),
	.datad(\U2|C2|reg_array_confregs[2][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~6 .lut_mask = 16'hF5A0;
defparam \U2|C2|reg_array_txregs~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N9
dffeas \U2|C2|reg_array_txregs[2][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array[1][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][0]~feeder_combout  = \U2|C2|reg_array[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N17
dffeas \U2|C2|reg_array[1][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N1
dffeas \U2|C2|reg_array_confregs[1][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~3 (
// Equation(s):
// \U2|C2|reg_array_txregs~3_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[2][0]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[1][0]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[2][0]~q ),
	.datad(\U2|C2|reg_array_confregs[1][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~3 .lut_mask = 16'hF5A0;
defparam \U2|C2|reg_array_txregs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N27
dffeas \U2|C2|reg_array_txregs[1][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N6
cycloneive_lcell_comb \U2|C2|reg_array[0][0]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][0]~feeder_combout  = \U2|C2|reg_array[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][0]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N7
dffeas \U2|C2|reg_array[0][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N29
dffeas \U2|C2|reg_array_confregs[0][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~0 (
// Equation(s):
// \U2|C2|reg_array_txregs~0_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[1][0]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[0][0]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[1][0]~q ),
	.datad(\U2|C2|reg_array_confregs[0][0]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~0 .lut_mask = 16'hF5A0;
defparam \U2|C2|reg_array_txregs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N17
dffeas \U2|C2|reg_array_txregs[0][0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][0] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneive_lcell_comb \U2|C2|reg_array[10][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][1]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [1]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N19
dffeas \U2|C2|reg_array[10][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneive_lcell_comb \U2|C2|reg_array[9][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[9][1]~feeder_combout  = \U2|C2|reg_array[10][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[9][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N17
dffeas \U2|C2|reg_array[9][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \U2|C2|reg_array[8][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[8][1]~feeder_combout  = \U2|C2|reg_array[9][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[9][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[8][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N29
dffeas \U2|C2|reg_array[8][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N28
cycloneive_lcell_comb \U2|C2|reg_array[7][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][1]~feeder_combout  = \U2|C2|reg_array[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N29
dffeas \U2|C2|reg_array[7][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N0
cycloneive_lcell_comb \U2|C2|reg_array[6][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[6][1]~feeder_combout  = \U2|C2|reg_array[7][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[6][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N1
dffeas \U2|C2|reg_array[6][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array[5][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[5][1]~feeder_combout  = \U2|C2|reg_array[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[5][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N27
dffeas \U2|C2|reg_array[5][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N11
dffeas \U2|C2|reg_array[4][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N8
cycloneive_lcell_comb \U2|C2|reg_array[3][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[3][1]~feeder_combout  = \U2|C2|reg_array[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[3][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N9
dffeas \U2|C2|reg_array[3][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \U2|C2|reg_array[2][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[2][1]~feeder_combout  = \U2|C2|reg_array[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[2][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N29
dffeas \U2|C2|reg_array[2][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \U2|C2|reg_array[1][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][1]~feeder_combout  = \U2|C2|reg_array[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \U2|C2|reg_array[1][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array[0][1]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][1]~feeder_combout  = \U2|C2|reg_array[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \U2|C2|reg_array[0][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \U2|C2|reg_array_confregs[0][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N25
dffeas \U2|C2|reg_array_confregs[5][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
cycloneive_lcell_comb \U2|C2|reg_array_confregs[10][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[10][1]~feeder_combout  = \U2|C2|reg_array[10][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N25
dffeas \U2|C2|reg_array_confregs[10][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs[10][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[10][1]~feeder_combout  = \U2|C2|reg_array_confregs[10][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N19
dffeas \U2|C2|reg_array_txregs[10][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \U2|C2|reg_array_confregs[9][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N12
cycloneive_lcell_comb \U2|C2|reg_array_txregs~59 (
// Equation(s):
// \U2|C2|reg_array_txregs~59_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][1]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[10][1]~q ),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_confregs[9][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~59_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~59 .lut_mask = 16'hCFC0;
defparam \U2|C2|reg_array_txregs~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N13
dffeas \U2|C2|reg_array_txregs[9][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \U2|C2|reg_array_confregs[8][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~51 (
// Equation(s):
// \U2|C2|reg_array_txregs~51_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[9][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[8][1]~q )))

	.dataa(\U2|C2|reg_array_txregs[9][1]~q ),
	.datab(gnd),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_confregs[8][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~51_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~51 .lut_mask = 16'hAFA0;
defparam \U2|C2|reg_array_txregs~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N15
dffeas \U2|C2|reg_array_txregs[8][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N5
dffeas \U2|C2|reg_array_confregs[7][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~43 (
// Equation(s):
// \U2|C2|reg_array_txregs~43_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[8][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[7][1]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[8][1]~q ),
	.datad(\U2|C2|reg_array_confregs[7][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~43_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~43 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N9
dffeas \U2|C2|reg_array_txregs[7][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N10
cycloneive_lcell_comb \U2|C2|reg_array_confregs[6][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[6][1]~feeder_combout  = \U2|C2|reg_array[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N11
dffeas \U2|C2|reg_array_confregs[6][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~35 (
// Equation(s):
// \U2|C2|reg_array_txregs~35_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[7][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[6][1]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[7][1]~q ),
	.datad(\U2|C2|reg_array_confregs[6][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~35_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~35 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N31
dffeas \U2|C2|reg_array_txregs[6][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~27 (
// Equation(s):
// \U2|C2|reg_array_txregs~27_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][1]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][1]~q ))

	.dataa(\U2|C2|reg_array_confregs[5][1]~q ),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[6][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~27_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~27 .lut_mask = 16'hE2E2;
defparam \U2|C2|reg_array_txregs~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N29
dffeas \U2|C2|reg_array_txregs[5][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N15
dffeas \U2|C2|reg_array_confregs[4][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~20 (
// Equation(s):
// \U2|C2|reg_array_txregs~20_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[5][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[4][1]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[5][1]~q ),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_confregs[4][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~20_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~20 .lut_mask = 16'hCFC0;
defparam \U2|C2|reg_array_txregs~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N23
dffeas \U2|C2|reg_array_txregs[4][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][1]~feeder_combout  = \U2|C2|reg_array[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N7
dffeas \U2|C2|reg_array_confregs[3][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~14 (
// Equation(s):
// \U2|C2|reg_array_txregs~14_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[4][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[3][1]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[4][1]~q ),
	.datad(\U2|C2|reg_array_confregs[3][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~14_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~14 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N17
dffeas \U2|C2|reg_array_txregs[3][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][1]~feeder_combout  = \U2|C2|reg_array[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \U2|C2|reg_array_confregs[2][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~9 (
// Equation(s):
// \U2|C2|reg_array_txregs~9_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[3][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[2][1]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[3][1]~q ),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_confregs[2][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~9 .lut_mask = 16'hCFC0;
defparam \U2|C2|reg_array_txregs~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N27
dffeas \U2|C2|reg_array_txregs[2][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \U2|C2|reg_array_confregs[1][1]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[1][1]~feeder_combout  = \U2|C2|reg_array[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][1]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \U2|C2|reg_array_confregs[1][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~5 (
// Equation(s):
// \U2|C2|reg_array_txregs~5_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[2][1]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[1][1]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[2][1]~q ),
	.datad(\U2|C2|reg_array_confregs[1][1]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~5 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N5
dffeas \U2|C2|reg_array_txregs[1][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N10
cycloneive_lcell_comb \U2|C2|reg_array_txregs~2 (
// Equation(s):
// \U2|C2|reg_array_txregs~2_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[1][1]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[0][1]~q ))

	.dataa(\U2|C2|reg_array_confregs[0][1]~q ),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~2 .lut_mask = 16'hE2E2;
defparam \U2|C2|reg_array_txregs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y42_N11
dffeas \U2|C2|reg_array_txregs[0][1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][1] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \U2|C2|reg_array[10][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][2]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [2]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N5
dffeas \U2|C2|reg_array[10][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \U2|C2|reg_array[9][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N6
cycloneive_lcell_comb \U2|C2|reg_array[8][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[8][2]~feeder_combout  = \U2|C2|reg_array[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[9][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[8][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N7
dffeas \U2|C2|reg_array[8][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneive_lcell_comb \U2|C2|reg_array[7][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][2]~feeder_combout  = \U2|C2|reg_array[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \U2|C2|reg_array[7][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \U2|C2|reg_array[6][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[6][2]~feeder_combout  = \U2|C2|reg_array[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[6][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N9
dffeas \U2|C2|reg_array[6][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N17
dffeas \U2|C2|reg_array[5][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array[4][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][2]~feeder_combout  = \U2|C2|reg_array[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N23
dffeas \U2|C2|reg_array[4][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneive_lcell_comb \U2|C2|reg_array[3][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[3][2]~feeder_combout  = \U2|C2|reg_array[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[3][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N27
dffeas \U2|C2|reg_array[3][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N9
dffeas \U2|C2|reg_array[2][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \U2|C2|reg_array[1][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][2]~feeder_combout  = \U2|C2|reg_array[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N27
dffeas \U2|C2|reg_array[1][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \U2|C2|reg_array_confregs[1][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[1][2]~feeder_combout  = \U2|C2|reg_array[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N7
dffeas \U2|C2|reg_array_confregs[1][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][2]~feeder_combout  = \U2|C2|reg_array[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N1
dffeas \U2|C2|reg_array_confregs[3][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneive_lcell_comb \U2|C2|reg_array_confregs[4][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[4][2]~feeder_combout  = \U2|C2|reg_array[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \U2|C2|reg_array_confregs[4][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneive_lcell_comb \U2|C2|reg_array_confregs[5][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[5][2]~feeder_combout  = \U2|C2|reg_array[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N21
dffeas \U2|C2|reg_array_confregs[5][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N9
dffeas \U2|C2|reg_array_confregs[6][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N25
dffeas \U2|C2|reg_array_confregs[7][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \U2|C2|reg_array_confregs[8][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \U2|C2|reg_array_confregs[10][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs[10][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[10][2]~feeder_combout  = \U2|C2|reg_array_confregs[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N27
dffeas \U2|C2|reg_array_txregs[10][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N5
dffeas \U2|C2|reg_array_confregs[9][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~65 (
// Equation(s):
// \U2|C2|reg_array_txregs~65_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][2]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][2]~q )))

	.dataa(\U2|C2|reg_array_txregs[10][2]~q ),
	.datab(\U2|C2|reg_array_confregs[9][2]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~65_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~65 .lut_mask = 16'hAACC;
defparam \U2|C2|reg_array_txregs~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N29
dffeas \U2|C2|reg_array_txregs[9][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~58 (
// Equation(s):
// \U2|C2|reg_array_txregs~58_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[9][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[8][2]~q ))

	.dataa(\U2|C2|reg_array_confregs[8][2]~q ),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[9][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~58_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~58 .lut_mask = 16'hE2E2;
defparam \U2|C2|reg_array_txregs~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N27
dffeas \U2|C2|reg_array_txregs[8][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~50 (
// Equation(s):
// \U2|C2|reg_array_txregs~50_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][2]~q ))

	.dataa(\U2|C2|reg_array_confregs[7][2]~q ),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[8][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~50_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~50 .lut_mask = 16'hE2E2;
defparam \U2|C2|reg_array_txregs~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N9
dffeas \U2|C2|reg_array_txregs[7][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~42 (
// Equation(s):
// \U2|C2|reg_array_txregs~42_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[7][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[6][2]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[6][2]~q ),
	.datad(\U2|C2|reg_array_txregs[7][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~42_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~42 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N23
dffeas \U2|C2|reg_array_txregs[6][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~34 (
// Equation(s):
// \U2|C2|reg_array_txregs~34_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][2]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[5][2]~q ),
	.datac(\U2|C2|reg_array_txregs[6][2]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~34_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~34 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N5
dffeas \U2|C2|reg_array_txregs[5][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~26 (
// Equation(s):
// \U2|C2|reg_array_txregs~26_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[5][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[4][2]~q ))

	.dataa(\U2|C2|reg_array_confregs[4][2]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[5][2]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~26_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~26 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N27
dffeas \U2|C2|reg_array_txregs[4][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N12
cycloneive_lcell_comb \U2|C2|reg_array_txregs~19 (
// Equation(s):
// \U2|C2|reg_array_txregs~19_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[4][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[3][2]~q ))

	.dataa(\U2|C2|reg_array_confregs[3][2]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[4][2]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~19_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~19 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N13
dffeas \U2|C2|reg_array_txregs[3][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][2]~feeder_combout  = \U2|C2|reg_array[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \U2|C2|reg_array_confregs[2][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~13 (
// Equation(s):
// \U2|C2|reg_array_txregs~13_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[3][2]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[2][2]~q )))

	.dataa(\U2|C2|reg_array_txregs[3][2]~q ),
	.datab(\U2|C2|reg_array_confregs[2][2]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~13_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~13 .lut_mask = 16'hAACC;
defparam \U2|C2|reg_array_txregs~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N31
dffeas \U2|C2|reg_array_txregs[2][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array_txregs~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~8 (
// Equation(s):
// \U2|C2|reg_array_txregs~8_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[2][2]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[1][2]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[1][2]~q ),
	.datad(\U2|C2|reg_array_txregs[2][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~8 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N9
dffeas \U2|C2|reg_array_txregs[1][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array[0][2]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][2]~feeder_combout  = \U2|C2|reg_array[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \U2|C2|reg_array[0][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][2]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][2]~feeder_combout  = \U2|C2|reg_array[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][2]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \U2|C2|reg_array_confregs[0][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~4 (
// Equation(s):
// \U2|C2|reg_array_txregs~4_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[1][2]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[0][2]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[1][2]~q ),
	.datad(\U2|C2|reg_array_confregs[0][2]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~4 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N15
dffeas \U2|C2|reg_array_txregs[0][2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][2] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N13
dffeas \U2|C2|reg_array[10][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N19
dffeas \U2|C2|reg_array[9][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneive_lcell_comb \U2|C2|reg_array[8][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[8][3]~feeder_combout  = \U2|C2|reg_array[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[9][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[8][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N27
dffeas \U2|C2|reg_array[8][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \U2|C2|reg_array[7][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][3]~feeder_combout  = \U2|C2|reg_array[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N23
dffeas \U2|C2|reg_array[7][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneive_lcell_comb \U2|C2|reg_array[6][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[6][3]~feeder_combout  = \U2|C2|reg_array[7][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[6][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N25
dffeas \U2|C2|reg_array[6][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneive_lcell_comb \U2|C2|reg_array[5][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[5][3]~feeder_combout  = \U2|C2|reg_array[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[5][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N29
dffeas \U2|C2|reg_array[5][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneive_lcell_comb \U2|C2|reg_array[4][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][3]~feeder_combout  = \U2|C2|reg_array[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N31
dffeas \U2|C2|reg_array[4][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N3
dffeas \U2|C2|reg_array[3][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \U2|C2|reg_array[2][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[2][3]~feeder_combout  = \U2|C2|reg_array[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[2][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N15
dffeas \U2|C2|reg_array[2][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \U2|C2|reg_array[1][3]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][3]~feeder_combout  = \U2|C2|reg_array[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N1
dffeas \U2|C2|reg_array[1][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N3
dffeas \U2|C2|reg_array[0][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][3]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][3]~feeder_combout  = \U2|C2|reg_array[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N1
dffeas \U2|C2|reg_array_confregs[0][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \U2|C2|reg_array_confregs[1][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][3]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][3]~feeder_combout  = \U2|C2|reg_array[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N31
dffeas \U2|C2|reg_array_confregs[2][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N4
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][3]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][3]~feeder_combout  = \U2|C2|reg_array[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N5
dffeas \U2|C2|reg_array_confregs[3][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N31
dffeas \U2|C2|reg_array_confregs[4][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N11
dffeas \U2|C2|reg_array_confregs[6][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N25
dffeas \U2|C2|reg_array_confregs[7][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N3
dffeas \U2|C2|reg_array_confregs[8][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \U2|C2|reg_array_confregs[10][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs[10][3]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[10][3]~feeder_combout  = \U2|C2|reg_array_confregs[10][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][3]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N31
dffeas \U2|C2|reg_array_txregs[10][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N9
dffeas \U2|C2|reg_array_confregs[9][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~70 (
// Equation(s):
// \U2|C2|reg_array_txregs~70_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][3]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][3]~q )))

	.dataa(\U2|C2|reg_array_txregs[10][3]~q ),
	.datab(\U2|C2|reg_array_confregs[9][3]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~70_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~70 .lut_mask = 16'hAACC;
defparam \U2|C2|reg_array_txregs~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N17
dffeas \U2|C2|reg_array_txregs[9][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~64 (
// Equation(s):
// \U2|C2|reg_array_txregs~64_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[9][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[8][3]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[8][3]~q ),
	.datad(\U2|C2|reg_array_txregs[9][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~64_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~64 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N23
dffeas \U2|C2|reg_array_txregs[8][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~57 (
// Equation(s):
// \U2|C2|reg_array_txregs~57_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][3]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[7][3]~q ),
	.datac(\U2|C2|reg_array_txregs[8][3]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~57_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~57 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N29
dffeas \U2|C2|reg_array_txregs[7][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~49 (
// Equation(s):
// \U2|C2|reg_array_txregs~49_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[7][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[6][3]~q ))

	.dataa(\U2|C2|reg_array_confregs[6][3]~q ),
	.datab(\U2|C2|reg_array_txregs[7][3]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~49_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~49 .lut_mask = 16'hCCAA;
defparam \U2|C2|reg_array_txregs~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N15
dffeas \U2|C2|reg_array_txregs[6][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N13
dffeas \U2|C2|reg_array_confregs[5][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \U2|C2|reg_array_txregs~41 (
// Equation(s):
// \U2|C2|reg_array_txregs~41_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[6][3]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[5][3]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[6][3]~q ),
	.datad(\U2|C2|reg_array_confregs[5][3]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~41_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~41 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N25
dffeas \U2|C2|reg_array_txregs[5][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~33 (
// Equation(s):
// \U2|C2|reg_array_txregs~33_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[5][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[4][3]~q ))

	.dataa(\U2|C2|reg_array_confregs[4][3]~q ),
	.datab(\U2|C2|reg_array_txregs[5][3]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~33_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~33 .lut_mask = 16'hCCAA;
defparam \U2|C2|reg_array_txregs~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N31
dffeas \U2|C2|reg_array_txregs[4][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~25 (
// Equation(s):
// \U2|C2|reg_array_txregs~25_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[4][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[3][3]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[3][3]~q ),
	.datac(\U2|C2|reg_array_txregs[4][3]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~25_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~25 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N9
dffeas \U2|C2|reg_array_txregs[3][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~18 (
// Equation(s):
// \U2|C2|reg_array_txregs~18_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[3][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[2][3]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[2][3]~q ),
	.datac(\U2|C2|reg_array_txregs[3][3]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~18_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~18 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N27
dffeas \U2|C2|reg_array_txregs[2][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~12 (
// Equation(s):
// \U2|C2|reg_array_txregs~12_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[2][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[1][3]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[1][3]~q ),
	.datac(\U2|C2|reg_array_txregs[2][3]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~12 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N5
dffeas \U2|C2|reg_array_txregs[1][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneive_lcell_comb \U2|C2|reg_array_txregs~7 (
// Equation(s):
// \U2|C2|reg_array_txregs~7_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[1][3]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[0][3]~q ))

	.dataa(\U2|C2|reg_array_confregs[0][3]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[1][3]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~7 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N3
dffeas \U2|C2|reg_array_txregs[0][3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][3] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \U2|C2|reg_array[10][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][4]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [4]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N11
dffeas \U2|C2|reg_array[10][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \U2|C2|reg_array[9][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[9][4]~feeder_combout  = \U2|C2|reg_array[10][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[9][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N9
dffeas \U2|C2|reg_array[9][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N17
dffeas \U2|C2|reg_array[8][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \U2|C2|reg_array[7][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][4]~feeder_combout  = \U2|C2|reg_array[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N21
dffeas \U2|C2|reg_array[7][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneive_lcell_comb \U2|C2|reg_array[6][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[6][4]~feeder_combout  = \U2|C2|reg_array[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[6][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N7
dffeas \U2|C2|reg_array[6][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
cycloneive_lcell_comb \U2|C2|reg_array[5][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[5][4]~feeder_combout  = \U2|C2|reg_array[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[5][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \U2|C2|reg_array[5][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N8
cycloneive_lcell_comb \U2|C2|reg_array[4][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][4]~feeder_combout  = \U2|C2|reg_array[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N9
dffeas \U2|C2|reg_array[4][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N23
dffeas \U2|C2|reg_array[3][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N21
dffeas \U2|C2|reg_array[2][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
cycloneive_lcell_comb \U2|C2|reg_array[1][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][4]~feeder_combout  = \U2|C2|reg_array[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N19
dffeas \U2|C2|reg_array[1][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N26
cycloneive_lcell_comb \U2|C2|reg_array[0][4]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][4]~feeder_combout  = \U2|C2|reg_array[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N27
dffeas \U2|C2|reg_array[0][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][4]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][4]~feeder_combout  = \U2|C2|reg_array[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N21
dffeas \U2|C2|reg_array_confregs[0][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N31
dffeas \U2|C2|reg_array_confregs[1][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][4]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][4]~feeder_combout  = \U2|C2|reg_array[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N3
dffeas \U2|C2|reg_array_confregs[3][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_confregs[4][4]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[4][4]~feeder_combout  = \U2|C2|reg_array[4][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N31
dffeas \U2|C2|reg_array_confregs[4][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N11
dffeas \U2|C2|reg_array_confregs[5][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N29
dffeas \U2|C2|reg_array_confregs[6][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N3
dffeas \U2|C2|reg_array_confregs[7][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N13
dffeas \U2|C2|reg_array_confregs[10][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N13
dffeas \U2|C2|reg_array_txregs[10][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array_confregs[10][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N17
dffeas \U2|C2|reg_array_confregs[9][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneive_lcell_comb \U2|C2|reg_array_txregs~74 (
// Equation(s):
// \U2|C2|reg_array_txregs~74_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][4]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][4]~q )))

	.dataa(\U2|C2|reg_array_txregs[10][4]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~74_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~74 .lut_mask = 16'hAAF0;
defparam \U2|C2|reg_array_txregs~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N25
dffeas \U2|C2|reg_array_txregs[9][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N31
dffeas \U2|C2|reg_array_confregs[8][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~69 (
// Equation(s):
// \U2|C2|reg_array_txregs~69_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[9][4]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[8][4]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_txregs[9][4]~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[8][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~69_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~69 .lut_mask = 16'hDD88;
defparam \U2|C2|reg_array_txregs~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N31
dffeas \U2|C2|reg_array_txregs[8][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~63 (
// Equation(s):
// \U2|C2|reg_array_txregs~63_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][4]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[7][4]~q ),
	.datac(\U2|C2|reg_array_txregs[8][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~63_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~63 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \U2|C2|reg_array_txregs[7][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~56 (
// Equation(s):
// \U2|C2|reg_array_txregs~56_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[7][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[6][4]~q ))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_confregs[6][4]~q ),
	.datac(\U2|C2|reg_array_txregs[7][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~56_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~56 .lut_mask = 16'hE4E4;
defparam \U2|C2|reg_array_txregs~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N5
dffeas \U2|C2|reg_array_txregs[6][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~48 (
// Equation(s):
// \U2|C2|reg_array_txregs~48_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][4]~q ))

	.dataa(\U2|C2|reg_array_confregs[5][4]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[6][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~48_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~48 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N23
dffeas \U2|C2|reg_array_txregs[5][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~40 (
// Equation(s):
// \U2|C2|reg_array_txregs~40_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[5][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[4][4]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[4][4]~q ),
	.datac(\U2|C2|reg_array_txregs[5][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~40_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~40 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \U2|C2|reg_array_txregs[4][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~32 (
// Equation(s):
// \U2|C2|reg_array_txregs~32_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[4][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[3][4]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[3][4]~q ),
	.datac(\U2|C2|reg_array_txregs[4][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~32_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~32 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N29
dffeas \U2|C2|reg_array_txregs[3][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][4]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][4]~feeder_combout  = \U2|C2|reg_array[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][4]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \U2|C2|reg_array_confregs[2][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~24 (
// Equation(s):
// \U2|C2|reg_array_txregs~24_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[3][4]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[2][4]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[3][4]~q ),
	.datac(\U2|C2|reg_array_confregs[2][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~24_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~24 .lut_mask = 16'hCCF0;
defparam \U2|C2|reg_array_txregs~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N15
dffeas \U2|C2|reg_array_txregs[2][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \U2|C2|reg_array_txregs~17 (
// Equation(s):
// \U2|C2|reg_array_txregs~17_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[2][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[1][4]~q ))

	.dataa(\U2|C2|reg_array_confregs[1][4]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[2][4]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~17_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~17 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \U2|C2|reg_array_txregs[1][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~11 (
// Equation(s):
// \U2|C2|reg_array_txregs~11_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[1][4]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[0][4]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[0][4]~q ),
	.datad(\U2|C2|reg_array_txregs[1][4]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~11_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~11 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N27
dffeas \U2|C2|reg_array_txregs[0][4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][4] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \U2|C2|reg_array[10][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][5]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [5]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N5
dffeas \U2|C2|reg_array[10][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N17
dffeas \U2|C2|reg_array[9][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \U2|C2|reg_array[8][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[8][5]~feeder_combout  = \U2|C2|reg_array[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[9][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[8][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N1
dffeas \U2|C2|reg_array[8][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \U2|C2|reg_array[7][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][5]~feeder_combout  = \U2|C2|reg_array[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \U2|C2|reg_array[7][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \U2|C2|reg_array[6][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[6][5]~feeder_combout  = \U2|C2|reg_array[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[6][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \U2|C2|reg_array[6][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N29
dffeas \U2|C2|reg_array[5][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \U2|C2|reg_array[4][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][5]~feeder_combout  = \U2|C2|reg_array[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N11
dffeas \U2|C2|reg_array[4][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \U2|C2|reg_array[3][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[3][5]~feeder_combout  = \U2|C2|reg_array[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[3][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N3
dffeas \U2|C2|reg_array[3][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \U2|C2|reg_array[2][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[2][5]~feeder_combout  = \U2|C2|reg_array[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[2][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N21
dffeas \U2|C2|reg_array[2][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \U2|C2|reg_array[1][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \U2|C2|reg_array[0][5]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][5]~feeder_combout  = \U2|C2|reg_array[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N3
dffeas \U2|C2|reg_array[0][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][5]~feeder_combout  = \U2|C2|reg_array[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N3
dffeas \U2|C2|reg_array_confregs[0][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \U2|C2|reg_array_confregs[1][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[1][5]~feeder_combout  = \U2|C2|reg_array[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N7
dffeas \U2|C2|reg_array_confregs[1][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][5]~feeder_combout  = \U2|C2|reg_array[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N19
dffeas \U2|C2|reg_array_confregs[2][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][5]~feeder_combout  = \U2|C2|reg_array[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N11
dffeas \U2|C2|reg_array_confregs[3][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \U2|C2|reg_array_confregs[5][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[5][5]~feeder_combout  = \U2|C2|reg_array[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \U2|C2|reg_array_confregs[5][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \U2|C2|reg_array_confregs[10][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N23
dffeas \U2|C2|reg_array_txregs[10][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array_confregs[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N29
dffeas \U2|C2|reg_array_confregs[9][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~77 (
// Equation(s):
// \U2|C2|reg_array_txregs~77_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][5]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][5]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[10][5]~q ),
	.datad(\U2|C2|reg_array_confregs[9][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~77_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~77 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N23
dffeas \U2|C2|reg_array_txregs[9][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \U2|C2|reg_array_confregs[8][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~73 (
// Equation(s):
// \U2|C2|reg_array_txregs~73_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[9][5]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[8][5]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[9][5]~q ),
	.datad(\U2|C2|reg_array_confregs[8][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~73_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~73 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \U2|C2|reg_array_txregs[8][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_confregs[7][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[7][5]~feeder_combout  = \U2|C2|reg_array[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[7][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N31
dffeas \U2|C2|reg_array_confregs[7][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \U2|C2|reg_array_txregs~68 (
// Equation(s):
// \U2|C2|reg_array_txregs~68_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[8][5]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[7][5]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[8][5]~q ),
	.datac(\U2|C2|reg_array_confregs[7][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~68_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~68 .lut_mask = 16'hCCF0;
defparam \U2|C2|reg_array_txregs~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N27
dffeas \U2|C2|reg_array_txregs[7][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N1
dffeas \U2|C2|reg_array_confregs[6][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~62 (
// Equation(s):
// \U2|C2|reg_array_txregs~62_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[7][5]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[6][5]~q )))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_txregs[7][5]~q ),
	.datad(\U2|C2|reg_array_confregs[6][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~62_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~62 .lut_mask = 16'hF3C0;
defparam \U2|C2|reg_array_txregs~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N17
dffeas \U2|C2|reg_array_txregs[6][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs~55 (
// Equation(s):
// \U2|C2|reg_array_txregs~55_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][5]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][5]~q ))

	.dataa(\U2|C2|reg_array_confregs[5][5]~q ),
	.datab(\U2|C2|reg_array_txregs[6][5]~q ),
	.datac(gnd),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~55_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~55 .lut_mask = 16'hCCAA;
defparam \U2|C2|reg_array_txregs~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N19
dffeas \U2|C2|reg_array_txregs[5][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \U2|C2|reg_array_confregs[4][5]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[4][5]~feeder_combout  = \U2|C2|reg_array[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][5]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][5]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N29
dffeas \U2|C2|reg_array_confregs[4][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~47 (
// Equation(s):
// \U2|C2|reg_array_txregs~47_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[5][5]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[4][5]~q )))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_txregs[5][5]~q ),
	.datac(\U2|C2|reg_array_confregs[4][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~47_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~47 .lut_mask = 16'hCCF0;
defparam \U2|C2|reg_array_txregs~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N5
dffeas \U2|C2|reg_array_txregs[4][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~39 (
// Equation(s):
// \U2|C2|reg_array_txregs~39_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[4][5]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[3][5]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[3][5]~q ),
	.datac(\U2|C2|reg_array_txregs[4][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~39_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~39 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N31
dffeas \U2|C2|reg_array_txregs[3][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~31 (
// Equation(s):
// \U2|C2|reg_array_txregs~31_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[3][5]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[2][5]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[2][5]~q ),
	.datac(\U2|C2|reg_array_txregs[3][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~31_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~31 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \U2|C2|reg_array_txregs[2][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~23 (
// Equation(s):
// \U2|C2|reg_array_txregs~23_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[2][5]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[1][5]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[1][5]~q ),
	.datac(\U2|C2|reg_array_txregs[2][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~23_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~23 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N15
dffeas \U2|C2|reg_array_txregs[1][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \U2|C2|reg_array_txregs~16 (
// Equation(s):
// \U2|C2|reg_array_txregs~16_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[1][5]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[0][5]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[0][5]~q ),
	.datac(\U2|C2|reg_array_txregs[1][5]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~16_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~16 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N1
dffeas \U2|C2|reg_array_txregs[0][5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][5] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N7
dffeas \U2|C2|reg_array[10][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C1|U1|b0_rxdw_r [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
cycloneive_lcell_comb \U2|C2|reg_array[9][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[9][6]~feeder_combout  = \U2|C2|reg_array[10][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[9][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N15
dffeas \U2|C2|reg_array[9][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N3
dffeas \U2|C2|reg_array[8][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N30
cycloneive_lcell_comb \U2|C2|reg_array[7][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][6]~feeder_combout  = \U2|C2|reg_array[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N31
dffeas \U2|C2|reg_array[7][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N25
dffeas \U2|C2|reg_array[6][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N12
cycloneive_lcell_comb \U2|C2|reg_array[5][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[5][6]~feeder_combout  = \U2|C2|reg_array[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[5][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \U2|C2|reg_array[5][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N4
cycloneive_lcell_comb \U2|C2|reg_array[4][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][6]~feeder_combout  = \U2|C2|reg_array[5][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N5
dffeas \U2|C2|reg_array[4][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N11
dffeas \U2|C2|reg_array[3][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
cycloneive_lcell_comb \U2|C2|reg_array[2][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[2][6]~feeder_combout  = \U2|C2|reg_array[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[2][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N1
dffeas \U2|C2|reg_array[2][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \U2|C2|reg_array[1][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][6]~feeder_combout  = \U2|C2|reg_array[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \U2|C2|reg_array[1][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \U2|C2|reg_array[0][6]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][6]~feeder_combout  = \U2|C2|reg_array[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N27
dffeas \U2|C2|reg_array[0][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][6]~feeder_combout  = \U2|C2|reg_array[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N25
dffeas \U2|C2|reg_array_confregs[0][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \U2|C2|reg_array_confregs[1][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[1][6]~feeder_combout  = \U2|C2|reg_array[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \U2|C2|reg_array_confregs[1][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][6]~feeder_combout  = \U2|C2|reg_array[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N11
dffeas \U2|C2|reg_array_confregs[2][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N7
dffeas \U2|C2|reg_array_confregs[5][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N17
dffeas \U2|C2|reg_array_confregs[7][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N11
dffeas \U2|C2|reg_array_confregs[8][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \U2|C2|reg_array_confregs[9][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y43_N19
dffeas \U2|C2|reg_array_confregs[10][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneive_lcell_comb \U2|C2|reg_array_txregs[10][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[10][6]~feeder_combout  = \U2|C2|reg_array_confregs[10][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N21
dffeas \U2|C2|reg_array_txregs[10][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N14
cycloneive_lcell_comb \U2|C2|reg_array_txregs~79 (
// Equation(s):
// \U2|C2|reg_array_txregs~79_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[10][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[9][6]~q ))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_confregs[9][6]~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_txregs[10][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~79_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~79 .lut_mask = 16'hEE44;
defparam \U2|C2|reg_array_txregs~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N9
dffeas \U2|C2|reg_array_txregs[9][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array_txregs~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~76 (
// Equation(s):
// \U2|C2|reg_array_txregs~76_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[9][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[8][6]~q ))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_confregs[8][6]~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_txregs[9][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~76_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~76 .lut_mask = 16'hEE44;
defparam \U2|C2|reg_array_txregs~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs[8][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[8][6]~feeder_combout  = \U2|C2|reg_array_txregs~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_txregs~76_combout ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N19
dffeas \U2|C2|reg_array_txregs[8][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs~72 (
// Equation(s):
// \U2|C2|reg_array_txregs~72_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][6]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[7][6]~q ),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_txregs[8][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~72_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~72 .lut_mask = 16'hFC0C;
defparam \U2|C2|reg_array_txregs~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N19
dffeas \U2|C2|reg_array_txregs[7][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N3
dffeas \U2|C2|reg_array_confregs[6][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N20
cycloneive_lcell_comb \U2|C2|reg_array_txregs~67 (
// Equation(s):
// \U2|C2|reg_array_txregs~67_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[7][6]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[6][6]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_txregs[7][6]~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[6][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~67_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~67 .lut_mask = 16'hDD88;
defparam \U2|C2|reg_array_txregs~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N24
cycloneive_lcell_comb \U2|C2|reg_array_txregs[6][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[6][6]~feeder_combout  = \U2|C2|reg_array_txregs~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_txregs~67_combout ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N25
dffeas \U2|C2|reg_array_txregs[6][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N8
cycloneive_lcell_comb \U2|C2|reg_array_txregs~61 (
// Equation(s):
// \U2|C2|reg_array_txregs~61_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][6]~q ))

	.dataa(\U2|C2|reg_array_confregs[5][6]~q ),
	.datab(gnd),
	.datac(\U2|C3|C3|state.desplaza~q ),
	.datad(\U2|C2|reg_array_txregs[6][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~61_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~61 .lut_mask = 16'hFA0A;
defparam \U2|C2|reg_array_txregs~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N9
dffeas \U2|C2|reg_array_txregs[5][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N27
dffeas \U2|C2|reg_array_confregs[4][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~54 (
// Equation(s):
// \U2|C2|reg_array_txregs~54_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[5][6]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[4][6]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[5][6]~q ),
	.datad(\U2|C2|reg_array_confregs[4][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~54_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~54 .lut_mask = 16'hF5A0;
defparam \U2|C2|reg_array_txregs~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N23
dffeas \U2|C2|reg_array_txregs[4][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneive_lcell_comb \U2|C2|reg_array_confregs[3][6]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[3][6]~feeder_combout  = \U2|C2|reg_array[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[3][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][6]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N13
dffeas \U2|C2|reg_array_confregs[3][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N12
cycloneive_lcell_comb \U2|C2|reg_array_txregs~46 (
// Equation(s):
// \U2|C2|reg_array_txregs~46_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[4][6]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[3][6]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[4][6]~q ),
	.datad(\U2|C2|reg_array_confregs[3][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~46_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~46 .lut_mask = 16'hF5A0;
defparam \U2|C2|reg_array_txregs~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N13
dffeas \U2|C2|reg_array_txregs[3][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~38 (
// Equation(s):
// \U2|C2|reg_array_txregs~38_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[3][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[2][6]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[2][6]~q ),
	.datad(\U2|C2|reg_array_txregs[3][6]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~38_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~38 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N23
dffeas \U2|C2|reg_array_txregs[2][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~30 (
// Equation(s):
// \U2|C2|reg_array_txregs~30_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[2][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[1][6]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[1][6]~q ),
	.datac(\U2|C2|reg_array_txregs[2][6]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~30_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~30 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N5
dffeas \U2|C2|reg_array_txregs[1][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~22 (
// Equation(s):
// \U2|C2|reg_array_txregs~22_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[1][6]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[0][6]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[0][6]~q ),
	.datac(\U2|C2|reg_array_txregs[1][6]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~22_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~22 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N31
dffeas \U2|C2|reg_array_txregs[0][6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][6] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N10
cycloneive_lcell_comb \U2|C2|reg_array[10][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[10][7]~feeder_combout  = \U2|C1|U1|b0_rxdw_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C1|U1|b0_rxdw_r [7]),
	.cin(gnd),
	.combout(\U2|C2|reg_array[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[10][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N11
dffeas \U2|C2|reg_array[10][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[10][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
cycloneive_lcell_comb \U2|C2|reg_array[9][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[9][7]~feeder_combout  = \U2|C2|reg_array[10][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[10][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[9][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N1
dffeas \U2|C2|reg_array[9][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[9][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneive_lcell_comb \U2|C2|reg_array[8][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[8][7]~feeder_combout  = \U2|C2|reg_array[9][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[9][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[8][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N21
dffeas \U2|C2|reg_array[8][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[8][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
cycloneive_lcell_comb \U2|C2|reg_array[7][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[7][7]~feeder_combout  = \U2|C2|reg_array[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[8][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[7][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N27
dffeas \U2|C2|reg_array[7][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[7][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N3
dffeas \U2|C2|reg_array[6][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[6][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
cycloneive_lcell_comb \U2|C2|reg_array[5][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[5][7]~feeder_combout  = \U2|C2|reg_array[6][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[6][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[5][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N29
dffeas \U2|C2|reg_array[5][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[5][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N12
cycloneive_lcell_comb \U2|C2|reg_array[4][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[4][7]~feeder_combout  = \U2|C2|reg_array[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[4][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N13
dffeas \U2|C2|reg_array[4][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[4][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array[3][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[3][7]~feeder_combout  = \U2|C2|reg_array[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[3][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N31
dffeas \U2|C2|reg_array[3][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[3][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y43_N25
dffeas \U2|C2|reg_array[2][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[2][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N16
cycloneive_lcell_comb \U2|C2|reg_array_confregs[2][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[2][7]~feeder_combout  = \U2|C2|reg_array[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N17
dffeas \U2|C2|reg_array_confregs[2][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[2][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneive_lcell_comb \U2|C2|reg_array_confregs[4][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[4][7]~feeder_combout  = \U2|C2|reg_array[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[4][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N1
dffeas \U2|C2|reg_array_confregs[4][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[4][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N12
cycloneive_lcell_comb \U2|C2|reg_array_confregs[5][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[5][7]~feeder_combout  = \U2|C2|reg_array[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[5][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N13
dffeas \U2|C2|reg_array_confregs[5][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[5][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N15
dffeas \U2|C2|reg_array_confregs[6][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[6][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y43_N21
dffeas \U2|C2|reg_array_confregs[7][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[7][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N7
dffeas \U2|C2|reg_array_confregs[8][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[8][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N7
dffeas \U2|C2|reg_array_confregs[10][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[10][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[10][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs[10][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[10][7]~feeder_combout  = \U2|C2|reg_array_confregs[10][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N19
dffeas \U2|C2|reg_array_txregs[10][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C3|state.carga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[10][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \U2|C2|reg_array_confregs[9][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[9][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[9][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array_txregs~80 (
// Equation(s):
// \U2|C2|reg_array_txregs~80_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[10][7]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[9][7]~q )))

	.dataa(\U2|C2|reg_array_txregs[10][7]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~80_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~80 .lut_mask = 16'hAAF0;
defparam \U2|C2|reg_array_txregs~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N23
dffeas \U2|C2|reg_array_txregs[9][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[9][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N28
cycloneive_lcell_comb \U2|C2|reg_array_txregs~78 (
// Equation(s):
// \U2|C2|reg_array_txregs~78_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[9][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[8][7]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[8][7]~q ),
	.datac(\U2|C2|reg_array_txregs[9][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~78_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~78 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N29
dffeas \U2|C2|reg_array_txregs[8][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[8][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N10
cycloneive_lcell_comb \U2|C2|reg_array_txregs~75 (
// Equation(s):
// \U2|C2|reg_array_txregs~75_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[8][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[7][7]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[7][7]~q ),
	.datad(\U2|C2|reg_array_txregs[8][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~75_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~75 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N11
dffeas \U2|C2|reg_array_txregs[7][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[7][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N4
cycloneive_lcell_comb \U2|C2|reg_array_txregs~71 (
// Equation(s):
// \U2|C2|reg_array_txregs~71_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[7][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[6][7]~q ))

	.dataa(gnd),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(\U2|C2|reg_array_confregs[6][7]~q ),
	.datad(\U2|C2|reg_array_txregs[7][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~71_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~71 .lut_mask = 16'hFC30;
defparam \U2|C2|reg_array_txregs~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N5
dffeas \U2|C2|reg_array_txregs[6][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[6][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N10
cycloneive_lcell_comb \U2|C2|reg_array_txregs~66 (
// Equation(s):
// \U2|C2|reg_array_txregs~66_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[6][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[5][7]~q ))

	.dataa(\U2|C2|reg_array_confregs[5][7]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_txregs[6][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~66_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~66 .lut_mask = 16'hF0AA;
defparam \U2|C2|reg_array_txregs~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N11
dffeas \U2|C2|reg_array_txregs[5][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[5][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N2
cycloneive_lcell_comb \U2|C2|reg_array_txregs~60 (
// Equation(s):
// \U2|C2|reg_array_txregs~60_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[5][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[4][7]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[4][7]~q ),
	.datac(\U2|C2|reg_array_txregs[5][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~60_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~60 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N20
cycloneive_lcell_comb \U2|C2|reg_array_txregs[4][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_txregs[4][7]~feeder_combout  = \U2|C2|reg_array_txregs~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_txregs~60_combout ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_txregs[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N21
dffeas \U2|C2|reg_array_txregs[4][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[4][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N23
dffeas \U2|C2|reg_array_confregs[3][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|C2|reg_array[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[3][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~53 (
// Equation(s):
// \U2|C2|reg_array_txregs~53_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[4][7]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[3][7]~q )))

	.dataa(\U2|C2|reg_array_txregs[4][7]~q ),
	.datab(\U2|C3|C3|state.desplaza~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[3][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~53_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~53 .lut_mask = 16'hBB88;
defparam \U2|C2|reg_array_txregs~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N17
dffeas \U2|C2|reg_array_txregs[3][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[3][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N30
cycloneive_lcell_comb \U2|C2|reg_array_txregs~45 (
// Equation(s):
// \U2|C2|reg_array_txregs~45_combout  = (\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_txregs[3][7]~q ))) # (!\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_confregs[2][7]~q ))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[2][7]~q ),
	.datac(\U2|C2|reg_array_txregs[3][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~45_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~45 .lut_mask = 16'hF0CC;
defparam \U2|C2|reg_array_txregs~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N31
dffeas \U2|C2|reg_array_txregs[2][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[2][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
cycloneive_lcell_comb \U2|C2|reg_array[1][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[1][7]~feeder_combout  = \U2|C2|reg_array[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[2][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[1][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N23
dffeas \U2|C2|reg_array[1][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[1][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \U2|C2|reg_array_confregs[1][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[1][7]~feeder_combout  = \U2|C2|reg_array[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N25
dffeas \U2|C2|reg_array_confregs[1][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[1][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \U2|C2|reg_array_txregs~37 (
// Equation(s):
// \U2|C2|reg_array_txregs~37_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[2][7]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[1][7]~q )))

	.dataa(\U2|C2|reg_array_txregs[2][7]~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[1][7]~q ),
	.datad(\U2|C3|C3|state.desplaza~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~37_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~37 .lut_mask = 16'hAAF0;
defparam \U2|C2|reg_array_txregs~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N19
dffeas \U2|C2|reg_array_txregs[1][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[1][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \U2|C2|reg_array[0][7]~feeder (
// Equation(s):
// \U2|C2|reg_array[0][7]~feeder_combout  = \U2|C2|reg_array[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array[0][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N1
dffeas \U2|C2|reg_array[0][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.registro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array[0][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \U2|C2|reg_array_confregs[0][7]~feeder (
// Equation(s):
// \U2|C2|reg_array_confregs[0][7]~feeder_combout  = \U2|C2|reg_array[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array[0][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_confregs[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][7]~feeder .lut_mask = 16'hFF00;
defparam \U2|C2|reg_array_confregs[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N19
dffeas \U2|C2|reg_array_confregs[0][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_confregs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C3|C2|state.fin_registros~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_confregs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_confregs[0][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_confregs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \U2|C2|reg_array_txregs~29 (
// Equation(s):
// \U2|C2|reg_array_txregs~29_combout  = (\U2|C3|C3|state.desplaza~q  & (\U2|C2|reg_array_txregs[1][7]~q )) # (!\U2|C3|C3|state.desplaza~q  & ((\U2|C2|reg_array_confregs[0][7]~q )))

	.dataa(\U2|C3|C3|state.desplaza~q ),
	.datab(\U2|C2|reg_array_txregs[1][7]~q ),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[0][7]~q ),
	.cin(gnd),
	.combout(\U2|C2|reg_array_txregs~29_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C2|reg_array_txregs~29 .lut_mask = 16'hDD88;
defparam \U2|C2|reg_array_txregs~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N17
dffeas \U2|C2|reg_array_txregs[0][7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C2|reg_array_txregs~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|C2|reg_array_txregs[1][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C2|reg_array_txregs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C2|reg_array_txregs[0][7] .is_wysiwyg = "true";
defparam \U2|C2|reg_array_txregs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~9 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~9_combout  = (!\U2|C2|reg_array_txregs[0][7]~q  & (\U2|C3|C3|state.transmision~q  & !\U2|C1|U1|b1_txcrun_r~q ))

	.dataa(\U2|C2|reg_array_txregs[0][7]~q ),
	.datab(gnd),
	.datac(\U2|C3|C3|state.transmision~q ),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~9 .lut_mask = 16'h0050;
defparam \U2|C1|U1|b1_psrl_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~1 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~1_combout  = (((\U2|C3|C3|state.transmision~q  & !\U2|C1|U1|b1_txcrun_r~q )) # (!\KEY[0]~input_o )) # (!\U2|C1|U1|Equal5~2_combout )

	.dataa(\U2|C3|C3|state.transmision~q ),
	.datab(\U2|C1|U1|b1_txcrun_r~q ),
	.datac(\U2|C1|U1|Equal5~2_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~1 .lut_mask = 16'h2FFF;
defparam \U2|C1|U1|b1_psrl_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N27
dffeas \U2|C1|U1|b1_psrl_r[8] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[8] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~8 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~8_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [8]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][6]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [8]))))

	.dataa(\U2|C2|reg_array_txregs[0][6]~q ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_psrl_r [8]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~8 .lut_mask = 16'hF074;
defparam \U2|C1|U1|b1_psrl_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N29
dffeas \U2|C1|U1|b1_psrl_r[7] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[7] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~7 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~7_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [7]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][5]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [7]))))

	.dataa(\U2|C2|reg_array_txregs[0][5]~q ),
	.datab(\U2|C1|U1|b1_psrl_r [7]),
	.datac(\U2|C3|C3|state.transmision~q ),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~7 .lut_mask = 16'hCC5C;
defparam \U2|C1|U1|b1_psrl_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N31
dffeas \U2|C1|U1|b1_psrl_r[6] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[6] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~6 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~6_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [6]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][4]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [6]))))

	.dataa(\U2|C2|reg_array_txregs[0][4]~q ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_psrl_r [6]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~6 .lut_mask = 16'hF074;
defparam \U2|C1|U1|b1_psrl_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N5
dffeas \U2|C1|U1|b1_psrl_r[5] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[5] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~5 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~5_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [5]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][3]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [5]))))

	.dataa(\U2|C3|C3|state.transmision~q ),
	.datab(\U2|C2|reg_array_txregs[0][3]~q ),
	.datac(\U2|C1|U1|b1_psrl_r [5]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~5 .lut_mask = 16'hF072;
defparam \U2|C1|U1|b1_psrl_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N15
dffeas \U2|C1|U1|b1_psrl_r[4] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[4] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~4 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~4_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [4]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][2]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [4]))))

	.dataa(\U2|C2|reg_array_txregs[0][2]~q ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_psrl_r [4]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~4 .lut_mask = 16'hF074;
defparam \U2|C1|U1|b1_psrl_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N9
dffeas \U2|C1|U1|b1_psrl_r[3] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[3] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~3 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~3_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [3]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][1]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [3]))))

	.dataa(\U2|C2|reg_array_txregs[0][1]~q ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_psrl_r [3]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~3 .lut_mask = 16'hF074;
defparam \U2|C1|U1|b1_psrl_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N23
dffeas \U2|C1|U1|b1_psrl_r[2] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[2] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~2 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~2_combout  = (\U2|C3|C3|state.transmision~q  & ((\U2|C1|U1|b1_txcrun_r~q  & ((\U2|C1|U1|b1_psrl_r [2]))) # (!\U2|C1|U1|b1_txcrun_r~q  & (!\U2|C2|reg_array_txregs[0][0]~q )))) # (!\U2|C3|C3|state.transmision~q  & (((\U2|C1|U1|b1_psrl_r 
// [2]))))

	.dataa(\U2|C2|reg_array_txregs[0][0]~q ),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(\U2|C1|U1|b1_psrl_r [2]),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~2 .lut_mask = 16'hF074;
defparam \U2|C1|U1|b1_psrl_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N11
dffeas \U2|C1|U1|b1_psrl_r[1] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[1] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneive_lcell_comb \U2|C1|U1|b1_psrl_r~0 (
// Equation(s):
// \U2|C1|U1|b1_psrl_r~0_combout  = (\U2|C1|U1|b1_psrl_r [1]) # ((\U2|C3|C3|state.transmision~q  & !\U2|C1|U1|b1_txcrun_r~q ))

	.dataa(\U2|C1|U1|b1_psrl_r [1]),
	.datab(\U2|C3|C3|state.transmision~q ),
	.datac(gnd),
	.datad(\U2|C1|U1|b1_txcrun_r~q ),
	.cin(gnd),
	.combout(\U2|C1|U1|b1_psrl_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r~0 .lut_mask = 16'hAAEE;
defparam \U2|C1|U1|b1_psrl_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N13
dffeas \U2|C1|U1|b1_psrl_r[0] (
	.clk(\pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U2|C1|U1|b1_psrl_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U2|C1|U1|b1_psrl_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|C1|U1|b1_psrl_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|C1|U1|b1_psrl_r[0] .is_wysiwyg = "true";
defparam \U2|C1|U1|b1_psrl_r[0] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 25;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 48;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .m = 48;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 260;
defparam \pll_inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \U3|C[0]~11 (
// Equation(s):
// \U3|C[0]~11_combout  = \U3|C [0] $ (VCC)
// \U3|C[0]~12  = CARRY(\U3|C [0])

	.dataa(\U3|C [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|C[0]~11_combout ),
	.cout(\U3|C[0]~12 ));
// synopsys translate_off
defparam \U3|C[0]~11 .lut_mask = 16'h55AA;
defparam \U3|C[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \U3|Equal0~1 (
// Equation(s):
// \U3|Equal0~1_combout  = ((\U3|C [5]) # ((\U3|C [4]) # (!\U3|C [6]))) # (!\U3|C [7])

	.dataa(\U3|C [7]),
	.datab(\U3|C [5]),
	.datac(\U3|C [6]),
	.datad(\U3|C [4]),
	.cin(gnd),
	.combout(\U3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~1 .lut_mask = 16'hFFDF;
defparam \U3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \U3|Equal0~0 (
// Equation(s):
// \U3|Equal0~0_combout  = (((!\U3|C [0]) # (!\U3|C [2])) # (!\U3|C [3])) # (!\U3|C [1])

	.dataa(\U3|C [1]),
	.datab(\U3|C [3]),
	.datac(\U3|C [2]),
	.datad(\U3|C [0]),
	.cin(gnd),
	.combout(\U3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~0 .lut_mask = 16'h7FFF;
defparam \U3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \U3|C[10]~13 (
// Equation(s):
// \U3|C[10]~13_combout  = ((!\U3|Equal0~2_combout  & (!\U3|Equal0~1_combout  & !\U3|Equal0~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\U3|Equal0~2_combout ),
	.datab(\U3|Equal0~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U3|C[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|C[10]~13 .lut_mask = 16'h0F1F;
defparam \U3|C[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \U3|C[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[0] .is_wysiwyg = "true";
defparam \U3|C[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \U3|C[1]~14 (
// Equation(s):
// \U3|C[1]~14_combout  = (\U3|C [1] & (!\U3|C[0]~12 )) # (!\U3|C [1] & ((\U3|C[0]~12 ) # (GND)))
// \U3|C[1]~15  = CARRY((!\U3|C[0]~12 ) # (!\U3|C [1]))

	.dataa(\U3|C [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[0]~12 ),
	.combout(\U3|C[1]~14_combout ),
	.cout(\U3|C[1]~15 ));
// synopsys translate_off
defparam \U3|C[1]~14 .lut_mask = 16'h5A5F;
defparam \U3|C[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \U3|C[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[1] .is_wysiwyg = "true";
defparam \U3|C[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \U3|C[2]~16 (
// Equation(s):
// \U3|C[2]~16_combout  = (\U3|C [2] & (\U3|C[1]~15  $ (GND))) # (!\U3|C [2] & (!\U3|C[1]~15  & VCC))
// \U3|C[2]~17  = CARRY((\U3|C [2] & !\U3|C[1]~15 ))

	.dataa(gnd),
	.datab(\U3|C [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[1]~15 ),
	.combout(\U3|C[2]~16_combout ),
	.cout(\U3|C[2]~17 ));
// synopsys translate_off
defparam \U3|C[2]~16 .lut_mask = 16'hC30C;
defparam \U3|C[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N15
dffeas \U3|C[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[2] .is_wysiwyg = "true";
defparam \U3|C[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \U3|C[3]~18 (
// Equation(s):
// \U3|C[3]~18_combout  = (\U3|C [3] & (!\U3|C[2]~17 )) # (!\U3|C [3] & ((\U3|C[2]~17 ) # (GND)))
// \U3|C[3]~19  = CARRY((!\U3|C[2]~17 ) # (!\U3|C [3]))

	.dataa(gnd),
	.datab(\U3|C [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[2]~17 ),
	.combout(\U3|C[3]~18_combout ),
	.cout(\U3|C[3]~19 ));
// synopsys translate_off
defparam \U3|C[3]~18 .lut_mask = 16'h3C3F;
defparam \U3|C[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \U3|C[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[3] .is_wysiwyg = "true";
defparam \U3|C[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \U3|C[4]~20 (
// Equation(s):
// \U3|C[4]~20_combout  = (\U3|C [4] & (\U3|C[3]~19  $ (GND))) # (!\U3|C [4] & (!\U3|C[3]~19  & VCC))
// \U3|C[4]~21  = CARRY((\U3|C [4] & !\U3|C[3]~19 ))

	.dataa(gnd),
	.datab(\U3|C [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[3]~19 ),
	.combout(\U3|C[4]~20_combout ),
	.cout(\U3|C[4]~21 ));
// synopsys translate_off
defparam \U3|C[4]~20 .lut_mask = 16'hC30C;
defparam \U3|C[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N19
dffeas \U3|C[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[4] .is_wysiwyg = "true";
defparam \U3|C[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \U3|C[5]~22 (
// Equation(s):
// \U3|C[5]~22_combout  = (\U3|C [5] & (!\U3|C[4]~21 )) # (!\U3|C [5] & ((\U3|C[4]~21 ) # (GND)))
// \U3|C[5]~23  = CARRY((!\U3|C[4]~21 ) # (!\U3|C [5]))

	.dataa(gnd),
	.datab(\U3|C [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[4]~21 ),
	.combout(\U3|C[5]~22_combout ),
	.cout(\U3|C[5]~23 ));
// synopsys translate_off
defparam \U3|C[5]~22 .lut_mask = 16'h3C3F;
defparam \U3|C[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \U3|C[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[5] .is_wysiwyg = "true";
defparam \U3|C[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \U3|C[6]~24 (
// Equation(s):
// \U3|C[6]~24_combout  = (\U3|C [6] & (\U3|C[5]~23  $ (GND))) # (!\U3|C [6] & (!\U3|C[5]~23  & VCC))
// \U3|C[6]~25  = CARRY((\U3|C [6] & !\U3|C[5]~23 ))

	.dataa(\U3|C [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[5]~23 ),
	.combout(\U3|C[6]~24_combout ),
	.cout(\U3|C[6]~25 ));
// synopsys translate_off
defparam \U3|C[6]~24 .lut_mask = 16'hA50A;
defparam \U3|C[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N23
dffeas \U3|C[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[6] .is_wysiwyg = "true";
defparam \U3|C[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \U3|C[7]~26 (
// Equation(s):
// \U3|C[7]~26_combout  = (\U3|C [7] & (!\U3|C[6]~25 )) # (!\U3|C [7] & ((\U3|C[6]~25 ) # (GND)))
// \U3|C[7]~27  = CARRY((!\U3|C[6]~25 ) # (!\U3|C [7]))

	.dataa(gnd),
	.datab(\U3|C [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[6]~25 ),
	.combout(\U3|C[7]~26_combout ),
	.cout(\U3|C[7]~27 ));
// synopsys translate_off
defparam \U3|C[7]~26 .lut_mask = 16'h3C3F;
defparam \U3|C[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \U3|C[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[7] .is_wysiwyg = "true";
defparam \U3|C[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \U3|C[8]~28 (
// Equation(s):
// \U3|C[8]~28_combout  = (\U3|C [8] & (\U3|C[7]~27  $ (GND))) # (!\U3|C [8] & (!\U3|C[7]~27  & VCC))
// \U3|C[8]~29  = CARRY((\U3|C [8] & !\U3|C[7]~27 ))

	.dataa(\U3|C [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[7]~27 ),
	.combout(\U3|C[8]~28_combout ),
	.cout(\U3|C[8]~29 ));
// synopsys translate_off
defparam \U3|C[8]~28 .lut_mask = 16'hA50A;
defparam \U3|C[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N27
dffeas \U3|C[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[8] .is_wysiwyg = "true";
defparam \U3|C[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \U3|C[9]~30 (
// Equation(s):
// \U3|C[9]~30_combout  = (\U3|C [9] & (!\U3|C[8]~29 )) # (!\U3|C [9] & ((\U3|C[8]~29 ) # (GND)))
// \U3|C[9]~31  = CARRY((!\U3|C[8]~29 ) # (!\U3|C [9]))

	.dataa(gnd),
	.datab(\U3|C [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|C[8]~29 ),
	.combout(\U3|C[9]~30_combout ),
	.cout(\U3|C[9]~31 ));
// synopsys translate_off
defparam \U3|C[9]~30 .lut_mask = 16'h3C3F;
defparam \U3|C[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N29
dffeas \U3|C[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[9] .is_wysiwyg = "true";
defparam \U3|C[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \U3|C[10]~32 (
// Equation(s):
// \U3|C[10]~32_combout  = \U3|C [10] $ (!\U3|C[9]~31 )

	.dataa(\U3|C [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|C[9]~31 ),
	.combout(\U3|C[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U3|C[10]~32 .lut_mask = 16'hA5A5;
defparam \U3|C[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \U3|C[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|C[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U3|C[10]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|C [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|C[10] .is_wysiwyg = "true";
defparam \U3|C[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \U3|Equal0~2 (
// Equation(s):
// \U3|Equal0~2_combout  = ((!\U3|C [9]) # (!\U3|C [8])) # (!\U3|C [10])

	.dataa(\U3|C [10]),
	.datab(gnd),
	.datac(\U3|C [8]),
	.datad(\U3|C [9]),
	.cin(gnd),
	.combout(\U3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~2 .lut_mask = 16'h5FFF;
defparam \U3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \U3|ce~0 (
// Equation(s):
// \U3|ce~0_combout  = (!\U3|Equal0~2_combout  & (!\U3|Equal0~1_combout  & (\KEY[0]~input_o  & !\U3|Equal0~0_combout )))

	.dataa(\U3|Equal0~2_combout ),
	.datab(\U3|Equal0~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U3|ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ce~0 .lut_mask = 16'h0010;
defparam \U3|ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \U3|ce (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U3|ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|ce .is_wysiwyg = "true";
defparam \U3|ce .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \U1|dds_test|r1|Q[0]~feeder (
// Equation(s):
// \U1|dds_test|r1|Q[0]~feeder_combout  = \U3|ce~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|ce~q ),
	.cin(gnd),
	.combout(\U1|dds_test|r1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|r1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dds_test|r1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \U1|dds_test|r1|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|r1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|r1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|r1|Q[0] .is_wysiwyg = "true";
defparam \U1|dds_test|r1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \U1|dds_test|r2|Q[0]~feeder (
// Equation(s):
// \U1|dds_test|r2|Q[0]~feeder_combout  = \U1|dds_test|r1|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|r1|Q [0]),
	.cin(gnd),
	.combout(\U1|dds_test|r2|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|r2|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dds_test|r2|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N19
dffeas \U1|dds_test|r2|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|r2|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|r2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|r2|Q[0] .is_wysiwyg = "true";
defparam \U1|dds_test|r2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \U1|dds_test|r3|Q[0]~feeder (
// Equation(s):
// \U1|dds_test|r3|Q[0]~feeder_combout  = \U1|dds_test|r2|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|r2|Q [0]),
	.cin(gnd),
	.combout(\U1|dds_test|r3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|r3|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dds_test|r3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \U1|dds_test|r3|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|r3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|r3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|r3|Q[0] .is_wysiwyg = "true";
defparam \U1|dds_test|r3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \U1|dds_test|r4|Q[0]~feeder (
// Equation(s):
// \U1|dds_test|r4|Q[0]~feeder_combout  = \U1|dds_test|r3|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|r3|Q [0]),
	.cin(gnd),
	.combout(\U1|dds_test|r4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|r4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dds_test|r4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \U1|dds_test|r4|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|r4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|r4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|r4|Q[0] .is_wysiwyg = "true";
defparam \U1|dds_test|r4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \U1|sec_filter|dut1|state~10 (
// Equation(s):
// \U1|sec_filter|dut1|state~10_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & (!\U1|sec_filter|dut1|state.S3~q  & ((\U1|dds_test|r4|Q [0]) # (\U1|sec_filter|dut1|state.S0~q ))))

	.dataa(\U1|dds_test|r4|Q [0]),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|sec_filter|dut1|state.S0~q ),
	.datad(\U1|sec_filter|dut1|state.S3~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|state~10 .lut_mask = 16'h00C8;
defparam \U1|sec_filter|dut1|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \U1|sec_filter|dut1|state.S0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|state.S0 .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[0]~5 (
// Equation(s):
// \U1|sec_filter|dut1|addr[0]~5_combout  = \U1|sec_filter|dut1|addr [0] $ (VCC)
// \U1|sec_filter|dut1|addr[0]~6  = CARRY(\U1|sec_filter|dut1|addr [0])

	.dataa(\U1|sec_filter|dut1|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|addr[0]~5_combout ),
	.cout(\U1|sec_filter|dut1|addr[0]~6 ));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[0]~5 .lut_mask = 16'h55AA;
defparam \U1|sec_filter|dut1|addr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[1]~15 (
// Equation(s):
// \U1|sec_filter|dut1|addr[1]~15_combout  = (!\U1|sec_filter|dut1|addr [0] & (!\U1|sec_filter|dut1|addr [3] & (!\U1|sec_filter|dut1|addr [1] & !\U1|sec_filter|dut1|addr [2])))

	.dataa(\U1|sec_filter|dut1|addr [0]),
	.datab(\U1|sec_filter|dut1|addr [3]),
	.datac(\U1|sec_filter|dut1|addr [1]),
	.datad(\U1|sec_filter|dut1|addr [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|addr[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[1]~15 .lut_mask = 16'h0001;
defparam \U1|sec_filter|dut1|addr[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[1]~16 (
// Equation(s):
// \U1|sec_filter|dut1|addr[1]~16_combout  = ((\U1|sec_filter|dut1|state.S3~q ) # ((!\U1|sec_filter|dut1|addr[1]~15_combout  & \U1|sec_filter|dut1|addr [4]))) # (!\U1|sec_filter|dut1|state.S0~q )

	.dataa(\U1|sec_filter|dut1|state.S0~q ),
	.datab(\U1|sec_filter|dut1|state.S3~q ),
	.datac(\U1|sec_filter|dut1|addr[1]~15_combout ),
	.datad(\U1|sec_filter|dut1|addr [4]),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[1]~16 .lut_mask = 16'hDFDD;
defparam \U1|sec_filter|dut1|addr[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \U1|sec_filter|dut1|addr[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|addr[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[1]~7 (
// Equation(s):
// \U1|sec_filter|dut1|addr[1]~7_combout  = (\U1|sec_filter|dut1|addr [1] & (!\U1|sec_filter|dut1|addr[0]~6 )) # (!\U1|sec_filter|dut1|addr [1] & ((\U1|sec_filter|dut1|addr[0]~6 ) # (GND)))
// \U1|sec_filter|dut1|addr[1]~8  = CARRY((!\U1|sec_filter|dut1|addr[0]~6 ) # (!\U1|sec_filter|dut1|addr [1]))

	.dataa(gnd),
	.datab(\U1|sec_filter|dut1|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|dut1|addr[0]~6 ),
	.combout(\U1|sec_filter|dut1|addr[1]~7_combout ),
	.cout(\U1|sec_filter|dut1|addr[1]~8 ));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[1]~7 .lut_mask = 16'h3C3F;
defparam \U1|sec_filter|dut1|addr[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \U1|sec_filter|dut1|addr[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|addr[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[2]~9 (
// Equation(s):
// \U1|sec_filter|dut1|addr[2]~9_combout  = (\U1|sec_filter|dut1|addr [2] & (\U1|sec_filter|dut1|addr[1]~8  $ (GND))) # (!\U1|sec_filter|dut1|addr [2] & (!\U1|sec_filter|dut1|addr[1]~8  & VCC))
// \U1|sec_filter|dut1|addr[2]~10  = CARRY((\U1|sec_filter|dut1|addr [2] & !\U1|sec_filter|dut1|addr[1]~8 ))

	.dataa(gnd),
	.datab(\U1|sec_filter|dut1|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|dut1|addr[1]~8 ),
	.combout(\U1|sec_filter|dut1|addr[2]~9_combout ),
	.cout(\U1|sec_filter|dut1|addr[2]~10 ));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[2]~9 .lut_mask = 16'hC30C;
defparam \U1|sec_filter|dut1|addr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \U1|sec_filter|dut1|addr[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|addr[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[3]~11 (
// Equation(s):
// \U1|sec_filter|dut1|addr[3]~11_combout  = (\U1|sec_filter|dut1|addr [3] & (!\U1|sec_filter|dut1|addr[2]~10 )) # (!\U1|sec_filter|dut1|addr [3] & ((\U1|sec_filter|dut1|addr[2]~10 ) # (GND)))
// \U1|sec_filter|dut1|addr[3]~12  = CARRY((!\U1|sec_filter|dut1|addr[2]~10 ) # (!\U1|sec_filter|dut1|addr [3]))

	.dataa(gnd),
	.datab(\U1|sec_filter|dut1|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|dut1|addr[2]~10 ),
	.combout(\U1|sec_filter|dut1|addr[3]~11_combout ),
	.cout(\U1|sec_filter|dut1|addr[3]~12 ));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[3]~11 .lut_mask = 16'h3C3F;
defparam \U1|sec_filter|dut1|addr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \U1|sec_filter|dut1|addr[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|addr[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \U1|sec_filter|dut1|addr[4]~13 (
// Equation(s):
// \U1|sec_filter|dut1|addr[4]~13_combout  = \U1|sec_filter|dut1|addr [4] $ (!\U1|sec_filter|dut1|addr[3]~12 )

	.dataa(gnd),
	.datab(\U1|sec_filter|dut1|addr [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|sec_filter|dut1|addr[3]~12 ),
	.combout(\U1|sec_filter|dut1|addr[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[4]~13 .lut_mask = 16'hC3C3;
defparam \U1|sec_filter|dut1|addr[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \U1|sec_filter|dut1|addr[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|addr[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|dut1|addr[1]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|addr[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \U1|sec_filter|dut1|fin_count~0 (
// Equation(s):
// \U1|sec_filter|dut1|fin_count~0_combout  = (\U1|sec_filter|dut1|state.S0~q  & (!\U1|sec_filter|dut1|state.S3~q  & ((\U1|sec_filter|dut1|fin_count~q ) # (\U1|sec_filter|dut1|addr [4]))))

	.dataa(\U1|sec_filter|dut1|state.S0~q ),
	.datab(\U1|sec_filter|dut1|state.S3~q ),
	.datac(\U1|sec_filter|dut1|fin_count~q ),
	.datad(\U1|sec_filter|dut1|addr [4]),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|fin_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|fin_count~0 .lut_mask = 16'h2220;
defparam \U1|sec_filter|dut1|fin_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \U1|sec_filter|dut1|fin_count (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|fin_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|fin_count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|fin_count .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|fin_count .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \U1|sec_filter|dut1|state~11 (
// Equation(s):
// \U1|sec_filter|dut1|state~11_combout  = (!\U1|sec_filter|dut1|state.S0~q  & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|dds_test|r4|Q [0]))

	.dataa(\U1|sec_filter|dut1|state.S0~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|dds_test|r4|Q [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|state~11 .lut_mask = 16'h5000;
defparam \U1|sec_filter|dut1|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \U1|sec_filter|dut1|state.S1 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|state.S1 .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \U1|sec_filter|dut1|Selector1~0 (
// Equation(s):
// \U1|sec_filter|dut1|Selector1~0_combout  = (\U1|sec_filter|dut1|state.S1~q ) # ((!\U1|sec_filter|dut1|fin_count~q  & \U1|sec_filter|dut1|state.S2~q ))

	.dataa(gnd),
	.datab(\U1|sec_filter|dut1|fin_count~q ),
	.datac(\U1|sec_filter|dut1|state.S2~q ),
	.datad(\U1|sec_filter|dut1|state.S1~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|Selector1~0 .lut_mask = 16'hFF30;
defparam \U1|sec_filter|dut1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \U1|sec_filter|dut1|state.S2 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|state.S2 .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \U1|sec_filter|dut1|state~9 (
// Equation(s):
// \U1|sec_filter|dut1|state~9_combout  = (\U1|sec_filter|dut1|state.S2~q  & (\U1|sec_filter|dut1|fin_count~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|sec_filter|dut1|state.S2~q ),
	.datab(\U1|sec_filter|dut1|fin_count~q ),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dut1|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dut1|state~9 .lut_mask = 16'h8080;
defparam \U1|sec_filter|dut1|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \U1|sec_filter|dut1|state.S3 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dut1|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dut1|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dut1|state.S3 .is_wysiwyg = "true";
defparam \U1|sec_filter|dut1|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & 
// (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datac(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2202;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datac(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h3100;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder_combout  = \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h0F0F;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \U1|dds_test|acc_out[0]~24 (
// Equation(s):
// \U1|dds_test|acc_out[0]~24_combout  = (\U1|dds_test|acc_out [0] & (\U2|C2|reg_array_confregs[0][0]~q  $ (VCC))) # (!\U1|dds_test|acc_out [0] & (\U2|C2|reg_array_confregs[0][0]~q  & VCC))
// \U1|dds_test|acc_out[0]~25  = CARRY((\U1|dds_test|acc_out [0] & \U2|C2|reg_array_confregs[0][0]~q ))

	.dataa(\U1|dds_test|acc_out [0]),
	.datab(\U2|C2|reg_array_confregs[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|dds_test|acc_out[0]~24_combout ),
	.cout(\U1|dds_test|acc_out[0]~25 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[0]~24 .lut_mask = 16'h6688;
defparam \U1|dds_test|acc_out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \U1|dds_test|acc_out[9]~46 (
// Equation(s):
// \U1|dds_test|acc_out[9]~46_combout  = (\U3|ce~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|ce~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|dds_test|acc_out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|acc_out[9]~46 .lut_mask = 16'hF0FF;
defparam \U1|dds_test|acc_out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N9
dffeas \U1|dds_test|acc_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[0] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \U1|dds_test|acc_out[1]~26 (
// Equation(s):
// \U1|dds_test|acc_out[1]~26_combout  = (\U1|dds_test|acc_out [1] & ((\U2|C2|reg_array_confregs[0][1]~q  & (\U1|dds_test|acc_out[0]~25  & VCC)) # (!\U2|C2|reg_array_confregs[0][1]~q  & (!\U1|dds_test|acc_out[0]~25 )))) # (!\U1|dds_test|acc_out [1] & 
// ((\U2|C2|reg_array_confregs[0][1]~q  & (!\U1|dds_test|acc_out[0]~25 )) # (!\U2|C2|reg_array_confregs[0][1]~q  & ((\U1|dds_test|acc_out[0]~25 ) # (GND)))))
// \U1|dds_test|acc_out[1]~27  = CARRY((\U1|dds_test|acc_out [1] & (!\U2|C2|reg_array_confregs[0][1]~q  & !\U1|dds_test|acc_out[0]~25 )) # (!\U1|dds_test|acc_out [1] & ((!\U1|dds_test|acc_out[0]~25 ) # (!\U2|C2|reg_array_confregs[0][1]~q ))))

	.dataa(\U1|dds_test|acc_out [1]),
	.datab(\U2|C2|reg_array_confregs[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[0]~25 ),
	.combout(\U1|dds_test|acc_out[1]~26_combout ),
	.cout(\U1|dds_test|acc_out[1]~27 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[1]~26 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N11
dffeas \U1|dds_test|acc_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[1] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \U1|dds_test|acc_out[2]~28 (
// Equation(s):
// \U1|dds_test|acc_out[2]~28_combout  = ((\U1|dds_test|acc_out [2] $ (\U2|C2|reg_array_confregs[0][2]~q  $ (!\U1|dds_test|acc_out[1]~27 )))) # (GND)
// \U1|dds_test|acc_out[2]~29  = CARRY((\U1|dds_test|acc_out [2] & ((\U2|C2|reg_array_confregs[0][2]~q ) # (!\U1|dds_test|acc_out[1]~27 ))) # (!\U1|dds_test|acc_out [2] & (\U2|C2|reg_array_confregs[0][2]~q  & !\U1|dds_test|acc_out[1]~27 )))

	.dataa(\U1|dds_test|acc_out [2]),
	.datab(\U2|C2|reg_array_confregs[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[1]~27 ),
	.combout(\U1|dds_test|acc_out[2]~28_combout ),
	.cout(\U1|dds_test|acc_out[2]~29 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[2]~28 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N13
dffeas \U1|dds_test|acc_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[2] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \U1|dds_test|acc_out[3]~30 (
// Equation(s):
// \U1|dds_test|acc_out[3]~30_combout  = (\U2|C2|reg_array_confregs[0][3]~q  & ((\U1|dds_test|acc_out [3] & (\U1|dds_test|acc_out[2]~29  & VCC)) # (!\U1|dds_test|acc_out [3] & (!\U1|dds_test|acc_out[2]~29 )))) # (!\U2|C2|reg_array_confregs[0][3]~q  & 
// ((\U1|dds_test|acc_out [3] & (!\U1|dds_test|acc_out[2]~29 )) # (!\U1|dds_test|acc_out [3] & ((\U1|dds_test|acc_out[2]~29 ) # (GND)))))
// \U1|dds_test|acc_out[3]~31  = CARRY((\U2|C2|reg_array_confregs[0][3]~q  & (!\U1|dds_test|acc_out [3] & !\U1|dds_test|acc_out[2]~29 )) # (!\U2|C2|reg_array_confregs[0][3]~q  & ((!\U1|dds_test|acc_out[2]~29 ) # (!\U1|dds_test|acc_out [3]))))

	.dataa(\U2|C2|reg_array_confregs[0][3]~q ),
	.datab(\U1|dds_test|acc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[2]~29 ),
	.combout(\U1|dds_test|acc_out[3]~30_combout ),
	.cout(\U1|dds_test|acc_out[3]~31 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[3]~30 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N15
dffeas \U1|dds_test|acc_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[3] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \U1|dds_test|acc_out[4]~32 (
// Equation(s):
// \U1|dds_test|acc_out[4]~32_combout  = ((\U2|C2|reg_array_confregs[0][4]~q  $ (\U1|dds_test|acc_out [4] $ (!\U1|dds_test|acc_out[3]~31 )))) # (GND)
// \U1|dds_test|acc_out[4]~33  = CARRY((\U2|C2|reg_array_confregs[0][4]~q  & ((\U1|dds_test|acc_out [4]) # (!\U1|dds_test|acc_out[3]~31 ))) # (!\U2|C2|reg_array_confregs[0][4]~q  & (\U1|dds_test|acc_out [4] & !\U1|dds_test|acc_out[3]~31 )))

	.dataa(\U2|C2|reg_array_confregs[0][4]~q ),
	.datab(\U1|dds_test|acc_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[3]~31 ),
	.combout(\U1|dds_test|acc_out[4]~32_combout ),
	.cout(\U1|dds_test|acc_out[4]~33 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[4]~32 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N17
dffeas \U1|dds_test|acc_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[4] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \U1|dds_test|acc_out[5]~34 (
// Equation(s):
// \U1|dds_test|acc_out[5]~34_combout  = (\U2|C2|reg_array_confregs[0][5]~q  & ((\U1|dds_test|acc_out [5] & (\U1|dds_test|acc_out[4]~33  & VCC)) # (!\U1|dds_test|acc_out [5] & (!\U1|dds_test|acc_out[4]~33 )))) # (!\U2|C2|reg_array_confregs[0][5]~q  & 
// ((\U1|dds_test|acc_out [5] & (!\U1|dds_test|acc_out[4]~33 )) # (!\U1|dds_test|acc_out [5] & ((\U1|dds_test|acc_out[4]~33 ) # (GND)))))
// \U1|dds_test|acc_out[5]~35  = CARRY((\U2|C2|reg_array_confregs[0][5]~q  & (!\U1|dds_test|acc_out [5] & !\U1|dds_test|acc_out[4]~33 )) # (!\U2|C2|reg_array_confregs[0][5]~q  & ((!\U1|dds_test|acc_out[4]~33 ) # (!\U1|dds_test|acc_out [5]))))

	.dataa(\U2|C2|reg_array_confregs[0][5]~q ),
	.datab(\U1|dds_test|acc_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[4]~33 ),
	.combout(\U1|dds_test|acc_out[5]~34_combout ),
	.cout(\U1|dds_test|acc_out[5]~35 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[5]~34 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N19
dffeas \U1|dds_test|acc_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[5] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \U1|dds_test|acc_out[6]~36 (
// Equation(s):
// \U1|dds_test|acc_out[6]~36_combout  = ((\U1|dds_test|acc_out [6] $ (\U2|C2|reg_array_confregs[0][6]~q  $ (!\U1|dds_test|acc_out[5]~35 )))) # (GND)
// \U1|dds_test|acc_out[6]~37  = CARRY((\U1|dds_test|acc_out [6] & ((\U2|C2|reg_array_confregs[0][6]~q ) # (!\U1|dds_test|acc_out[5]~35 ))) # (!\U1|dds_test|acc_out [6] & (\U2|C2|reg_array_confregs[0][6]~q  & !\U1|dds_test|acc_out[5]~35 )))

	.dataa(\U1|dds_test|acc_out [6]),
	.datab(\U2|C2|reg_array_confregs[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[5]~35 ),
	.combout(\U1|dds_test|acc_out[6]~36_combout ),
	.cout(\U1|dds_test|acc_out[6]~37 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[6]~36 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N21
dffeas \U1|dds_test|acc_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[6] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \U1|dds_test|acc_out[7]~38 (
// Equation(s):
// \U1|dds_test|acc_out[7]~38_combout  = (\U1|dds_test|acc_out [7] & ((\U2|C2|reg_array_confregs[0][7]~q  & (\U1|dds_test|acc_out[6]~37  & VCC)) # (!\U2|C2|reg_array_confregs[0][7]~q  & (!\U1|dds_test|acc_out[6]~37 )))) # (!\U1|dds_test|acc_out [7] & 
// ((\U2|C2|reg_array_confregs[0][7]~q  & (!\U1|dds_test|acc_out[6]~37 )) # (!\U2|C2|reg_array_confregs[0][7]~q  & ((\U1|dds_test|acc_out[6]~37 ) # (GND)))))
// \U1|dds_test|acc_out[7]~39  = CARRY((\U1|dds_test|acc_out [7] & (!\U2|C2|reg_array_confregs[0][7]~q  & !\U1|dds_test|acc_out[6]~37 )) # (!\U1|dds_test|acc_out [7] & ((!\U1|dds_test|acc_out[6]~37 ) # (!\U2|C2|reg_array_confregs[0][7]~q ))))

	.dataa(\U1|dds_test|acc_out [7]),
	.datab(\U2|C2|reg_array_confregs[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[6]~37 ),
	.combout(\U1|dds_test|acc_out[7]~38_combout ),
	.cout(\U1|dds_test|acc_out[7]~39 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[7]~38 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N23
dffeas \U1|dds_test|acc_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[7] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \U1|dds_test|acc_out[8]~40 (
// Equation(s):
// \U1|dds_test|acc_out[8]~40_combout  = ((\U1|dds_test|acc_out [8] $ (\U2|C2|reg_array_confregs[1][0]~q  $ (!\U1|dds_test|acc_out[7]~39 )))) # (GND)
// \U1|dds_test|acc_out[8]~41  = CARRY((\U1|dds_test|acc_out [8] & ((\U2|C2|reg_array_confregs[1][0]~q ) # (!\U1|dds_test|acc_out[7]~39 ))) # (!\U1|dds_test|acc_out [8] & (\U2|C2|reg_array_confregs[1][0]~q  & !\U1|dds_test|acc_out[7]~39 )))

	.dataa(\U1|dds_test|acc_out [8]),
	.datab(\U2|C2|reg_array_confregs[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[7]~39 ),
	.combout(\U1|dds_test|acc_out[8]~40_combout ),
	.cout(\U1|dds_test|acc_out[8]~41 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[8]~40 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N25
dffeas \U1|dds_test|acc_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[8] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \U1|dds_test|acc_out[9]~42 (
// Equation(s):
// \U1|dds_test|acc_out[9]~42_combout  = (\U1|dds_test|acc_out [9] & ((\U2|C2|reg_array_confregs[1][1]~q  & (\U1|dds_test|acc_out[8]~41  & VCC)) # (!\U2|C2|reg_array_confregs[1][1]~q  & (!\U1|dds_test|acc_out[8]~41 )))) # (!\U1|dds_test|acc_out [9] & 
// ((\U2|C2|reg_array_confregs[1][1]~q  & (!\U1|dds_test|acc_out[8]~41 )) # (!\U2|C2|reg_array_confregs[1][1]~q  & ((\U1|dds_test|acc_out[8]~41 ) # (GND)))))
// \U1|dds_test|acc_out[9]~43  = CARRY((\U1|dds_test|acc_out [9] & (!\U2|C2|reg_array_confregs[1][1]~q  & !\U1|dds_test|acc_out[8]~41 )) # (!\U1|dds_test|acc_out [9] & ((!\U1|dds_test|acc_out[8]~41 ) # (!\U2|C2|reg_array_confregs[1][1]~q ))))

	.dataa(\U1|dds_test|acc_out [9]),
	.datab(\U2|C2|reg_array_confregs[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[8]~41 ),
	.combout(\U1|dds_test|acc_out[9]~42_combout ),
	.cout(\U1|dds_test|acc_out[9]~43 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[9]~42 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N27
dffeas \U1|dds_test|acc_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[9] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \U1|dds_test|acc_out[10]~44 (
// Equation(s):
// \U1|dds_test|acc_out[10]~44_combout  = ((\U1|dds_test|acc_out [10] $ (\U2|C2|reg_array_confregs[1][2]~q  $ (!\U1|dds_test|acc_out[9]~43 )))) # (GND)
// \U1|dds_test|acc_out[10]~45  = CARRY((\U1|dds_test|acc_out [10] & ((\U2|C2|reg_array_confregs[1][2]~q ) # (!\U1|dds_test|acc_out[9]~43 ))) # (!\U1|dds_test|acc_out [10] & (\U2|C2|reg_array_confregs[1][2]~q  & !\U1|dds_test|acc_out[9]~43 )))

	.dataa(\U1|dds_test|acc_out [10]),
	.datab(\U2|C2|reg_array_confregs[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[9]~43 ),
	.combout(\U1|dds_test|acc_out[10]~44_combout ),
	.cout(\U1|dds_test|acc_out[10]~45 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[10]~44 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N29
dffeas \U1|dds_test|acc_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[10] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \U1|dds_test|acc_out[11]~47 (
// Equation(s):
// \U1|dds_test|acc_out[11]~47_combout  = (\U1|dds_test|acc_out [11] & ((\U2|C2|reg_array_confregs[1][3]~q  & (\U1|dds_test|acc_out[10]~45  & VCC)) # (!\U2|C2|reg_array_confregs[1][3]~q  & (!\U1|dds_test|acc_out[10]~45 )))) # (!\U1|dds_test|acc_out [11] & 
// ((\U2|C2|reg_array_confregs[1][3]~q  & (!\U1|dds_test|acc_out[10]~45 )) # (!\U2|C2|reg_array_confregs[1][3]~q  & ((\U1|dds_test|acc_out[10]~45 ) # (GND)))))
// \U1|dds_test|acc_out[11]~48  = CARRY((\U1|dds_test|acc_out [11] & (!\U2|C2|reg_array_confregs[1][3]~q  & !\U1|dds_test|acc_out[10]~45 )) # (!\U1|dds_test|acc_out [11] & ((!\U1|dds_test|acc_out[10]~45 ) # (!\U2|C2|reg_array_confregs[1][3]~q ))))

	.dataa(\U1|dds_test|acc_out [11]),
	.datab(\U2|C2|reg_array_confregs[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[10]~45 ),
	.combout(\U1|dds_test|acc_out[11]~47_combout ),
	.cout(\U1|dds_test|acc_out[11]~48 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[11]~47 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y42_N31
dffeas \U1|dds_test|acc_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[11] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \U1|dds_test|acc_out[12]~49 (
// Equation(s):
// \U1|dds_test|acc_out[12]~49_combout  = ((\U2|C2|reg_array_confregs[1][4]~q  $ (\U1|dds_test|acc_out [12] $ (!\U1|dds_test|acc_out[11]~48 )))) # (GND)
// \U1|dds_test|acc_out[12]~50  = CARRY((\U2|C2|reg_array_confregs[1][4]~q  & ((\U1|dds_test|acc_out [12]) # (!\U1|dds_test|acc_out[11]~48 ))) # (!\U2|C2|reg_array_confregs[1][4]~q  & (\U1|dds_test|acc_out [12] & !\U1|dds_test|acc_out[11]~48 )))

	.dataa(\U2|C2|reg_array_confregs[1][4]~q ),
	.datab(\U1|dds_test|acc_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[11]~48 ),
	.combout(\U1|dds_test|acc_out[12]~49_combout ),
	.cout(\U1|dds_test|acc_out[12]~50 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[12]~49 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \U1|dds_test|acc_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[12] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \U1|dds_test|acc_out[13]~51 (
// Equation(s):
// \U1|dds_test|acc_out[13]~51_combout  = (\U2|C2|reg_array_confregs[1][5]~q  & ((\U1|dds_test|acc_out [13] & (\U1|dds_test|acc_out[12]~50  & VCC)) # (!\U1|dds_test|acc_out [13] & (!\U1|dds_test|acc_out[12]~50 )))) # (!\U2|C2|reg_array_confregs[1][5]~q  & 
// ((\U1|dds_test|acc_out [13] & (!\U1|dds_test|acc_out[12]~50 )) # (!\U1|dds_test|acc_out [13] & ((\U1|dds_test|acc_out[12]~50 ) # (GND)))))
// \U1|dds_test|acc_out[13]~52  = CARRY((\U2|C2|reg_array_confregs[1][5]~q  & (!\U1|dds_test|acc_out [13] & !\U1|dds_test|acc_out[12]~50 )) # (!\U2|C2|reg_array_confregs[1][5]~q  & ((!\U1|dds_test|acc_out[12]~50 ) # (!\U1|dds_test|acc_out [13]))))

	.dataa(\U2|C2|reg_array_confregs[1][5]~q ),
	.datab(\U1|dds_test|acc_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[12]~50 ),
	.combout(\U1|dds_test|acc_out[13]~51_combout ),
	.cout(\U1|dds_test|acc_out[13]~52 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[13]~51 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N3
dffeas \U1|dds_test|acc_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[13] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneive_lcell_comb \U1|dds_test|acc_out[14]~53 (
// Equation(s):
// \U1|dds_test|acc_out[14]~53_combout  = ((\U2|C2|reg_array_confregs[1][6]~q  $ (\U1|dds_test|acc_out [14] $ (!\U1|dds_test|acc_out[13]~52 )))) # (GND)
// \U1|dds_test|acc_out[14]~54  = CARRY((\U2|C2|reg_array_confregs[1][6]~q  & ((\U1|dds_test|acc_out [14]) # (!\U1|dds_test|acc_out[13]~52 ))) # (!\U2|C2|reg_array_confregs[1][6]~q  & (\U1|dds_test|acc_out [14] & !\U1|dds_test|acc_out[13]~52 )))

	.dataa(\U2|C2|reg_array_confregs[1][6]~q ),
	.datab(\U1|dds_test|acc_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[13]~52 ),
	.combout(\U1|dds_test|acc_out[14]~53_combout ),
	.cout(\U1|dds_test|acc_out[14]~54 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[14]~53 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \U1|dds_test|acc_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[14] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \U1|dds_test|acc_out[15]~55 (
// Equation(s):
// \U1|dds_test|acc_out[15]~55_combout  = (\U1|dds_test|acc_out [15] & ((\U2|C2|reg_array_confregs[1][7]~q  & (\U1|dds_test|acc_out[14]~54  & VCC)) # (!\U2|C2|reg_array_confregs[1][7]~q  & (!\U1|dds_test|acc_out[14]~54 )))) # (!\U1|dds_test|acc_out [15] & 
// ((\U2|C2|reg_array_confregs[1][7]~q  & (!\U1|dds_test|acc_out[14]~54 )) # (!\U2|C2|reg_array_confregs[1][7]~q  & ((\U1|dds_test|acc_out[14]~54 ) # (GND)))))
// \U1|dds_test|acc_out[15]~56  = CARRY((\U1|dds_test|acc_out [15] & (!\U2|C2|reg_array_confregs[1][7]~q  & !\U1|dds_test|acc_out[14]~54 )) # (!\U1|dds_test|acc_out [15] & ((!\U1|dds_test|acc_out[14]~54 ) # (!\U2|C2|reg_array_confregs[1][7]~q ))))

	.dataa(\U1|dds_test|acc_out [15]),
	.datab(\U2|C2|reg_array_confregs[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[14]~54 ),
	.combout(\U1|dds_test|acc_out[15]~55_combout ),
	.cout(\U1|dds_test|acc_out[15]~56 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[15]~55 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N7
dffeas \U1|dds_test|acc_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[15] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \U1|dds_test|acc_out[16]~57 (
// Equation(s):
// \U1|dds_test|acc_out[16]~57_combout  = ((\U2|C2|reg_array_confregs[2][0]~q  $ (\U1|dds_test|acc_out [16] $ (!\U1|dds_test|acc_out[15]~56 )))) # (GND)
// \U1|dds_test|acc_out[16]~58  = CARRY((\U2|C2|reg_array_confregs[2][0]~q  & ((\U1|dds_test|acc_out [16]) # (!\U1|dds_test|acc_out[15]~56 ))) # (!\U2|C2|reg_array_confregs[2][0]~q  & (\U1|dds_test|acc_out [16] & !\U1|dds_test|acc_out[15]~56 )))

	.dataa(\U2|C2|reg_array_confregs[2][0]~q ),
	.datab(\U1|dds_test|acc_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[15]~56 ),
	.combout(\U1|dds_test|acc_out[16]~57_combout ),
	.cout(\U1|dds_test|acc_out[16]~58 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[16]~57 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \U1|dds_test|acc_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[16] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \U1|dds_test|acc_out[17]~59 (
// Equation(s):
// \U1|dds_test|acc_out[17]~59_combout  = (\U1|dds_test|acc_out [17] & ((\U2|C2|reg_array_confregs[2][1]~q  & (\U1|dds_test|acc_out[16]~58  & VCC)) # (!\U2|C2|reg_array_confregs[2][1]~q  & (!\U1|dds_test|acc_out[16]~58 )))) # (!\U1|dds_test|acc_out [17] & 
// ((\U2|C2|reg_array_confregs[2][1]~q  & (!\U1|dds_test|acc_out[16]~58 )) # (!\U2|C2|reg_array_confregs[2][1]~q  & ((\U1|dds_test|acc_out[16]~58 ) # (GND)))))
// \U1|dds_test|acc_out[17]~60  = CARRY((\U1|dds_test|acc_out [17] & (!\U2|C2|reg_array_confregs[2][1]~q  & !\U1|dds_test|acc_out[16]~58 )) # (!\U1|dds_test|acc_out [17] & ((!\U1|dds_test|acc_out[16]~58 ) # (!\U2|C2|reg_array_confregs[2][1]~q ))))

	.dataa(\U1|dds_test|acc_out [17]),
	.datab(\U2|C2|reg_array_confregs[2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[16]~58 ),
	.combout(\U1|dds_test|acc_out[17]~59_combout ),
	.cout(\U1|dds_test|acc_out[17]~60 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[17]~59 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N11
dffeas \U1|dds_test|acc_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[17] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \U1|dds_test|acc_out[18]~61 (
// Equation(s):
// \U1|dds_test|acc_out[18]~61_combout  = ((\U1|dds_test|acc_out [18] $ (\U2|C2|reg_array_confregs[2][2]~q  $ (!\U1|dds_test|acc_out[17]~60 )))) # (GND)
// \U1|dds_test|acc_out[18]~62  = CARRY((\U1|dds_test|acc_out [18] & ((\U2|C2|reg_array_confregs[2][2]~q ) # (!\U1|dds_test|acc_out[17]~60 ))) # (!\U1|dds_test|acc_out [18] & (\U2|C2|reg_array_confregs[2][2]~q  & !\U1|dds_test|acc_out[17]~60 )))

	.dataa(\U1|dds_test|acc_out [18]),
	.datab(\U2|C2|reg_array_confregs[2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[17]~60 ),
	.combout(\U1|dds_test|acc_out[18]~61_combout ),
	.cout(\U1|dds_test|acc_out[18]~62 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[18]~61 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \U1|dds_test|acc_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[18] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \U1|dds_test|acc_out[19]~63 (
// Equation(s):
// \U1|dds_test|acc_out[19]~63_combout  = (\U2|C2|reg_array_confregs[2][3]~q  & ((\U1|dds_test|acc_out [19] & (\U1|dds_test|acc_out[18]~62  & VCC)) # (!\U1|dds_test|acc_out [19] & (!\U1|dds_test|acc_out[18]~62 )))) # (!\U2|C2|reg_array_confregs[2][3]~q  & 
// ((\U1|dds_test|acc_out [19] & (!\U1|dds_test|acc_out[18]~62 )) # (!\U1|dds_test|acc_out [19] & ((\U1|dds_test|acc_out[18]~62 ) # (GND)))))
// \U1|dds_test|acc_out[19]~64  = CARRY((\U2|C2|reg_array_confregs[2][3]~q  & (!\U1|dds_test|acc_out [19] & !\U1|dds_test|acc_out[18]~62 )) # (!\U2|C2|reg_array_confregs[2][3]~q  & ((!\U1|dds_test|acc_out[18]~62 ) # (!\U1|dds_test|acc_out [19]))))

	.dataa(\U2|C2|reg_array_confregs[2][3]~q ),
	.datab(\U1|dds_test|acc_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[18]~62 ),
	.combout(\U1|dds_test|acc_out[19]~63_combout ),
	.cout(\U1|dds_test|acc_out[19]~64 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[19]~63 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \U1|dds_test|acc_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[19] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \U1|dds_test|acc_out[20]~65 (
// Equation(s):
// \U1|dds_test|acc_out[20]~65_combout  = ((\U1|dds_test|acc_out [20] $ (\U2|C2|reg_array_confregs[2][4]~q  $ (!\U1|dds_test|acc_out[19]~64 )))) # (GND)
// \U1|dds_test|acc_out[20]~66  = CARRY((\U1|dds_test|acc_out [20] & ((\U2|C2|reg_array_confregs[2][4]~q ) # (!\U1|dds_test|acc_out[19]~64 ))) # (!\U1|dds_test|acc_out [20] & (\U2|C2|reg_array_confregs[2][4]~q  & !\U1|dds_test|acc_out[19]~64 )))

	.dataa(\U1|dds_test|acc_out [20]),
	.datab(\U2|C2|reg_array_confregs[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[19]~64 ),
	.combout(\U1|dds_test|acc_out[20]~65_combout ),
	.cout(\U1|dds_test|acc_out[20]~66 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[20]~65 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \U1|dds_test|acc_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[20] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \U1|dds_test|acc_out[21]~67 (
// Equation(s):
// \U1|dds_test|acc_out[21]~67_combout  = (\U2|C2|reg_array_confregs[2][5]~q  & ((\U1|dds_test|acc_out [21] & (\U1|dds_test|acc_out[20]~66  & VCC)) # (!\U1|dds_test|acc_out [21] & (!\U1|dds_test|acc_out[20]~66 )))) # (!\U2|C2|reg_array_confregs[2][5]~q  & 
// ((\U1|dds_test|acc_out [21] & (!\U1|dds_test|acc_out[20]~66 )) # (!\U1|dds_test|acc_out [21] & ((\U1|dds_test|acc_out[20]~66 ) # (GND)))))
// \U1|dds_test|acc_out[21]~68  = CARRY((\U2|C2|reg_array_confregs[2][5]~q  & (!\U1|dds_test|acc_out [21] & !\U1|dds_test|acc_out[20]~66 )) # (!\U2|C2|reg_array_confregs[2][5]~q  & ((!\U1|dds_test|acc_out[20]~66 ) # (!\U1|dds_test|acc_out [21]))))

	.dataa(\U2|C2|reg_array_confregs[2][5]~q ),
	.datab(\U1|dds_test|acc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[20]~66 ),
	.combout(\U1|dds_test|acc_out[21]~67_combout ),
	.cout(\U1|dds_test|acc_out[21]~68 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[21]~67 .lut_mask = 16'h9617;
defparam \U1|dds_test|acc_out[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \U1|dds_test|acc_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[21] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \U1|dds_test|acc_out[22]~69 (
// Equation(s):
// \U1|dds_test|acc_out[22]~69_combout  = ((\U1|dds_test|acc_out [22] $ (\U2|C2|reg_array_confregs[2][6]~q  $ (!\U1|dds_test|acc_out[21]~68 )))) # (GND)
// \U1|dds_test|acc_out[22]~70  = CARRY((\U1|dds_test|acc_out [22] & ((\U2|C2|reg_array_confregs[2][6]~q ) # (!\U1|dds_test|acc_out[21]~68 ))) # (!\U1|dds_test|acc_out [22] & (\U2|C2|reg_array_confregs[2][6]~q  & !\U1|dds_test|acc_out[21]~68 )))

	.dataa(\U1|dds_test|acc_out [22]),
	.datab(\U2|C2|reg_array_confregs[2][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|acc_out[21]~68 ),
	.combout(\U1|dds_test|acc_out[22]~69_combout ),
	.cout(\U1|dds_test|acc_out[22]~70 ));
// synopsys translate_off
defparam \U1|dds_test|acc_out[22]~69 .lut_mask = 16'h698E;
defparam \U1|dds_test|acc_out[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \U1|dds_test|acc_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[22] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U1|dds_test|acc_out [10],\U1|dds_test|acc_out [11],\U1|dds_test|acc_out [12],\U1|dds_test|acc_out [13],\U1|dds_test|acc_out [14],\U1|dds_test|acc_out [15],\U1|dds_test|acc_out [16],\U1|dds_test|acc_out [17],\U1|dds_test|acc_out [18],
\U1|dds_test|acc_out [19],\U1|dds_test|acc_out [20],\U1|dds_test|acc_out [21],\U1|dds_test|acc_out [22],\U1|sec_filter|dut1|state.S2~q ,\U1|sec_filter|dut1|state.S3~q }),
	.portaaddr({\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ALTSYNCRAM";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 36;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 3;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 15;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 36;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 3;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 15;
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \U1|sec_filter|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|val_out .is_wysiwyg = "true";
defparam \U1|sec_filter|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \U1|cic|cic1|comb1|val_out~0 (
// Equation(s):
// \U1|cic|cic1|comb1|val_out~0_combout  = (\U1|sec_filter|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|val_out~0 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \U1|cic|cic1|comb1|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \U1|cic|cic1|comb2|val_out~0 (
// Equation(s):
// \U1|cic|cic1|comb2|val_out~0_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|val_out~q )

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb1|val_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|val_out~0 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb2|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \U1|cic|cic1|comb2|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \U1|cic|cic1|comb3|val_out~0 (
// Equation(s):
// \U1|cic|cic1|comb3|val_out~0_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|val_out~q )

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb2|val_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|val_out~0 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \U1|cic|cic1|comb3|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|addr_reg[1]~feeder (
// Equation(s):
// \U1|sec_filter|addr_reg[1]~feeder_combout  = \U1|sec_filter|dut1|addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dut1|addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|addr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|addr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \U1|sec_filter|addr_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|addr_reg[0]~feeder (
// Equation(s):
// \U1|sec_filter|addr_reg[0]~feeder_combout  = \U1|sec_filter|dut1|addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dut1|addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \U1|sec_filter|addr_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \U1|sec_filter|addr_reg[2]~feeder (
// Equation(s):
// \U1|sec_filter|addr_reg[2]~feeder_combout  = \U1|sec_filter|dut1|addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|dut1|addr [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|addr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|addr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \U1|sec_filter|addr_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \U1|sec_filter|addr_reg[3]~feeder (
// Equation(s):
// \U1|sec_filter|addr_reg[3]~feeder_combout  = \U1|sec_filter|dut1|addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|dut1|addr [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|addr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|addr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \U1|sec_filter|addr_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|addr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|rom|rom~2 (
// Equation(s):
// \U1|sec_filter|rom|rom~2_combout  = (\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [3]))) # (!\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [0]) # (!\U1|sec_filter|addr_reg [3]))))) # 
// (!\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [2]) # ((\U1|sec_filter|addr_reg [0] & !\U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~2 .lut_mask = 16'hF85E;
defparam \U1|sec_filter|rom|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|addr_reg[4]~feeder (
// Equation(s):
// \U1|sec_filter|addr_reg[4]~feeder_combout  = \U1|sec_filter|dut1|addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|dut1|addr [4]),
	.cin(gnd),
	.combout(\U1|sec_filter|addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N27
dffeas \U1|sec_filter|addr_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|addr_reg[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N9
dffeas \U1|sec_filter|rom|data[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \U1|sec_filter|data_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|rom|rom~3 (
// Equation(s):
// \U1|sec_filter|rom|rom~3_combout  = (\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [1] & ((!\U1|sec_filter|addr_reg [3]))) # (!\U1|sec_filter|addr_reg [1] & (\U1|sec_filter|addr_reg [0])))) # (!\U1|sec_filter|addr_reg [2] & 
// ((\U1|sec_filter|addr_reg [3]) # ((\U1|sec_filter|addr_reg [1] & \U1|sec_filter|addr_reg [0]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~3 .lut_mask = 16'h4FE8;
defparam \U1|sec_filter|rom|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N23
dffeas \U1|sec_filter|rom|data[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|data_reg[3]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[3]~feeder_combout  = \U1|sec_filter|rom|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \U1|sec_filter|data_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|rom|rom~4 (
// Equation(s):
// \U1|sec_filter|rom|rom~4_combout  = (\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [2] $ (\U1|sec_filter|addr_reg [3])))) # (!\U1|sec_filter|addr_reg [0] & (!\U1|sec_filter|addr_reg [1] & (!\U1|sec_filter|addr_reg [2] & \U1|sec_filter|addr_reg 
// [3])))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~4 .lut_mask = 16'h0DC0;
defparam \U1|sec_filter|rom|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N1
dffeas \U1|sec_filter|rom|data[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N9
dffeas \U1|sec_filter|data_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|rom|rom~5 (
// Equation(s):
// \U1|sec_filter|rom|rom~5_combout  = (\U1|sec_filter|addr_reg [1] & (((!\U1|sec_filter|addr_reg [2] & !\U1|sec_filter|addr_reg [3])) # (!\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [1] & (\U1|sec_filter|addr_reg [3] & 
// (\U1|sec_filter|addr_reg [0] $ (!\U1|sec_filter|addr_reg [2]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~5 .lut_mask = 16'h632A;
defparam \U1|sec_filter|rom|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N31
dffeas \U1|sec_filter|rom|data[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \U1|sec_filter|data_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|rom|rom~6 (
// Equation(s):
// \U1|sec_filter|rom|rom~6_combout  = (\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [3] & ((\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [3] & (\U1|sec_filter|addr_reg [1])))) # (!\U1|sec_filter|addr_reg [2] & 
// ((\U1|sec_filter|addr_reg [0] & ((!\U1|sec_filter|addr_reg [3]) # (!\U1|sec_filter|addr_reg [1]))) # (!\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [3])))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~6 .lut_mask = 16'hC7AC;
defparam \U1|sec_filter|rom|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N13
dffeas \U1|sec_filter|rom|data[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \U1|sec_filter|data_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|rom|rom~7 (
// Equation(s):
// \U1|sec_filter|rom|rom~7_combout  = (!\U1|sec_filter|addr_reg [0] & (!\U1|sec_filter|addr_reg [1] & (!\U1|sec_filter|addr_reg [2] & !\U1|sec_filter|addr_reg [3])))

	.dataa(\U1|sec_filter|addr_reg [0]),
	.datab(\U1|sec_filter|addr_reg [1]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~7 .lut_mask = 16'h0001;
defparam \U1|sec_filter|rom|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|rom|rom~8 (
// Equation(s):
// \U1|sec_filter|rom|rom~8_combout  = (\U1|sec_filter|addr_reg [1] & (((\U1|sec_filter|addr_reg [2] & !\U1|sec_filter|addr_reg [3])) # (!\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [1] & (((!\U1|sec_filter|addr_reg [2] & 
// \U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [0]),
	.datab(\U1|sec_filter|addr_reg [1]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~8 .lut_mask = 16'h47C4;
defparam \U1|sec_filter|rom|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|rom|rom~9 (
// Equation(s):
// \U1|sec_filter|rom|rom~9_combout  = (\U1|sec_filter|addr_reg [4] & (\U1|sec_filter|rom|rom~7_combout )) # (!\U1|sec_filter|addr_reg [4] & ((!\U1|sec_filter|rom|rom~8_combout )))

	.dataa(\U1|sec_filter|rom|rom~7_combout ),
	.datab(gnd),
	.datac(\U1|sec_filter|addr_reg [4]),
	.datad(\U1|sec_filter|rom|rom~8_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~9 .lut_mask = 16'hA0AF;
defparam \U1|sec_filter|rom|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N15
dffeas \U1|sec_filter|rom|data[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|data_reg[7]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[7]~feeder_combout  = \U1|sec_filter|rom|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [7]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N7
dffeas \U1|sec_filter|data_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|rom|rom~10 (
// Equation(s):
// \U1|sec_filter|rom|rom~10_combout  = \U1|sec_filter|addr_reg [2] $ (((\U1|sec_filter|addr_reg [3] & ((\U1|sec_filter|addr_reg [1]) # (\U1|sec_filter|addr_reg [0])))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~10 .lut_mask = 16'h1EF0;
defparam \U1|sec_filter|rom|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N7
dffeas \U1|sec_filter|rom|data[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|data_reg[8]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[8]~feeder_combout  = \U1|sec_filter|rom|data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [8]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N13
dffeas \U1|sec_filter|data_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|rom|rom~11 (
// Equation(s):
// \U1|sec_filter|rom|rom~11_combout  = (\U1|sec_filter|addr_reg [0] & (\U1|sec_filter|addr_reg [1] $ (((\U1|sec_filter|addr_reg [3]))))) # (!\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [1]) # ((!\U1|sec_filter|addr_reg [2] & 
// \U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [0]),
	.datab(\U1|sec_filter|addr_reg [1]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~11 .lut_mask = 16'h67CC;
defparam \U1|sec_filter|rom|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|rom|rom~12 (
// Equation(s):
// \U1|sec_filter|rom|rom~12_combout  = (\U1|sec_filter|addr_reg [4] & (\U1|sec_filter|rom|rom~7_combout )) # (!\U1|sec_filter|addr_reg [4] & ((!\U1|sec_filter|rom|rom~11_combout )))

	.dataa(\U1|sec_filter|rom|rom~7_combout ),
	.datab(gnd),
	.datac(\U1|sec_filter|addr_reg [4]),
	.datad(\U1|sec_filter|rom|rom~11_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~12 .lut_mask = 16'hA0AF;
defparam \U1|sec_filter|rom|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \U1|sec_filter|rom|data[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|data_reg[9]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[9]~feeder_combout  = \U1|sec_filter|rom|data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [9]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \U1|sec_filter|data_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|rom|rom~13 (
// Equation(s):
// \U1|sec_filter|rom|rom~13_combout  = (\U1|sec_filter|addr_reg [2] & (\U1|sec_filter|addr_reg [0] $ (((\U1|sec_filter|addr_reg [1] & \U1|sec_filter|addr_reg [3]))))) # (!\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [3] & 
// ((\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [3] & (\U1|sec_filter|addr_reg [1]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~13 .lut_mask = 16'h6CCA;
defparam \U1|sec_filter|rom|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N17
dffeas \U1|sec_filter|rom|data[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|data_reg[10]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[10]~feeder_combout  = \U1|sec_filter|rom|data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [10]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \U1|sec_filter|data_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|rom|rom~14 (
// Equation(s):
// \U1|sec_filter|rom|rom~14_combout  = (\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [3] & ((!\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [3] & (!\U1|sec_filter|addr_reg [1])))) # (!\U1|sec_filter|addr_reg [2] & 
// (\U1|sec_filter|addr_reg [1] & (\U1|sec_filter|addr_reg [0] $ (!\U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~14 .lut_mask = 16'h3852;
defparam \U1|sec_filter|rom|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N27
dffeas \U1|sec_filter|rom|data[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|data_reg[11]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[11]~feeder_combout  = \U1|sec_filter|rom|data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [11]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N15
dffeas \U1|sec_filter|data_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|rom|rom~15 (
// Equation(s):
// \U1|sec_filter|rom|rom~15_combout  = (\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [2] $ (\U1|sec_filter|addr_reg [3])))) # (!\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [1]) # ((\U1|sec_filter|addr_reg [2]) # 
// (\U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~15 .lut_mask = 16'h3FF2;
defparam \U1|sec_filter|rom|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N21
dffeas \U1|sec_filter|rom|data[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \U1|sec_filter|data_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|rom|rom~16 (
// Equation(s):
// \U1|sec_filter|rom|rom~16_combout  = \U1|sec_filter|addr_reg [2] $ (((\U1|sec_filter|addr_reg [0] & ((\U1|sec_filter|addr_reg [3]))) # (!\U1|sec_filter|addr_reg [0] & (\U1|sec_filter|addr_reg [1] & !\U1|sec_filter|addr_reg [3]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~16 .lut_mask = 16'h3CD2;
defparam \U1|sec_filter|rom|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N15
dffeas \U1|sec_filter|rom|data[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[17] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \U1|sec_filter|data_reg[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[17] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|rom|rom~17 (
// Equation(s):
// \U1|sec_filter|rom|rom~17_combout  = (\U1|sec_filter|addr_reg [3] & (\U1|sec_filter|addr_reg [0] $ (((\U1|sec_filter|addr_reg [2]) # (!\U1|sec_filter|addr_reg [1]))))) # (!\U1|sec_filter|addr_reg [3] & ((\U1|sec_filter|addr_reg [1] & 
// (!\U1|sec_filter|addr_reg [0] & !\U1|sec_filter|addr_reg [2])) # (!\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [2])))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~17 .lut_mask = 16'h3952;
defparam \U1|sec_filter|rom|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N5
dffeas \U1|sec_filter|rom|data[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|data_reg[14]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[14]~feeder_combout  = \U1|sec_filter|rom|data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [14]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \U1|sec_filter|data_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|rom|rom~18 (
// Equation(s):
// \U1|sec_filter|rom|rom~18_combout  = (\U1|sec_filter|addr_reg [1] & (\U1|sec_filter|addr_reg [0] $ (\U1|sec_filter|addr_reg [2] $ (!\U1|sec_filter|addr_reg [3])))) # (!\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [2] & 
// ((!\U1|sec_filter|addr_reg [3]) # (!\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [3])))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~18 .lut_mask = 16'h3DD2;
defparam \U1|sec_filter|rom|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N11
dffeas \U1|sec_filter|rom|data[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[16] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N3
dffeas \U1|sec_filter|data_reg[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|rom|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[16] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|sel_reg[3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|sel_reg[3]~feeder_combout  = \U1|sec_filter|addr_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|sel_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|sel_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \U1|sec_filter|regMux|sel_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|sel_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|sel_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|sel_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|sel_reg[2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|sel_reg[2]~feeder_combout  = \U1|sec_filter|addr_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|addr_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|sel_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|sel_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N7
dffeas \U1|sec_filter|regMux|sel_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|sel_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|sel_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|sel_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \U1|dds_test|acc_out[23]~71 (
// Equation(s):
// \U1|dds_test|acc_out[23]~71_combout  = \U1|dds_test|acc_out [23] $ (\U1|dds_test|acc_out[22]~70  $ (\U2|C2|reg_array_confregs[2][7]~q ))

	.dataa(\U1|dds_test|acc_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[2][7]~q ),
	.cin(\U1|dds_test|acc_out[22]~70 ),
	.combout(\U1|dds_test|acc_out[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|acc_out[23]~71 .lut_mask = 16'hA55A;
defparam \U1|dds_test|acc_out[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \U1|dds_test|acc_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|acc_out[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|dds_test|acc_out[9]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|acc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|acc_out[23] .is_wysiwyg = "true";
defparam \U1|dds_test|acc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \U1|dds_test|ramp_sqr_reg1[11]~0 (
// Equation(s):
// \U1|dds_test|ramp_sqr_reg1[11]~0_combout  = !\U1|dds_test|acc_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|acc_out [23]),
	.cin(gnd),
	.combout(\U1|dds_test|ramp_sqr_reg1[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|ramp_sqr_reg1[11]~0 .lut_mask = 16'h00FF;
defparam \U1|dds_test|ramp_sqr_reg1[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \U1|dds_test|ramp_sqr_reg1[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|ramp_sqr_reg1[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|ramp_sqr_reg1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|ramp_sqr_reg1[11] .is_wysiwyg = "true";
defparam \U1|dds_test|ramp_sqr_reg1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \U1|dds_test|ra2|Q[14]~0 (
// Equation(s):
// \U1|dds_test|ra2|Q[14]~0_combout  = !\U1|dds_test|ramp_sqr_reg1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|ramp_sqr_reg1 [11]),
	.cin(gnd),
	.combout(\U1|dds_test|ra2|Q[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|ra2|Q[14]~0 .lut_mask = 16'h00FF;
defparam \U1|dds_test|ra2|Q[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \U1|dds_test|ra2|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|ra2|Q[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|ra2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|ra2|Q[14] .is_wysiwyg = "true";
defparam \U1|dds_test|ra2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \U1|dds_test|wire_b~0 (
// Equation(s):
// \U1|dds_test|wire_b~0_combout  = \U1|dds_test|acc_out [9] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [9]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~0 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N1
dffeas \U1|dds_test|wire_b[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[0] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \U1|dds_test|wire_b~1 (
// Equation(s):
// \U1|dds_test|wire_b~1_combout  = \U1|dds_test|acc_out [22] $ (\U1|dds_test|acc_out [10])

	.dataa(gnd),
	.datab(\U1|dds_test|acc_out [22]),
	.datac(gnd),
	.datad(\U1|dds_test|acc_out [10]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~1 .lut_mask = 16'h33CC;
defparam \U1|dds_test|wire_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N7
dffeas \U1|dds_test|wire_b[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[1] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \U1|dds_test|wire_b~2 (
// Equation(s):
// \U1|dds_test|wire_b~2_combout  = \U1|dds_test|acc_out [11] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [11]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~2 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N5
dffeas \U1|dds_test|wire_b[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[2] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \U1|dds_test|wire_b~3 (
// Equation(s):
// \U1|dds_test|wire_b~3_combout  = \U1|dds_test|acc_out [12] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [12]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~3 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N29
dffeas \U1|dds_test|wire_b[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[3] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \U1|dds_test|wire_b~4 (
// Equation(s):
// \U1|dds_test|wire_b~4_combout  = \U1|dds_test|acc_out [13] $ (\U1|dds_test|acc_out [22])

	.dataa(\U1|dds_test|acc_out [13]),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~4 .lut_mask = 16'h5A5A;
defparam \U1|dds_test|wire_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \U1|dds_test|wire_b[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[4] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \U1|dds_test|wire_b~5 (
// Equation(s):
// \U1|dds_test|wire_b~5_combout  = \U1|dds_test|acc_out [14] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [14]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~5 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N29
dffeas \U1|dds_test|wire_b[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[5] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \U1|dds_test|wire_b~6 (
// Equation(s):
// \U1|dds_test|wire_b~6_combout  = \U1|dds_test|acc_out [15] $ (\U1|dds_test|acc_out [22])

	.dataa(\U1|dds_test|acc_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~6 .lut_mask = 16'h55AA;
defparam \U1|dds_test|wire_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \U1|dds_test|wire_b[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[6] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \U1|dds_test|wire_b~7 (
// Equation(s):
// \U1|dds_test|wire_b~7_combout  = \U1|dds_test|acc_out [16] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [16]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~7 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \U1|dds_test|wire_b[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[7] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \U1|dds_test|wire_b~8 (
// Equation(s):
// \U1|dds_test|wire_b~8_combout  = \U1|dds_test|acc_out [17] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(\U1|dds_test|acc_out [17]),
	.datac(\U1|dds_test|acc_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~8 .lut_mask = 16'h3C3C;
defparam \U1|dds_test|wire_b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N11
dffeas \U1|dds_test|wire_b[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[8] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \U1|dds_test|wire_b~9 (
// Equation(s):
// \U1|dds_test|wire_b~9_combout  = \U1|dds_test|acc_out [18] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(\U1|dds_test|acc_out [18]),
	.datac(\U1|dds_test|acc_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~9 .lut_mask = 16'h3C3C;
defparam \U1|dds_test|wire_b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N29
dffeas \U1|dds_test|wire_b[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[9] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \U1|dds_test|wire_b~10 (
// Equation(s):
// \U1|dds_test|wire_b~10_combout  = \U1|dds_test|acc_out [19] $ (\U1|dds_test|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [19]),
	.datad(\U1|dds_test|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~10 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \U1|dds_test|wire_b[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[10] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \U1|dds_test|wire_b~11 (
// Equation(s):
// \U1|dds_test|wire_b~11_combout  = \U1|dds_test|acc_out [22] $ (\U1|dds_test|acc_out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [22]),
	.datad(\U1|dds_test|acc_out [20]),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~11 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|wire_b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \U1|dds_test|wire_b[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[11] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \U1|dds_test|wire_b~12 (
// Equation(s):
// \U1|dds_test|wire_b~12_combout  = \U1|dds_test|acc_out [21] $ (\U1|dds_test|acc_out [22])

	.dataa(\U1|dds_test|acc_out [21]),
	.datab(gnd),
	.datac(\U1|dds_test|acc_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dds_test|wire_b~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|wire_b~12 .lut_mask = 16'h5A5A;
defparam \U1|dds_test|wire_b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \U1|dds_test|wire_b[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|wire_b~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|wire_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|wire_b[12] .is_wysiwyg = "true";
defparam \U1|dds_test|wire_b[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFF000007FFFE0000FFFE0003FFE000FFF000FFE003FF801FF801FF007FC01FE01FF00FE01FE03F807F01FC0FE03F01F81FC0FC0FC0FC1F81F03E07C0F83E07C1F07C1F07C3E0F87C1E0F0783C1E1F0F0F878783C3C3C3C3C3C38787870F0E1E3C3878F1E3C78F1E3C70E1C78E3C70E38F1C70E38E3871C71C71C71C71C638E38E71C738E31C738C718E71CE318E718C739CE318C6318C6318C6339CE6319CE63398CE63398CE673399CCE6733199CCC66633339998CCCCC666666733333333333333333333333336666666CCCCC99993332666CCC99933666CC99B3664C99B366CD9B364C99366C9B364D9366C9B;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h26D9364D926C93649B64DB249B649B6C926DB64924DB6DB249249249B6DB6DA4924924925B6DB4924B6DA496DB492DA496D25B496D25B49692D25A4B4B69692D2D2D2D2D2D2D2D2D2D2D69694B4A5A52D694B5A52D6B4A5296B5AD6B5AD6B5AD4A5295AD4A52B5295A95AD4AD4AD4A95A95AB52A54AD5AB56AD5AB54A952AD52AD52AD52A956AB55AAD56AB552AB552AA556AAD552AAD552AAD554AAA5554AAA95556AAAB55556AAAAB555556AAAAAA555555552AAAAAAAAAAA5555555555555555555555555555555554AAAAAAAAAAA955555554AAAAAA9555556AAAA955556AAAB5555AAAA5554AAAD556AAA555AAA555AAA554AA955AAB552AB552A954AAD;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h56A954AA55AA552AD52AD5AA55AB54A952A54A952A54A952B56A54AD4A95A95AB52B5295A95A95AD4AD6A52B5A94A56B5AD4A5294A5294A5294A5294B5AD694A5AD694B5AD29694B5A52D29696B4B4A5A5A52D2D2D2D2D2D2D2D2D2D2D2D25A5A5B4B49696D2DA5B4B696D2DA4B692D25B496D24B692DB496DA496DA496DA492DB4924B6DA4924B6DB692492496DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6C9249249B6DB64924DB6D9249B6C924DB64936D926DB24DB24DB24DB24DB24D926D936C9B64D926C9B64D9364DB26C9B26C9B26CD9364D9366C9B364D9B26CD9326CD93264D9B366CD93264C993264CD9B366CC993366CC99B3664CD9933666CC99B336;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h64CC999332664CCD99B332666CCCD99933326664CCCD99993333266666CCCCCD9999993333332666666666CCCCCCCCCCCC999999999999999999999999999999999999999999CCCCCCCCCCCCCE666666667333333319999998CCCCCE6666633333199998CCCCE666733339999CCCC66663333999CCCC6663333999CCCE667331998CCC66733199CCCE66333998CCE6733199CCE6633199CCE6633198CCE673399CCE673399CCE673399CCE673399CC6633198CE673198CC673398CC673398CC673398CC673198CE67319CCE63398CC67319CCE63398CC67319CC673398CE63398CE67319CC67319CC67319CCE63398CE63398CE63398CE63398CE63398CE6339;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \U1|dds_test|Add1~0 (
// Equation(s):
// \U1|dds_test|Add1~0_combout  = \U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|ra2|Q [14]),
	.datad(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\U1|dds_test|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|Add1~0 .lut_mask = 16'h0FF0;
defparam \U1|dds_test|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \U1|dds_test|sin_wave[0]~14 (
// Equation(s):
// \U1|dds_test|sin_wave[0]~14_combout  = (\U1|dds_test|ra2|Q [14] & (\U1|dds_test|Add1~0_combout  $ (VCC))) # (!\U1|dds_test|ra2|Q [14] & (\U1|dds_test|Add1~0_combout  & VCC))
// \U1|dds_test|sin_wave[0]~15  = CARRY((\U1|dds_test|ra2|Q [14] & \U1|dds_test|Add1~0_combout ))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|dds_test|sin_wave[0]~14_combout ),
	.cout(\U1|dds_test|sin_wave[0]~15 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[0]~14 .lut_mask = 16'h6688;
defparam \U1|dds_test|sin_wave[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \U1|dds_test|sin_wave[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[0] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneive_lcell_comb \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder (
// Equation(s):
// \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout  = \AUD_ADCLRCK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUD_ADCLRCK~input_o ),
	.cin(gnd),
	.combout(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder .lut_mask = 16'hFF00;
defparam \codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N25
dffeas \codec|ADC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|ADC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|ADC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (((VCC) # (!\codec|Audio_In_Deserializer|comb~0_combout )))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y43_N25
dffeas \codec|ADC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|ADC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|ADC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout  = \codec|Audio_In_Deserializer|comb~1_combout  $ (((\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (!\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datab(\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .lut_mask = 16'hAAA6;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N3
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (((\codec|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT 
// ))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N5
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N13
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N15
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] 
// & VCC)))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\codec|Audio_In_Deserializer|comb~0_combout )))))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & (\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N7
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (((\codec|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT 
// ))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N9
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N3
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N17
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \codec|Equal4~0 (
// Equation(s):
// \codec|Equal4~0_combout  = (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [1] & (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [0] & (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [3] & 
// !\codec|Audio_In_Deserializer|left_audio_fifo_read_space [2])))

	.dataa(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [1]),
	.datab(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [0]),
	.datac(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [3]),
	.datad(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [2]),
	.cin(gnd),
	.combout(\codec|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Equal4~0 .lut_mask = 16'h0001;
defparam \codec|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N23
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((\codec|Audio_In_Deserializer|comb~0_combout )))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|comb~0_combout  & ((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\codec|Audio_In_Deserializer|comb~0_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h8D44;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ((\codec|Audio_In_Deserializer|comb~0_combout )))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|comb~0_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\codec|Audio_In_Deserializer|comb~0_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datad(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hAC0A;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & VCC)))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\codec|Audio_In_Deserializer|comb~0_combout )))))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & (\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N11
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (((\codec|Audio_In_Deserializer|comb~0_combout ) # (VCC))))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\codec|Audio_In_Deserializer|comb~0_combout  $ 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT 
// ))

	.dataa(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N13
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC3C3;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N15
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout  = (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .lut_mask = 16'h1000;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout  = (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout  & (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~9_combout ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .lut_mask = 16'h0004;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ) # 
// ((\codec|Audio_In_Deserializer|comb~1_combout  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout  & !\codec|Audio_In_Deserializer|comb~0_combout )))

	.dataa(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~10_combout ),
	.datad(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hCCEC;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N11
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # 
// ((!\codec|Audio_In_Deserializer|comb~0_combout  & (\codec|Audio_In_Deserializer|comb~1_combout  & \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datab(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datac(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hBAAA;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N5
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & ((\codec|Audio_In_Deserializer|comb~0_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (!\codec|Audio_In_Deserializer|comb~0_combout  & 
// ((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((\codec|Audio_In_Deserializer|comb~0_combout ))))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datad(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .lut_mask = 16'hAF3A;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout  & 
// ((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # (!\codec|Audio_In_Deserializer|comb~0_combout )))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~5_combout ),
	.datab(gnd),
	.datac(\codec|Audio_In_Deserializer|comb~0_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .lut_mask = 16'h0AAA;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N21
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \my_clock_gen|DE_Clock_Generator_Audio|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\my_clock_gen|DE_Clock_Generator_Audio|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK2_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\my_clock_gen|DE_Clock_Generator_Audio|pll~FBOUT ),
	.clk(\my_clock_gen|DE_Clock_Generator_Audio|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .auto_settings = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .bandwidth_type = "medium";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c0_high = 16;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c0_initial = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c0_low = 15;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c0_mode = "odd";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c0_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_high = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_initial = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_low = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_mode = "bypass";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c1_use_casc_in = "off";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_high = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_initial = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_low = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_mode = "bypass";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c2_use_casc_in = "off";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_high = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_initial = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_low = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_mode = "bypass";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c3_use_casc_in = "off";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_high = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_initial = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_low = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_mode = "bypass";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .c4_use_casc_in = "off";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .charge_pump_current_bits = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk0_counter = "c0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk0_divide_by = 31;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk0_duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk0_multiply_by = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk0_phase_shift = "0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk1_counter = "unused";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk1_divide_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk1_duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk1_multiply_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk1_phase_shift = "0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk2_counter = "unused";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk2_divide_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk2_duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk2_multiply_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk2_phase_shift = "0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk3_counter = "unused";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk3_divide_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk3_duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk3_multiply_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk3_phase_shift = "0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk4_counter = "unused";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk4_divide_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk4_duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk4_multiply_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .clk4_phase_shift = "0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .compensate_clock = "clock0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .inclk0_input_frequency = 37037;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .inclk1_input_frequency = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .loop_filter_c_bits = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .loop_filter_r_bits = 27;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .m = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .m_initial = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .m_ph = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .n = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .operation_mode = "normal";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .pfd_max = 200000;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .pfd_min = 3076;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .self_reset_on_loss_lock = "off";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .simulation_type = "timing";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .switch_over_type = "manual";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_center = 1538;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_divide_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_frequency_control = "auto";
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_max = 3333;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_min = 1538;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_multiply_by = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_phase_shift_step = 330;
defparam \my_clock_gen|DE_Clock_Generator_Audio|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_clock_gen|DE_Clock_Generator_Audio|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl .clock_type = "global clock";
defparam \my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas val_in_syn1(
	.clk(\my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|ce~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_in_syn1~q ),
	.prn(vcc));
// synopsys translate_off
defparam val_in_syn1.is_wysiwyg = "true";
defparam val_in_syn1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \val_in_syn2~feeder (
// Equation(s):
// \val_in_syn2~feeder_combout  = \val_in_syn1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\val_in_syn1~q ),
	.cin(gnd),
	.combout(\val_in_syn2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \val_in_syn2~feeder .lut_mask = 16'hFF00;
defparam \val_in_syn2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas val_in_syn2(
	.clk(\my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ),
	.d(\val_in_syn2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_in_syn2~q ),
	.prn(vcc));
// synopsys translate_off
defparam val_in_syn2.is_wysiwyg = "true";
defparam val_in_syn2.power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N27
dffeas read(
	.clk(\my_clock_gen|DE_Clock_Generator_Audio|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\val_in_syn2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read~q ),
	.prn(vcc));
// synopsys translate_off
defparam read.is_wysiwyg = "true";
defparam read.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N7
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N25
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N21
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|left_audio_fifo_read_space[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \codec|Equal4~1 (
// Equation(s):
// \codec|Equal4~1_combout  = (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [5] & (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [6] & (!\codec|Audio_In_Deserializer|left_audio_fifo_read_space [4] & 
// !\codec|Audio_In_Deserializer|left_audio_fifo_read_space [7])))

	.dataa(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [5]),
	.datab(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [6]),
	.datac(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [4]),
	.datad(\codec|Audio_In_Deserializer|left_audio_fifo_read_space [7]),
	.cin(gnd),
	.combout(\codec|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Equal4~1 .lut_mask = 16'h0001;
defparam \codec|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \codec|Audio_In_Deserializer|comb~1 (
// Equation(s):
// \codec|Audio_In_Deserializer|comb~1_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\read~q  & ((!\codec|Equal4~1_combout ) # (!\codec|Equal4~0_combout ))))

	.dataa(\codec|Equal4~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\read~q ),
	.datad(\codec|Equal4~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|comb~1 .lut_mask = 16'h40C0;
defparam \codec|Audio_In_Deserializer|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = (!\codec|Audio_In_Deserializer|comb~1_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) 
// # ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & \codec|Audio_In_Deserializer|comb~0_combout ))))

	.dataa(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 16'h5450;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N19
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|comb~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|comb~0_combout  = (!\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q  & (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \codec|ADC_Left_Right_Clock_Edges|last_test_clk~q 
// ))

	.dataa(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|comb~0 .lut_mask = 16'h1100;
defparam \codec|Audio_In_Deserializer|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N26
cycloneive_lcell_comb \codec|Bit_Clock_Edges|cur_test_clk~feeder (
// Equation(s):
// \codec|Bit_Clock_Edges|cur_test_clk~feeder_combout  = \AUD_BCLK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUD_BCLK~input_o ),
	.cin(gnd),
	.combout(\codec|Bit_Clock_Edges|cur_test_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk~feeder .lut_mask = 16'hFF00;
defparam \codec|Bit_Clock_Edges|cur_test_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N27
dffeas \codec|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Bit_Clock_Edges|cur_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout  = \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0] $ (VCC)
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7  = CARRY(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0])

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7 ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6 .lut_mask = 16'h33CC;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N0
cycloneive_lcell_comb \codec|ADC_Left_Right_Clock_Edges|found_edge (
// Equation(s):
// \codec|ADC_Left_Right_Clock_Edges|found_edge~combout  = \codec|ADC_Left_Right_Clock_Edges|last_test_clk~q  $ (\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.cin(gnd),
	.combout(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.cout());
// synopsys translate_off
defparam \codec|ADC_Left_Right_Clock_Edges|found_edge .lut_mask = 16'h0FF0;
defparam \codec|ADC_Left_Right_Clock_Edges|found_edge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout  = (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2] & ((GND) # (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9 ))) # 
// (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2] & (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9  $ (GND)))
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11  = CARRY((\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2]) # (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9 ))

	.dataa(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9 ),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11 ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10 .lut_mask = 16'h5AAF;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout  = (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3] & (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11  & VCC)) # 
// (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3] & (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11 ))
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13  = CARRY((!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3] & !\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11 ))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11 ),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13 ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12 .lut_mask = 16'hC303;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.ena(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N16
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout  = \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4] $ (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13 )

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13 ),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14 .lut_mask = 16'h3C3C;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y44_N17
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.ena(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N9
dffeas \codec|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N14
cycloneive_lcell_comb \codec|Bit_Clock_Edges|falling_edge~0 (
// Equation(s):
// \codec|Bit_Clock_Edges|falling_edge~0_combout  = (!\codec|Bit_Clock_Edges|cur_test_clk~q  & \codec|Bit_Clock_Edges|last_test_clk~q )

	.dataa(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\codec|Bit_Clock_Edges|falling_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|falling_edge~0 .lut_mask = 16'h5500;
defparam \codec|Bit_Clock_Edges|falling_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout  = (\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ) # ((\codec|Bit_Clock_Edges|falling_edge~0_combout  & ((\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter 
// [4]) # (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout ))))

	.dataa(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4]),
	.datac(\codec|Bit_Clock_Edges|falling_edge~0_combout ),
	.datad(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16 .lut_mask = 16'hFFD0;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N9
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.ena(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N10
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout  = (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1] & (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7  & VCC)) # 
// (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1] & (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7 ))
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9  = CARRY((!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1] & !\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7 ))

	.dataa(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7 ),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9 ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8 .lut_mask = 16'hA505;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y44_N11
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.ena(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N13
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|ADC_Left_Right_Clock_Edges|found_edge~combout ),
	.ena(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N6
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout  = (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2] & (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0] & 
// (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3] & !\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1])))

	.dataa(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [2]),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [0]),
	.datac(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [3]),
	.datad(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [1]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5 .lut_mask = 16'h0001;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2_combout  = (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q  & (((\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4]) # 
// (!\codec|Bit_Clock_Edges|falling_edge~0_combout )) # (!\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout )))

	.dataa(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter [4]),
	.datac(\codec|Bit_Clock_Edges|falling_edge~0_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2 .lut_mask = 16'hDF00;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3_combout  = (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2_combout ) # (\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ))

	.dataa(gnd),
	.datab(\codec|ADC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(\codec|ADC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~2_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3 .lut_mask = 16'hFF3C;
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N27
dffeas \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|always2~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|always2~0_combout  = (\codec|Bit_Clock_Edges|cur_test_clk~q  & (\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q  & !\codec|Bit_Clock_Edges|last_test_clk~q ))

	.dataa(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datab(\codec|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q ),
	.datac(gnd),
	.datad(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|always2~0 .lut_mask = 16'h0088;
defparam \codec|Audio_In_Deserializer|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N25
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_ADCDAT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N2
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [1]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N3
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [2]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N13
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N18
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [3]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N19
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [4]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N29
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [5]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N23
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N21
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N10
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [7]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N11
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [8]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N9
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N5
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N7
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N11
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N15
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] $ 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT )

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC3C3;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y43_N17
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N9
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N31
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h30FC;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N15
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout  = (\read~q  & \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\read~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .lut_mask = 16'hF000;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout  & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ((!\codec|Equal4~1_combout ) # (!\codec|Equal4~0_combout ))))

	.dataa(\codec|Equal4~0_combout ),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~7_combout ),
	.datac(\codec|Equal4~1_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .lut_mask = 16'h004C;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datab(gnd),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(\codec|Audio_In_Deserializer|comb~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hF0AA;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder .lut_mask = 16'hF0F0;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N1
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCFC0;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [2] & (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|comb~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCCAA;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datab(gnd),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(\codec|Audio_In_Deserializer|comb~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF0AA;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [4] & (!\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder_combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\codec|Audio_In_Deserializer|comb~1_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCFC0;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N19
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\codec|Audio_In_Deserializer|comb~1_combout  & 
// ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\codec|Audio_In_Deserializer|comb~1_combout  & 
// (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))

	.dataa(gnd),
	.datab(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(\codec|Audio_In_Deserializer|comb~1_combout ),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF0CC;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [9]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [10]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [14]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[17] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[18] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [18]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[19] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [19]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[20] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[21] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [21]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[22] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder (
// Equation(s):
// \codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout  = \codec|Audio_In_Deserializer|data_in_shift_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_In_Deserializer|data_in_shift_reg [22]),
	.cin(gnd),
	.combout(\codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[23] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \codec|Audio_In_Deserializer|data_in_shift_reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_In_Deserializer|data_in_shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_In_Deserializer|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_In_Deserializer|data_in_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[24] .is_wysiwyg = "true";
defparam \codec|Audio_In_Deserializer|data_in_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\codec|Audio_In_Deserializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\codec|Audio_In_Deserializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\codec|Audio_In_Deserializer|data_in_shift_reg [24],\codec|Audio_In_Deserializer|data_in_shift_reg [23],\codec|Audio_In_Deserializer|data_in_shift_reg [22],\codec|Audio_In_Deserializer|data_in_shift_reg [21],
\codec|Audio_In_Deserializer|data_in_shift_reg [20],\codec|Audio_In_Deserializer|data_in_shift_reg [19],\codec|Audio_In_Deserializer|data_in_shift_reg [18],\codec|Audio_In_Deserializer|data_in_shift_reg [17],\codec|Audio_In_Deserializer|data_in_shift_reg [16],
\codec|Audio_In_Deserializer|data_in_shift_reg [15],\codec|Audio_In_Deserializer|data_in_shift_reg [14],\codec|Audio_In_Deserializer|data_in_shift_reg [13],\codec|Audio_In_Deserializer|data_in_shift_reg [12],\codec|Audio_In_Deserializer|data_in_shift_reg [11],
\codec|Audio_In_Deserializer|data_in_shift_reg [10],\codec|Audio_In_Deserializer|data_in_shift_reg [9]}),
	.portaaddr({\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 7;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 36;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 127;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 7;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "none";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 36;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 127;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \U1|mux1_out[0]~0 (
// Equation(s):
// \U1|mux1_out[0]~0_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]) # (!\U2|C2|reg_array_confregs[10][2]~q )))) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|sin_wave [0] & (!\U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|dds_test|sin_wave [0]),
	.datab(\U2|C2|reg_array_confregs[10][3]~q ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.cin(gnd),
	.combout(\U1|mux1_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[0]~0 .lut_mask = 16'hCE0E;
defparam \U1|mux1_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \U1|mux1_out[0]~1 (
// Equation(s):
// \U1|mux1_out[0]~1_combout  = (\U1|mux1_out[0]~0_combout ) # ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a14  & (\U2|C2|reg_array_confregs[10][2]~q  & !\U2|C2|reg_array_confregs[10][3]~q )))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a14 ),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|mux1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\U1|mux1_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[0]~1 .lut_mask = 16'hFF08;
defparam \U1|mux1_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \U1|sec_filter|din_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \U1|sec_filter|val_in_reg~feeder (
// Equation(s):
// \U1|sec_filter|val_in_reg~feeder_combout  = \U1|dds_test|r4|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|r4|Q [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|val_in_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|val_in_reg~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|val_in_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \U1|sec_filter|val_in_reg (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|val_in_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|val_in_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|val_in_reg .is_wysiwyg = "true";
defparam \U1|sec_filter|val_in_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[0][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \U1|sec_filter|regMux|reg_array[1][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[2][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \U1|sec_filter|regMux|reg_array[3][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[4][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[4][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[3][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \U1|sec_filter|regMux|reg_array[4][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \U1|sec_filter|regMux|reg_array[5][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[6][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[7][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[7][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N31
dffeas \U1|sec_filter|regMux|reg_array[8][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[8][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \U1|sec_filter|regMux|reg_array[9][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[10][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[11][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~7_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2]) # ((\U1|sec_filter|regMux|reg_array[11][0]~q )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (!\U1|sec_filter|regMux|sel_reg [2] & 
// (\U1|sec_filter|regMux|reg_array[3][0]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|reg_array[3][0]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[11][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~7 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[12][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[13][0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[13][0]~feeder_combout  = \U1|sec_filter|regMux|reg_array[12][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[12][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N23
dffeas \U1|sec_filter|regMux|reg_array[13][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \U1|sec_filter|regMux|reg_array[14][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \U1|sec_filter|regMux|reg_array[15][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~8_combout  = (\U1|sec_filter|regMux|Mux15~7_combout  & (((\U1|sec_filter|regMux|reg_array[15][0]~q )) # (!\U1|sec_filter|regMux|sel_reg [2]))) # (!\U1|sec_filter|regMux|Mux15~7_combout  & (\U1|sec_filter|regMux|sel_reg [2] & 
// ((\U1|sec_filter|regMux|reg_array[7][0]~q ))))

	.dataa(\U1|sec_filter|regMux|Mux15~7_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|reg_array[15][0]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[7][0]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~8 .lut_mask = 16'hE6A2;
defparam \U1|sec_filter|regMux|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|sel_reg[0]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|sel_reg[0]~feeder_combout  = \U1|sec_filter|addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|addr_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|sel_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|sel_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \U1|sec_filter|regMux|sel_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|sel_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~0_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[9][0]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[1][0]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[9][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[1][0]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~0 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~1_combout  = (\U1|sec_filter|regMux|Mux15~0_combout  & ((\U1|sec_filter|regMux|reg_array[13][0]~q ) # ((!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux15~0_combout  & 
// (((\U1|sec_filter|regMux|reg_array[5][0]~q  & \U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|Mux15~0_combout ),
	.datab(\U1|sec_filter|regMux|reg_array[13][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[5][0]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~1 .lut_mask = 16'hD8AA;
defparam \U1|sec_filter|regMux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[4][0]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[0][0]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[4][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[0][0]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~4 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~5_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux15~4_combout  & ((\U1|sec_filter|regMux|reg_array[12][0]~q ))) # (!\U1|sec_filter|regMux|Mux15~4_combout  & (\U1|sec_filter|regMux|reg_array[8][0]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux15~4_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[8][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][0]~q ),
	.datad(\U1|sec_filter|regMux|Mux15~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~5 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N9
dffeas \U1|sec_filter|regMux|sel_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|addr_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~2_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[6][0]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[2][0]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[6][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[2][0]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~2 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux15~2_combout  & ((\U1|sec_filter|regMux|reg_array[14][0]~q ))) # (!\U1|sec_filter|regMux|Mux15~2_combout  & (\U1|sec_filter|regMux|reg_array[10][0]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux15~2_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[10][0]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[14][0]~q ),
	.datad(\U1|sec_filter|regMux|Mux15~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~3 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux15~3_combout ))) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|Mux15~5_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux15~5_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|sel_reg [1]),
	.datad(\U1|sec_filter|regMux|Mux15~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~6 .lut_mask = 16'hF2C2;
defparam \U1|sec_filter|regMux|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux15~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux15~9_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux15~6_combout  & (\U1|sec_filter|regMux|Mux15~8_combout )) # (!\U1|sec_filter|regMux|Mux15~6_combout  & ((\U1|sec_filter|regMux|Mux15~1_combout ))))) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux15~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux15~8_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|Mux15~1_combout ),
	.datad(\U1|sec_filter|regMux|Mux15~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux15~9 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[0]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[0]~feeder_combout  = \U1|sec_filter|regMux|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux15~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[16][0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[15][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][0] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|sel_reg[4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|sel_reg[4]~feeder_combout  = \U1|sec_filter|addr_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|sel_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|sel_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \U1|sec_filter|regMux|sel_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|sel_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|sel_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|sel_reg[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|sel_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \U1|sec_filter|dout_mux_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[0]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \U1|dds_test|rs2|Q[1]~0 (
// Equation(s):
// \U1|dds_test|rs2|Q[1]~0_combout  = !\U1|dds_test|ra2|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dds_test|ra2|Q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dds_test|rs2|Q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|rs2|Q[1]~0 .lut_mask = 16'h0F0F;
defparam \U1|dds_test|rs2|Q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \U1|dds_test|rs2|Q[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|rs2|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|rs2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|rs2|Q[1] .is_wysiwyg = "true";
defparam \U1|dds_test|rs2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFF00000003FFFFFF000000FFFFFC00001FFFFE00007FFFE0001FFFF0001FFFC0007FFE000FFFC001FFE000FFF000FFE001FFC007FF003FF801FF801FF803FF007FE00FF803FE01FF00FF807FC03FC03FC03FC07F807F00FE03FC07F01FC07F01FC07F01F80FC07F03F01F80FC0FC07E07E07E07E07E07C0FC0F81F83F03E07C0F81F07E0FC1F07E0F83E0FC1F07C1F07C1F07C3E0F83E1F07C3E0F07C3E0F0783C1E0F0783C1E1F0F8783C3C1E1F0F0F07878787C3C3C3C3C3C3C3C3C3C3C3C3C78787870F0F0E1E1C3C3878F0F1E1C3878F0E1C3878F1E3C78F1E3C78F1E3870E3C78E1C78F1C;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h38E1C78E1C70E3871C78E3C71C78E38F1C71C78E38E38E3C71C71C71C71C71C71C71C71C638E38E38C71C718E38E31C718E39C718E39C718E31C638C738E71CE31CE31CE31CE31CE31CE718E738C639CE718C639CE738C6318C6318C6318C6318C6319CE739CC6319CE6318CE7318CE6319CC63398CE63398CE63398CE63319CCE63319CCE673399CCE673399CCC66333998CCE66333199CCCE6673339998CCCE6667333399998CCCCC66666733333399999999CCCCCCCCCCCC6666666666666666666666666666666666CCCCCCCCCCCD999999993333332666664CCCCD9999B33326666CCCC99993336664CCC999333666CCC99933266CCD99B32664CD99336;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h64CD993366CC99B3664C993366CD993264C993264C993264D9B366C99326CD93264D9B26CD9326C99364C9B26CD9364D9366C9B26C9B26C9B26C9B26D9364D936C9B26D9364DB26D93649B24DB26D936C93649B649B649B649B649B649B64936C926D924DB64936D924DB64936DB249B6D9249B6DB24926DB6C924936DB6C924926DB6DB6C924924924DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6D2492492496DB6DB6D2492496DB6DA4924B6DB692496DB692496DB6924B6DA492DB6924B6D2496DA496DB492DB492DB496DA496DA4B6D25B692DB496DA4B6925B496D25B496DA4B692DA4B696D25B496D25A4B692D25B49692DA5B4B692D25A4;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hB696D2DA5B4B69692D25A4B4B69692D25A5B4B4969692D2DA5A5B4B4B4969696D2D2D25A5A5A4B4B4B4B4B6969696969692D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D6969696969696B4B4B4B4B5A5A5A5A52D2D2D2969694B4B4B5A5A5AD2D2D69694B4B5A5A52D2D69694B4B5A5AD2D69694B4A5A52D29694B4A5A52D29694B5A5AD29694B4A5AD2D694B5A5AD296B4B5A52D694B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD294B5A52D694A5AD296B5A52D694A5AD296B5A52D6B4A5AD694B5AD296B5A5296B4A52D694A5AD694A5AD294B5AD294B5A5296B5A5296B5A5296B4A52D6B4A52D6B4A52D6B4A52D6B4A52D6B4A52;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \U1|dds_test|sin_wave[1]~16 (
// Equation(s):
// \U1|dds_test|sin_wave[1]~16_combout  = (\U1|dds_test|sin_wave[0]~15  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ ((!\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[0]~15  & 
// ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ (\U1|dds_test|ra2|Q [14])) # (GND)))
// \U1|dds_test|sin_wave[1]~17  = CARRY((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ (!\U1|dds_test|ra2|Q [14])) # (!\U1|dds_test|sin_wave[0]~15 ))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[0]~15 ),
	.combout(\U1|dds_test|sin_wave[1]~16_combout ),
	.cout(\U1|dds_test|sin_wave[1]~17 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[1]~16 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \U1|dds_test|sin_wave[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[1] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \U1|mux1_out[1]~2 (
// Equation(s):
// \U1|mux1_out[1]~2_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|rs2|Q [1])) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|sin_wave [1])))))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|dds_test|sin_wave [1]),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[1]~2 .lut_mask = 16'hFA0C;
defparam \U1|mux1_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \U1|mux1_out[1]~3 (
// Equation(s):
// \U1|mux1_out[1]~3_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & ((\U1|mux1_out[1]~2_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))) # (!\U1|mux1_out[1]~2_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a13 )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & (((\U1|mux1_out[1]~2_combout ))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a13 ),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U1|mux1_out[1]~2_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.cin(gnd),
	.combout(\U1|mux1_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[1]~3 .lut_mask = 16'hF838;
defparam \U1|mux1_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \U1|sec_filter|din_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \U1|sec_filter|regMux|reg_array[0][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[1][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[1][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[0][1]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N7
dffeas \U1|sec_filter|regMux|reg_array[1][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][1]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \U1|sec_filter|regMux|reg_array[2][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \U1|sec_filter|regMux|reg_array[3][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \U1|sec_filter|regMux|reg_array[4][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \U1|sec_filter|regMux|reg_array[5][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N3
dffeas \U1|sec_filter|regMux|reg_array[6][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N19
dffeas \U1|sec_filter|regMux|reg_array[7][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \U1|sec_filter|regMux|reg_array[8][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \U1|sec_filter|regMux|reg_array[9][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][1]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \U1|sec_filter|regMux|reg_array[10][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \U1|sec_filter|regMux|reg_array[11][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \U1|sec_filter|regMux|reg_array[12][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[13][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[13][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[12][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[12][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N7
dffeas \U1|sec_filter|regMux|reg_array[13][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][1]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \U1|sec_filter|regMux|reg_array[14][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N1
dffeas \U1|sec_filter|regMux|reg_array[15][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~7_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[13][1]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[12][1]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[13][1]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][1]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~7 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~8_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux14~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][1]~q ))) # (!\U1|sec_filter|regMux|Mux14~7_combout  & (\U1|sec_filter|regMux|reg_array[14][1]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux14~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[14][1]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[15][1]~q ),
	.datad(\U1|sec_filter|regMux|Mux14~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~4_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[2][1]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[0][1]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[2][1]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[0][1]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~4 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~5_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux14~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][1]~q ))) # (!\U1|sec_filter|regMux|Mux14~4_combout  & (\U1|sec_filter|regMux|reg_array[1][1]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux14~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[1][1]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[3][1]~q ),
	.datad(\U1|sec_filter|regMux|Mux14~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~2_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[10][1]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[8][1]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[10][1]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[8][1]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~2 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux14~2_combout  & ((\U1|sec_filter|regMux|reg_array[11][1]~q ))) # (!\U1|sec_filter|regMux|Mux14~2_combout  & (\U1|sec_filter|regMux|reg_array[9][1]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux14~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][1]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[11][1]~q ),
	.datad(\U1|sec_filter|regMux|Mux14~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~6_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux14~3_combout ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|Mux14~5_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux14~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux14~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~6 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~0_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[5][1]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[4][1]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[5][1]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[4][1]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~0 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux14~0_combout  & (\U1|sec_filter|regMux|reg_array[7][1]~q )) # (!\U1|sec_filter|regMux|Mux14~0_combout  & ((\U1|sec_filter|regMux|reg_array[6][1]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux14~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[7][1]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[6][1]~q ),
	.datad(\U1|sec_filter|regMux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux14~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux14~9_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux14~6_combout  & (\U1|sec_filter|regMux|Mux14~8_combout )) # (!\U1|sec_filter|regMux|Mux14~6_combout  & ((\U1|sec_filter|regMux|Mux14~1_combout ))))) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux14~6_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|Mux14~8_combout ),
	.datac(\U1|sec_filter|regMux|Mux14~6_combout ),
	.datad(\U1|sec_filter|regMux|Mux14~1_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux14~9 .lut_mask = 16'hDAD0;
defparam \U1|sec_filter|regMux|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[1]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[1]~feeder_combout  = \U1|sec_filter|regMux|Mux14~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux14~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][1]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][1]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][1]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \U1|sec_filter|regMux|reg_array[16][1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][1] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \U1|sec_filter|dout_mux_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[1]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFF00000000001FFFFFFFFF800000001FFFFFFFE00000007FFFFFF0000001FFFFFF000000FFFFFE000007FFFFC00001FFFFE00003FFFF80000FFFFC0001FFFF00007FFFC0003FFFC0007FFF8000FFFC0007FFE0007FFE0007FFE000FFF8003FFE000FFF0007FF8007FF8007FF800FFF001FFC003FF800FFE007FF001FF800FFC00FFE007FE007FE007FC00FFC01FF803FF007FC00FF803FE00FF803FE01FF007FC03FE01FF00FF807F807FC03FC03FC03FC03FC03FC03F807F807F00FF01FE03FC07F00FE01FC07F00FE03F80FE03F80FE03F80FE03F80FC07F01F80FE0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h3F01F80FE07F03F81F80FC07E07F03F01F81F80FC0FC0FC07E07E07E07E07E07E07E07E07C0FC0FC0F81F81F03F03E07E0FC1F81F03E07E0FC1F83F07C0F81F03E0FC1F03E0FC1F03E0F81F07C0F83E0F81F07C1F07C0F83E0F83E0F83E0F83E0F83E1F07C1F07C1E0F83E0F07C1F0F83E1F07C3E0F07C3E0F07C3E0F07C3E1F0F83C1E0F0783C1E0F0783C1E0F0783C3E1F0F0783C3E1E0F0F8783C3E1E0F0F078783C3C1E1E0F0F0F878787C3C3C3E1E1E1E1F0F0F0F0F0F07878787878787878787878787878787878F0F0F0F0F0F1E1E1E1E1C3C3C3C787878F0F0E1E1E3C3C387870F0F1E1E3C387870F0E1E3C3878F0F1E1C3C78F0E1E3C3878F1E1C38;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h78F1E1C3870F1E3C7870E1C3870E1E3C78F1E3C78F1E3C78E1C3870E1C38F1E3C78E1C38F1E3C70E1C78F1C38F1E3871E3870E3C70E3C70E3C70E3C71E3871E38F1C38E1C78E3C71E3871C38E3C71E38F1C78E3871C78E3871C78E3871C78E38F1C71E38E3871C71E38E3871C71C38E38E1C71C71C38E38E38F1C71C71C70E38E38E38E38F1C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C718E38E38E38E38E71C71C71C738E38E38E71C71C718E38E38C71C71CE38E38C71C718E38E71C71CE38E31C718E38E71C738E39C71CE38E71C738E39C718E39C718E38C71CE38C718E39C718E39C738E31C638E71CE39C738E31C638;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hC718E31C638C718E31C638C738E71CE39C638C718E71CE31C639C738C718E718E31CE39C639C738C738C738E718E718E71CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE718E718E718E738C738C739C639C639CE31CE318E718C738C639C631CE318E718C739C639CE318E718C739C631CE718E738C639CE318E738C639CE318E739C631CE718C739CE318E739C631CE738C639CE718C739CE318C739CE318C739CE318C739CE318C739CE318C739CE318C639CE718C631CE739C6318E739CE318C639CE738C6318E739CE318C639CE738C6318E739CE718C631CE739CE318C639CE739C6318C639CE738C6318C739CE738C6318C739CE738C6318C739C;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \U1|dds_test|sin_wave[2]~18 (
// Equation(s):
// \U1|dds_test|sin_wave[2]~18_combout  = (\U1|dds_test|sin_wave[1]~17  & ((\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (!\U1|dds_test|sin_wave[1]~17  & (\U1|dds_test|ra2|Q [14] $ 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (VCC))))
// \U1|dds_test|sin_wave[2]~19  = CARRY((!\U1|dds_test|sin_wave[1]~17  & (\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[1]~17 ),
	.combout(\U1|dds_test|sin_wave[2]~18_combout ),
	.cout(\U1|dds_test|sin_wave[2]~19 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[2]~18 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \U1|dds_test|sin_wave[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[2] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \U1|mux1_out[2]~4 (
// Equation(s):
// \U1|mux1_out[2]~4_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a12 ) # (\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & (\U1|dds_test|sin_wave 
// [2] & ((!\U2|C2|reg_array_confregs[10][3]~q ))))

	.dataa(\U1|dds_test|sin_wave [2]),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a12 ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[2]~4 .lut_mask = 16'hF0CA;
defparam \U1|mux1_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \U1|mux1_out[2]~5 (
// Equation(s):
// \U1|mux1_out[2]~5_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|mux1_out[2]~4_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]))) # (!\U1|mux1_out[2]~4_combout  & 
// (\U1|dds_test|rs2|Q [1])))) # (!\U2|C2|reg_array_confregs[10][3]~q  & (((\U1|mux1_out[2]~4_combout ))))

	.dataa(\U2|C2|reg_array_confregs[10][3]~q ),
	.datab(\U1|dds_test|rs2|Q [1]),
	.datac(\U1|mux1_out[2]~4_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.cin(gnd),
	.combout(\U1|mux1_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[2]~5 .lut_mask = 16'hF858;
defparam \U1|mux1_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \U1|sec_filter|din_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \U1|sec_filter|regMux|reg_array[0][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[1][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[2][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \U1|sec_filter|regMux|reg_array[3][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[4][2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[4][2]~feeder_combout  = \U1|sec_filter|regMux|reg_array[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[3][2]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N31
dffeas \U1|sec_filter|regMux|reg_array[4][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N1
dffeas \U1|sec_filter|regMux|reg_array[5][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \U1|sec_filter|regMux|reg_array[6][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[7][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][2]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[7][2]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \U1|sec_filter|regMux|reg_array[8][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][2]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][2]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \U1|sec_filter|regMux|reg_array[9][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \U1|sec_filter|regMux|reg_array[10][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][2]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][2]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[11][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[12][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[13][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \U1|sec_filter|regMux|reg_array[14][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~0_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[10][2]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[2][2]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[10][2]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[2][2]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~0 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~1_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux13~0_combout  & (\U1|sec_filter|regMux|reg_array[14][2]~q )) # (!\U1|sec_filter|regMux|Mux13~0_combout  & ((\U1|sec_filter|regMux|reg_array[6][2]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux13~0_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[14][2]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|reg_array[6][2]~q ),
	.datad(\U1|sec_filter|regMux|Mux13~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~1 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~7_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[7][2]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[3][2]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|reg_array[7][2]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[3][2]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~7 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[15][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~8_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux13~7_combout  & (\U1|sec_filter|regMux|reg_array[15][2]~q )) # (!\U1|sec_filter|regMux|Mux13~7_combout  & ((\U1|sec_filter|regMux|reg_array[11][2]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|Mux13~7_combout ))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|Mux13~7_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[15][2]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[11][2]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~8 .lut_mask = 16'hE6C4;
defparam \U1|sec_filter|regMux|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[8][2]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[0][2]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|reg_array[8][2]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][2]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~4 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~5_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux13~4_combout  & ((\U1|sec_filter|regMux|reg_array[12][2]~q ))) # (!\U1|sec_filter|regMux|Mux13~4_combout  & (\U1|sec_filter|regMux|reg_array[4][2]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux13~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[4][2]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|reg_array[12][2]~q ),
	.datad(\U1|sec_filter|regMux|Mux13~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~2_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[5][2]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[1][2]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[5][2]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[1][2]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~2 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux13~2_combout  & ((\U1|sec_filter|regMux|reg_array[13][2]~q ))) # (!\U1|sec_filter|regMux|Mux13~2_combout  & (\U1|sec_filter|regMux|reg_array[9][2]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux13~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][2]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[13][2]~q ),
	.datad(\U1|sec_filter|regMux|Mux13~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux13~3_combout ) # (\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|Mux13~5_combout  & 
// ((!\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|Mux13~5_combout ),
	.datab(\U1|sec_filter|regMux|Mux13~3_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [0]),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~6 .lut_mask = 16'hF0CA;
defparam \U1|sec_filter|regMux|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux13~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux13~9_combout  = (\U1|sec_filter|regMux|Mux13~6_combout  & (((\U1|sec_filter|regMux|Mux13~8_combout ) # (!\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|Mux13~6_combout  & (\U1|sec_filter|regMux|Mux13~1_combout  & 
// ((\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|Mux13~1_combout ),
	.datab(\U1|sec_filter|regMux|Mux13~8_combout ),
	.datac(\U1|sec_filter|regMux|Mux13~6_combout ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux13~9 .lut_mask = 16'hCAF0;
defparam \U1|sec_filter|regMux|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[2]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[2]~feeder_combout  = \U1|sec_filter|regMux|Mux13~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux13~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][2]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][2]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[15][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][2]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[16][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \U1|sec_filter|regMux|reg_array[16][2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][2] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \U1|sec_filter|dout_mux_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[2]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFE000000000000FFFFFFFFFFF80000000001FFFFFFFFFC000000000FFFFFFFFE000000007FFFFFFFC00000007FFFFFFF00000007FFFFFF80000007FFFFFF0000003FFFFFF0000007FFFFF8000007FFFFF000001FFFFFC00000FFFFF800001FFFFF00000FFFFF800007FFFF80000FFFFE00003FFFF80000FFFFC0000FFFFC0001FFFF80003FFFE0000FFFF80007FFFC0003FFFC0003FFFC0003FFF80007FFF0001FFFC0007FFF0001FFF8000FFFC000FFFC000FFFC000FFFC000FFF8001FFF000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h3FFE000FFF8003FFE000FFF8007FFC001FFE000FFF000FFF8007FF8007FF8007FF8007FF800FFF000FFE001FFC003FF800FFE001FFC007FF001FFC007FF001FFC00FFE003FF001FFC00FFE007FF003FF001FF801FF800FFC00FFC00FFC00FFC00FFC01FF801FF801FF003FF007FE00FFC01FF803FF007FC00FF803FF007FC01FF003FE00FF803FE00FF803FE00FF803FC01FF007FC03FE00FF007FC03FE00FF007F803FC01FE00FF00FF807F803FC03FE01FE01FF00FF00FF007F807F807F807F807F807F807F807F807F00FF00FF00FE01FE01FE03FC03F807F80FF00FE01FC03FC07F80FF01FE03FC07F80FF01FC03F80FF01FE03F80FF01FC03F80FE01FC0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h7F01FE03F80FE03F807F01FC07F01FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE03F01FC07F01F80FE03F01FC07E03F80FC07F03F80FC07F03F81FC07E03F01FC0FE07F03F81FC07E03F03F81FC0FE07F03F81F80FC07E07F03F81F80FC0FE07E03F03F81F81FC0FC07E07E03F03F01F81F81FC0FC0FC0FE07E07E07F03F03F03F03F01F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F03F03F03F03F07E07E07E07C0FC0FC0F81F81F81F03F03F07E07E0FC0FC0F81F81F03F07E07E0FC0FC1F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03E07E0FC0F81F03F07E0FC1F81F03E07C0FC1F83F07E0FC1F83F03E07C0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hF81F03E07C0F81F03E07C0F83F07E0FC1F83F07E0F81F03E07C1F83F07E0F81F03E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F07E0F81F07E0F83F07C0F83E07C1F83E0FC1F03E0F81F07C0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83E07C1F07E0F83F07C1F03E0F83F07C1F03E0F83E07C1F07E0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0F81F07C1F07C1F83E0F83E0FC1F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F83F07C1F07C1F07C0F83E0F83E0;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \U1|dds_test|sin_wave[3]~20 (
// Equation(s):
// \U1|dds_test|sin_wave[3]~20_combout  = (\U1|dds_test|sin_wave[2]~19  & (\U1|dds_test|ra2|Q [14] $ ((!\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (!\U1|dds_test|sin_wave[2]~19  & ((\U1|dds_test|ra2|Q [14] $ 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout )) # (GND)))
// \U1|dds_test|sin_wave[3]~21  = CARRY((\U1|dds_test|ra2|Q [14] $ (!\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout )) # (!\U1|dds_test|sin_wave[2]~19 ))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[2]~19 ),
	.combout(\U1|dds_test|sin_wave[3]~20_combout ),
	.cout(\U1|dds_test|sin_wave[3]~21 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[3]~20 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \U1|dds_test|sin_wave[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[3] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \U1|mux1_out[3]~6 (
// Equation(s):
// \U1|mux1_out[3]~6_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|rs2|Q [1])) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|sin_wave [3])))))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|dds_test|sin_wave [3]),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[3]~6 .lut_mask = 16'hFA0C;
defparam \U1|mux1_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \U1|mux1_out[3]~7 (
// Equation(s):
// \U1|mux1_out[3]~7_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & ((\U1|mux1_out[3]~6_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))) # (!\U1|mux1_out[3]~6_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a11 )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & (((\U1|mux1_out[3]~6_combout ))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a11 ),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U1|mux1_out[3]~6_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.cin(gnd),
	.combout(\U1|mux1_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[3]~7 .lut_mask = 16'hF838;
defparam \U1|mux1_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N7
dffeas \U1|sec_filter|din_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \U1|sec_filter|regMux|reg_array[0][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[1][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[1][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[0][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \U1|sec_filter|regMux|reg_array[1][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \U1|sec_filter|regMux|reg_array[2][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~4_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[1][3]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[0][3]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[1][3]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[0][3]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~4 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \U1|sec_filter|regMux|reg_array[3][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~5_combout  = (\U1|sec_filter|regMux|Mux12~4_combout  & (((\U1|sec_filter|regMux|reg_array[3][3]~q ) # (!\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|Mux12~4_combout  & (\U1|sec_filter|regMux|reg_array[2][3]~q 
//  & ((\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[2][3]~q ),
	.datab(\U1|sec_filter|regMux|Mux12~4_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[3][3]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~5 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \U1|sec_filter|regMux|reg_array[4][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \U1|sec_filter|regMux|reg_array[5][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N3
dffeas \U1|sec_filter|regMux|reg_array[6][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \U1|sec_filter|regMux|reg_array[7][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~2_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[6][3]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[4][3]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[6][3]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[4][3]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~2 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux12~2_combout  & ((\U1|sec_filter|regMux|reg_array[7][3]~q ))) # (!\U1|sec_filter|regMux|Mux12~2_combout  & (\U1|sec_filter|regMux|reg_array[5][3]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux12~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[5][3]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[7][3]~q ),
	.datad(\U1|sec_filter|regMux|Mux12~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~6_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|Mux12~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|Mux12~5_combout )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux12~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux12~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~6 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \U1|sec_filter|regMux|reg_array[8][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \U1|sec_filter|regMux|reg_array[9][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \U1|sec_filter|regMux|reg_array[10][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \U1|sec_filter|regMux|reg_array[11][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~0_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[9][3]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[8][3]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][3]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[8][3]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~0 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux12~0_combout  & (\U1|sec_filter|regMux|reg_array[11][3]~q )) # (!\U1|sec_filter|regMux|Mux12~0_combout  & ((\U1|sec_filter|regMux|reg_array[10][3]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux12~0_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][3]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[10][3]~q ),
	.datad(\U1|sec_filter|regMux|Mux12~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~1 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \U1|sec_filter|regMux|reg_array[12][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \U1|sec_filter|regMux|reg_array[13][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \U1|sec_filter|regMux|reg_array[14][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \U1|sec_filter|regMux|reg_array[15][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~7_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|sel_reg [1])) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[14][3]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[12][3]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[12][3]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[14][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~7 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~8_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux12~7_combout  & (\U1|sec_filter|regMux|reg_array[15][3]~q )) # (!\U1|sec_filter|regMux|Mux12~7_combout  & ((\U1|sec_filter|regMux|reg_array[13][3]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux12~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[15][3]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[13][3]~q ),
	.datad(\U1|sec_filter|regMux|Mux12~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~8 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux12~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux12~9_combout  = (\U1|sec_filter|regMux|Mux12~6_combout  & (((\U1|sec_filter|regMux|Mux12~8_combout )) # (!\U1|sec_filter|regMux|sel_reg [3]))) # (!\U1|sec_filter|regMux|Mux12~6_combout  & (\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|Mux12~1_combout )))

	.dataa(\U1|sec_filter|regMux|Mux12~6_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux12~1_combout ),
	.datad(\U1|sec_filter|regMux|Mux12~8_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux12~9 .lut_mask = 16'hEA62;
defparam \U1|sec_filter|regMux|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[3]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[3]~feeder_combout  = \U1|sec_filter|regMux|Mux12~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux12~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][3]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][3]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][3]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \U1|sec_filter|regMux|reg_array[16][3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][3] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \U1|sec_filter|dout_mux_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[3]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFF80000000000003FFFFFFFFFFFF8000000000007FFFFFFFFFFE00000000000FFFFFFFFFFE0000000000FFFFFFFFFF8000000000FFFFFFFFFC000000000FFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFC00000003FFFFFFF80000001FFFFFFF80000001FFFFFFF0000000FFFFFFF0000000FFFFFFF0000001FFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hC000000FFFFFFC000000FFFFFF8000001FFFFFF000000FFFFFF8000007FFFFF8000007FFFFF000000FFFFFE000003FFFFF000001FFFFF800001FFFFF800001FFFFF000003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF00000FFFFF00001FFFFE00001FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80001FFFFC0000FFFFC0000FFFFC0000FFFFC0001FFFF80003FFFF00007FFFC0000FFFF80003FFFE0000FFFF00007FFFC0003FFFE0001FFFF0000FFFF80007FFF80007FFF80007FFF80007FFF8000FFFF0000FFFE0001FFFC0003FFF8000FFFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC000FFFE0003FFF0001FFFC000FFFE000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h7FFE0003FFF0003FFF8001FFF8001FFF8001FFF8001FFF8001FFF8001FFF0003FFF0003FFE0007FFE000FFFC001FFF8003FFF0007FFC000FFF8003FFE0007FFC001FFF0007FFC001FFF8003FFC001FFF0007FFC001FFF0007FF8003FFE000FFF0007FFC003FFE001FFF0007FF8003FFC001FFE001FFF000FFF0007FF8007FFC003FFC003FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFC003FFC003FF8007FF8007FF000FFF001FFE001FFC003FF8007FF000FFF001FFE003FF8007FF000FFE001FFC007FF800FFE001FFC007FF800FFE001FFC007FF000FFE003FF800FFE001FFC007FF001FFC007FF001FFC003FF800;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFE003FF800FFE003FF800FFC007FF001FFC007FF001FFC007FE003FF800FFE003FF001FFC007FF003FF800FFE007FF001FFC00FFE003FF001FFC00FFE003FF001FFC00FFE007FF001FF800FFC007FF003FF801FFC00FFE003FF001FF800FFC007FE003FF001FF801FFC00FFE007FF003FF801FF800FFC007FE003FF003FF801FFC00FFC007FE007FF003FF001FF801FFC00FFC007FE007FF003FF001FF801FFC00FFC00FFE007FE003FF003FF001FF801FFC00FFC00FFE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFE007FE007FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF003FF801FF801FF800FFC00FFC00;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \U1|dds_test|sin_wave[4]~22 (
// Equation(s):
// \U1|dds_test|sin_wave[4]~22_combout  = (\U1|dds_test|sin_wave[3]~21  & ((\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (!\U1|dds_test|sin_wave[3]~21  & (\U1|dds_test|ra2|Q [14] $ 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  $ (VCC))))
// \U1|dds_test|sin_wave[4]~23  = CARRY((!\U1|dds_test|sin_wave[3]~21  & (\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[3]~21 ),
	.combout(\U1|dds_test|sin_wave[4]~22_combout ),
	.cout(\U1|dds_test|sin_wave[4]~23 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[4]~22 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \U1|dds_test|sin_wave[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[4] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \U1|mux1_out[4]~8 (
// Equation(s):
// \U1|mux1_out[4]~8_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & (\U1|dds_test|sin_wave 
// [4] & ((!\U2|C2|reg_array_confregs[10][3]~q ))))

	.dataa(\U1|dds_test|sin_wave [4]),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[4]~8 .lut_mask = 16'hF0CA;
defparam \U1|mux1_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \U1|mux1_out[4]~9 (
// Equation(s):
// \U1|mux1_out[4]~9_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|mux1_out[4]~8_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))) # (!\U1|mux1_out[4]~8_combout  & 
// (\U1|dds_test|rs2|Q [1])))) # (!\U2|C2|reg_array_confregs[10][3]~q  & (((\U1|mux1_out[4]~8_combout ))))

	.dataa(\U2|C2|reg_array_confregs[10][3]~q ),
	.datab(\U1|dds_test|rs2|Q [1]),
	.datac(\U1|mux1_out[4]~8_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.cin(gnd),
	.combout(\U1|mux1_out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[4]~9 .lut_mask = 16'hF858;
defparam \U1|mux1_out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \U1|sec_filter|din_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \U1|sec_filter|regMux|reg_array[0][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \U1|sec_filter|regMux|reg_array[1][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \U1|sec_filter|regMux|reg_array[2][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N3
dffeas \U1|sec_filter|regMux|reg_array[3][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \U1|sec_filter|regMux|reg_array[4][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \U1|sec_filter|regMux|reg_array[5][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \U1|sec_filter|regMux|reg_array[6][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \U1|sec_filter|regMux|reg_array[7][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[7][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \U1|sec_filter|regMux|reg_array[8][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \U1|sec_filter|regMux|reg_array[9][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~0_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[9][4]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[1][4]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[1][4]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[9][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~0 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \U1|sec_filter|regMux|reg_array[10][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \U1|sec_filter|regMux|reg_array[11][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N23
dffeas \U1|sec_filter|regMux|reg_array[12][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \U1|sec_filter|regMux|reg_array[13][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~1_combout  = (\U1|sec_filter|regMux|Mux11~0_combout  & ((\U1|sec_filter|regMux|reg_array[13][4]~q ) # ((!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux11~0_combout  & 
// (((\U1|sec_filter|regMux|reg_array[5][4]~q  & \U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|Mux11~0_combout ),
	.datab(\U1|sec_filter|regMux|reg_array[13][4]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[5][4]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~1 .lut_mask = 16'hD8AA;
defparam \U1|sec_filter|regMux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \U1|sec_filter|regMux|reg_array[14][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~2_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[6][4]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[2][4]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[6][4]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[2][4]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~2 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux11~2_combout  & ((\U1|sec_filter|regMux|reg_array[14][4]~q ))) # (!\U1|sec_filter|regMux|Mux11~2_combout  & (\U1|sec_filter|regMux|reg_array[10][4]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux11~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[10][4]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[14][4]~q ),
	.datad(\U1|sec_filter|regMux|Mux11~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[4][4]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[0][4]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[4][4]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][4]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~4 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~5_combout  = (\U1|sec_filter|regMux|Mux11~4_combout  & (((\U1|sec_filter|regMux|reg_array[12][4]~q ) # (!\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|Mux11~4_combout  & 
// (\U1|sec_filter|regMux|reg_array[8][4]~q  & ((\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|Mux11~4_combout ),
	.datab(\U1|sec_filter|regMux|reg_array[8][4]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][4]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~5 .lut_mask = 16'hE4AA;
defparam \U1|sec_filter|regMux|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~6_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0]) # ((\U1|sec_filter|regMux|Mux11~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (!\U1|sec_filter|regMux|sel_reg [0] & 
// ((\U1|sec_filter|regMux|Mux11~5_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|Mux11~3_combout ),
	.datad(\U1|sec_filter|regMux|Mux11~5_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~6 .lut_mask = 16'hB9A8;
defparam \U1|sec_filter|regMux|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N31
dffeas \U1|sec_filter|regMux|reg_array[15][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[11][4]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[3][4]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[3][4]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[11][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~7 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~8_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux11~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][4]~q ))) # (!\U1|sec_filter|regMux|Mux11~7_combout  & (\U1|sec_filter|regMux|reg_array[7][4]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux11~7_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[7][4]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[15][4]~q ),
	.datad(\U1|sec_filter|regMux|Mux11~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~8 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux11~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux11~9_combout  = (\U1|sec_filter|regMux|Mux11~6_combout  & (((\U1|sec_filter|regMux|Mux11~8_combout ) # (!\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|Mux11~6_combout  & (\U1|sec_filter|regMux|Mux11~1_combout  & 
// ((\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|Mux11~1_combout ),
	.datab(\U1|sec_filter|regMux|Mux11~6_combout ),
	.datac(\U1|sec_filter|regMux|Mux11~8_combout ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux11~9 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[4]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[4]~feeder_combout  = \U1|sec_filter|regMux|Mux11~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux11~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][4]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][4]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][4]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][4]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \U1|sec_filter|regMux|reg_array[16][4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][4] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \U1|sec_filter|dout_mux_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[4]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFE000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFF0000000000007FFFFFFFFFFF800000000000FFFFFFFFFFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF0000000000FFFFFFFFFE0000000001FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000007FFFFFFF800000007FFFFFFF00000000FFFFFFFE00000003FFFFFFF00000001FFFFFFF80000001FFFFFFF80000001FFFFFFF00000003FFFFFFE0000000FFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h80000003FFFFFFC0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF0000003FFFFFF8000001FFFFFF8000001FFFFFFC000001FFFFFF8000001FFFFFF8000003FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFE000001FFFFFF0000007FFFFF8000003FFFFFC000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFC000003FFFFF8000007FFFFF000001FFFFFE000003FFFFF800000FFFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFF800000FFFFFE000007FFFFF000003FFFFF000001FFFFF800001FFFFF800001FFFFFC00000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFC00000FFFFFC00000FFFFF800001FFFFF800001FFFFF800003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFFE00000FFFFFC00001FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF800003FFFFE00001FFFFF00000FFFFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFC00001FFFFE00000FFFFF00000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \U1|dds_test|sin_wave[5]~24 (
// Equation(s):
// \U1|dds_test|sin_wave[5]~24_combout  = (\U1|dds_test|sin_wave[4]~23  & (\U1|dds_test|ra2|Q [14] $ ((!\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (!\U1|dds_test|sin_wave[4]~23  & ((\U1|dds_test|ra2|Q [14] $ 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout )) # (GND)))
// \U1|dds_test|sin_wave[5]~25  = CARRY((\U1|dds_test|ra2|Q [14] $ (!\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\U1|dds_test|sin_wave[4]~23 ))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[4]~23 ),
	.combout(\U1|dds_test|sin_wave[5]~24_combout ),
	.cout(\U1|dds_test|sin_wave[5]~25 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[5]~24 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \U1|dds_test|sin_wave[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[5] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \U1|mux1_out[5]~10 (
// Equation(s):
// \U1|mux1_out[5]~10_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|rs2|Q [1])) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|sin_wave [5])))))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|dds_test|sin_wave [5]),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[5]~10 .lut_mask = 16'hFA0C;
defparam \U1|mux1_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \U1|mux1_out[5]~11 (
// Equation(s):
// \U1|mux1_out[5]~11_combout  = (\U1|mux1_out[5]~10_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]) # (!\U2|C2|reg_array_confregs[10][2]~q )))) # (!\U1|mux1_out[5]~10_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a9  & (\U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a9 ),
	.datab(\U1|mux1_out[5]~10_combout ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.cin(gnd),
	.combout(\U1|mux1_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[5]~11 .lut_mask = 16'hEC2C;
defparam \U1|mux1_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \U1|sec_filter|din_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \U1|sec_filter|regMux|reg_array[0][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[1][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[1][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[0][5]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \U1|sec_filter|regMux|reg_array[1][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \U1|sec_filter|regMux|reg_array[2][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \U1|sec_filter|regMux|reg_array[3][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \U1|sec_filter|regMux|reg_array[4][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \U1|sec_filter|regMux|reg_array[5][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \U1|sec_filter|regMux|reg_array[6][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][5]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \U1|sec_filter|regMux|reg_array[7][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \U1|sec_filter|regMux|reg_array[8][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][5]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \U1|sec_filter|regMux|reg_array[9][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][5]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N27
dffeas \U1|sec_filter|regMux|reg_array[10][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \U1|sec_filter|regMux|reg_array[11][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~2_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[10][5]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[8][5]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[10][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[8][5]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~2 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux10~2_combout  & ((\U1|sec_filter|regMux|reg_array[11][5]~q ))) # (!\U1|sec_filter|regMux|Mux10~2_combout  & (\U1|sec_filter|regMux|reg_array[9][5]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux10~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[11][5]~q ),
	.datad(\U1|sec_filter|regMux|Mux10~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~4_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[2][5]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[0][5]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|reg_array[2][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[0][5]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~4 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~5_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux10~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][5]~q ))) # (!\U1|sec_filter|regMux|Mux10~4_combout  & (\U1|sec_filter|regMux|reg_array[1][5]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux10~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[1][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[3][5]~q ),
	.datad(\U1|sec_filter|regMux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~6_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux10~3_combout ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux10~5_combout  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|Mux10~3_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux10~5_combout ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~6 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~0_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[5][5]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[4][5]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[5][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[4][5]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~0 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~1_combout  = (\U1|sec_filter|regMux|Mux10~0_combout  & ((\U1|sec_filter|regMux|reg_array[7][5]~q ) # ((!\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|Mux10~0_combout  & 
// (((\U1|sec_filter|regMux|reg_array[6][5]~q  & \U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[7][5]~q ),
	.datab(\U1|sec_filter|regMux|Mux10~0_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[6][5]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~1 .lut_mask = 16'hB8CC;
defparam \U1|sec_filter|regMux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \U1|sec_filter|regMux|reg_array[12][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \U1|sec_filter|regMux|reg_array[13][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][5]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \U1|sec_filter|regMux|reg_array[14][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \U1|sec_filter|regMux|reg_array[15][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~7_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[13][5]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[12][5]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[13][5]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[12][5]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~7 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~8_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux10~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][5]~q ))) # (!\U1|sec_filter|regMux|Mux10~7_combout  & (\U1|sec_filter|regMux|reg_array[14][5]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux10~7_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[14][5]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[15][5]~q ),
	.datad(\U1|sec_filter|regMux|Mux10~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~8 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux10~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux10~9_combout  = (\U1|sec_filter|regMux|Mux10~6_combout  & (((\U1|sec_filter|regMux|Mux10~8_combout ) # (!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux10~6_combout  & (\U1|sec_filter|regMux|Mux10~1_combout  & 
// (\U1|sec_filter|regMux|sel_reg [2])))

	.dataa(\U1|sec_filter|regMux|Mux10~6_combout ),
	.datab(\U1|sec_filter|regMux|Mux10~1_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [2]),
	.datad(\U1|sec_filter|regMux|Mux10~8_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux10~9 .lut_mask = 16'hEA4A;
defparam \U1|sec_filter|regMux|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[5]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[5]~feeder_combout  = \U1|sec_filter|regMux|Mux10~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux10~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][5]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][5]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[15][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][5]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \U1|sec_filter|regMux|reg_array[16][5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][5] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \U1|sec_filter|dout_mux_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[5]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFF0000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000003FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000001FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFF800000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \U1|dds_test|sin_wave[6]~26 (
// Equation(s):
// \U1|dds_test|sin_wave[6]~26_combout  = (\U1|dds_test|sin_wave[5]~25  & ((\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (!\U1|dds_test|sin_wave[5]~25  & (\U1|dds_test|ra2|Q [14] $ 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  $ (VCC))))
// \U1|dds_test|sin_wave[6]~27  = CARRY((!\U1|dds_test|sin_wave[5]~25  & (\U1|dds_test|ra2|Q [14] $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[5]~25 ),
	.combout(\U1|dds_test|sin_wave[6]~26_combout ),
	.cout(\U1|dds_test|sin_wave[6]~27 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[6]~26 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \U1|dds_test|sin_wave[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[6] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \U1|mux1_out[6]~12 (
// Equation(s):
// \U1|mux1_out[6]~12_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & (((\U2|C2|reg_array_confregs[10][2]~q )))) # (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U2|C2|reg_array_confregs[10][2]~q  & 
// ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a8 ))) # (!\U2|C2|reg_array_confregs[10][2]~q  & (\U1|dds_test|sin_wave [6]))))

	.dataa(\U1|dds_test|sin_wave [6]),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a8 ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U2|C2|reg_array_confregs[10][2]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[6]~12 .lut_mask = 16'hFC0A;
defparam \U1|mux1_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \U1|mux1_out[6]~13 (
// Equation(s):
// \U1|mux1_out[6]~13_combout  = (\U1|mux1_out[6]~12_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]) # (!\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U1|mux1_out[6]~12_combout  & 
// (\U1|dds_test|rs2|Q [1] & (\U2|C2|reg_array_confregs[10][3]~q )))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|mux1_out[6]~12_combout ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.cin(gnd),
	.combout(\U1|mux1_out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[6]~13 .lut_mask = 16'hEC2C;
defparam \U1|mux1_out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \U1|sec_filter|din_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \U1|sec_filter|regMux|reg_array[0][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \U1|sec_filter|regMux|reg_array[1][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \U1|sec_filter|regMux|reg_array[2][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \U1|sec_filter|regMux|reg_array[3][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \U1|sec_filter|regMux|reg_array[4][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[5][6]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[5][6]~feeder_combout  = \U1|sec_filter|regMux|reg_array[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[4][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \U1|sec_filter|regMux|reg_array[5][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \U1|sec_filter|regMux|reg_array[6][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][6]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][6]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \U1|sec_filter|regMux|reg_array[7][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \U1|sec_filter|regMux|reg_array[8][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][6]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][6]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \U1|sec_filter|regMux|reg_array[9][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \U1|sec_filter|regMux|reg_array[10][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \U1|sec_filter|regMux|reg_array[11][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \U1|sec_filter|regMux|reg_array[12][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \U1|sec_filter|regMux|reg_array[13][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][6]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][6]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \U1|sec_filter|regMux|reg_array[14][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~0_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[10][6]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[2][6]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|reg_array[10][6]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[2][6]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~0 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~1_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux9~0_combout  & (\U1|sec_filter|regMux|reg_array[14][6]~q )) # (!\U1|sec_filter|regMux|Mux9~0_combout  & ((\U1|sec_filter|regMux|reg_array[6][6]~q ))))) 
// # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux9~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[14][6]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[6][6]~q ),
	.datad(\U1|sec_filter|regMux|Mux9~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[8][6]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[0][6]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|reg_array[8][6]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][6]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~4 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~5_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux9~4_combout  & (\U1|sec_filter|regMux|reg_array[12][6]~q )) # (!\U1|sec_filter|regMux|Mux9~4_combout  & ((\U1|sec_filter|regMux|reg_array[4][6]~q ))))) 
// # (!\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|Mux9~4_combout ))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|Mux9~4_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[12][6]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[4][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~5 .lut_mask = 16'hE6C4;
defparam \U1|sec_filter|regMux|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~2_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[5][6]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|reg_array[1][6]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[1][6]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[5][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~2 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux9~2_combout  & ((\U1|sec_filter|regMux|reg_array[13][6]~q ))) # (!\U1|sec_filter|regMux|Mux9~2_combout  & (\U1|sec_filter|regMux|reg_array[9][6]~q )))) 
// # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux9~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][6]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[13][6]~q ),
	.datad(\U1|sec_filter|regMux|Mux9~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1]) # ((\U1|sec_filter|regMux|Mux9~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (!\U1|sec_filter|regMux|sel_reg [1] & 
// (\U1|sec_filter|regMux|Mux9~5_combout )))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|Mux9~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux9~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~6 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \U1|sec_filter|regMux|reg_array[15][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[7][6]~q ) # ((\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|reg_array[3][6]~q  & 
// !\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[7][6]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[3][6]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~7 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~8_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux9~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][6]~q ))) # (!\U1|sec_filter|regMux|Mux9~7_combout  & (\U1|sec_filter|regMux|reg_array[11][6]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux9~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][6]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[15][6]~q ),
	.datad(\U1|sec_filter|regMux|Mux9~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux9~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux9~9_combout  = (\U1|sec_filter|regMux|Mux9~6_combout  & (((\U1|sec_filter|regMux|Mux9~8_combout ) # (!\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|Mux9~6_combout  & (\U1|sec_filter|regMux|Mux9~1_combout  & 
// ((\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|Mux9~1_combout ),
	.datab(\U1|sec_filter|regMux|Mux9~6_combout ),
	.datac(\U1|sec_filter|regMux|Mux9~8_combout ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux9~9 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[6]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[6]~feeder_combout  = \U1|sec_filter|regMux|Mux9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux9~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][6]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][6]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][6]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \U1|sec_filter|regMux|reg_array[16][6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][6] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \U1|sec_filter|dout_mux_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[6]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFE00000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \U1|dds_test|sin_wave[7]~28 (
// Equation(s):
// \U1|dds_test|sin_wave[7]~28_combout  = (\U1|dds_test|sin_wave[6]~27  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout  $ ((!\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[6]~27  & 
// ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout  $ (\U1|dds_test|ra2|Q [14])) # (GND)))
// \U1|dds_test|sin_wave[7]~29  = CARRY((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout  $ (!\U1|dds_test|ra2|Q [14])) # (!\U1|dds_test|sin_wave[6]~27 ))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[6]~27 ),
	.combout(\U1|dds_test|sin_wave[7]~28_combout ),
	.cout(\U1|dds_test|sin_wave[7]~29 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[7]~28 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \U1|dds_test|sin_wave[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[7] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \U1|mux1_out[7]~14 (
// Equation(s):
// \U1|mux1_out[7]~14_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|rs2|Q [1])) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|sin_wave [7])))))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|dds_test|sin_wave [7]),
	.cin(gnd),
	.combout(\U1|mux1_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[7]~14 .lut_mask = 16'hE3E0;
defparam \U1|mux1_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \U1|mux1_out[7]~15 (
// Equation(s):
// \U1|mux1_out[7]~15_combout  = (\U1|mux1_out[7]~14_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]) # (!\U2|C2|reg_array_confregs[10][2]~q )))) # (!\U1|mux1_out[7]~14_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a7  & (\U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a7 ),
	.datab(\U1|mux1_out[7]~14_combout ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.cin(gnd),
	.combout(\U1|mux1_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[7]~15 .lut_mask = 16'hEC2C;
defparam \U1|mux1_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \U1|sec_filter|din_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \U1|sec_filter|regMux|reg_array[0][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N19
dffeas \U1|sec_filter|regMux|reg_array[1][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][7]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][7]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \U1|sec_filter|regMux|reg_array[2][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \U1|sec_filter|regMux|reg_array[3][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \U1|sec_filter|regMux|reg_array[4][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \U1|sec_filter|regMux|reg_array[5][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \U1|sec_filter|regMux|reg_array[6][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \U1|sec_filter|regMux|reg_array[7][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \U1|sec_filter|regMux|reg_array[8][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \U1|sec_filter|regMux|reg_array[9][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N5
dffeas \U1|sec_filter|regMux|reg_array[10][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][7]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][7]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][7]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \U1|sec_filter|regMux|reg_array[11][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \U1|sec_filter|regMux|reg_array[12][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \U1|sec_filter|regMux|reg_array[13][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][7]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][7]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][7]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \U1|sec_filter|regMux|reg_array[14][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \U1|sec_filter|regMux|reg_array[15][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~7_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[14][7]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[12][7]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[14][7]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][7]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~7 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~8_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux8~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][7]~q ))) # (!\U1|sec_filter|regMux|Mux8~7_combout  & (\U1|sec_filter|regMux|reg_array[13][7]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux8~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[13][7]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[15][7]~q ),
	.datad(\U1|sec_filter|regMux|Mux8~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~0_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[9][7]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[8][7]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][7]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[8][7]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~0 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux8~0_combout  & (\U1|sec_filter|regMux|reg_array[11][7]~q )) # (!\U1|sec_filter|regMux|Mux8~0_combout  & ((\U1|sec_filter|regMux|reg_array[10][7]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux8~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[11][7]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[10][7]~q ),
	.datad(\U1|sec_filter|regMux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~4_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1]) # ((\U1|sec_filter|regMux|reg_array[1][7]~q )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (!\U1|sec_filter|regMux|sel_reg [1] & 
// (\U1|sec_filter|regMux|reg_array[0][7]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[0][7]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~4 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~5_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux8~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][7]~q ))) # (!\U1|sec_filter|regMux|Mux8~4_combout  & (\U1|sec_filter|regMux|reg_array[2][7]~q )))) 
// # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux8~4_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[2][7]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[3][7]~q ),
	.datad(\U1|sec_filter|regMux|Mux8~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~5 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~2_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[6][7]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[4][7]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[6][7]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[4][7]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~2 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux8~2_combout  & ((\U1|sec_filter|regMux|reg_array[7][7]~q ))) # (!\U1|sec_filter|regMux|Mux8~2_combout  & (\U1|sec_filter|regMux|reg_array[5][7]~q )))) 
// # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux8~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[5][7]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[7][7]~q ),
	.datad(\U1|sec_filter|regMux|Mux8~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~6_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|Mux8~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|Mux8~5_combout )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux8~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux8~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~6 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux8~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux8~9_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux8~6_combout  & (\U1|sec_filter|regMux|Mux8~8_combout )) # (!\U1|sec_filter|regMux|Mux8~6_combout  & ((\U1|sec_filter|regMux|Mux8~1_combout ))))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux8~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux8~8_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|Mux8~1_combout ),
	.datad(\U1|sec_filter|regMux|Mux8~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux8~9 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[7]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[7]~feeder_combout  = \U1|sec_filter|regMux|Mux8~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux8~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \U1|sec_filter|regMux|reg_array[16][7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[15][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][7] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N7
dffeas \U1|sec_filter|dout_mux_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[7]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \U1|dds_test|sin_wave[8]~30 (
// Equation(s):
// \U1|dds_test|sin_wave[8]~30_combout  = (\U1|dds_test|sin_wave[7]~29  & ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[7]~29  & 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dds_test|ra2|Q [14] $ (VCC))))
// \U1|dds_test|sin_wave[8]~31  = CARRY((!\U1|dds_test|sin_wave[7]~29  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dds_test|ra2|Q [14]))))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[7]~29 ),
	.combout(\U1|dds_test|sin_wave[8]~30_combout ),
	.cout(\U1|dds_test|sin_wave[8]~31 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[8]~30 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \U1|dds_test|sin_wave[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[8] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \U1|mux1_out[8]~16 (
// Equation(s):
// \U1|mux1_out[8]~16_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a6 ) # ((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & 
// (((!\U2|C2|reg_array_confregs[10][3]~q  & \U1|dds_test|sin_wave [8]))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a6 ),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|dds_test|sin_wave [8]),
	.cin(gnd),
	.combout(\U1|mux1_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[8]~16 .lut_mask = 16'hCBC8;
defparam \U1|mux1_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \U1|mux1_out[8]~17 (
// Equation(s):
// \U1|mux1_out[8]~17_combout  = (\U1|mux1_out[8]~16_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]) # (!\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U1|mux1_out[8]~16_combout  & 
// (\U1|dds_test|rs2|Q [1] & (\U2|C2|reg_array_confregs[10][3]~q )))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|mux1_out[8]~16_combout ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.cin(gnd),
	.combout(\U1|mux1_out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[8]~17 .lut_mask = 16'hEC2C;
defparam \U1|mux1_out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \U1|sec_filter|din_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N15
dffeas \U1|sec_filter|regMux|reg_array[0][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N5
dffeas \U1|sec_filter|regMux|reg_array[1][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N9
dffeas \U1|sec_filter|regMux|reg_array[2][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \U1|sec_filter|regMux|reg_array[3][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N31
dffeas \U1|sec_filter|regMux|reg_array[4][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \U1|sec_filter|regMux|reg_array[5][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[5][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N25
dffeas \U1|sec_filter|regMux|reg_array[6][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \U1|sec_filter|regMux|reg_array[7][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[7][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N3
dffeas \U1|sec_filter|regMux|reg_array[8][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \U1|sec_filter|regMux|reg_array[9][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N29
dffeas \U1|sec_filter|regMux|reg_array[10][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \U1|sec_filter|regMux|reg_array[11][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[11][8]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[3][8]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[3][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[11][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~7 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N19
dffeas \U1|sec_filter|regMux|reg_array[12][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \U1|sec_filter|regMux|reg_array[13][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \U1|sec_filter|regMux|reg_array[14][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N7
dffeas \U1|sec_filter|regMux|reg_array[15][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~8_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux7~7_combout  & (\U1|sec_filter|regMux|reg_array[15][8]~q )) # (!\U1|sec_filter|regMux|Mux7~7_combout  & ((\U1|sec_filter|regMux|reg_array[7][8]~q ))))) 
// # (!\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|Mux7~7_combout ))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|Mux7~7_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[15][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[7][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~8 .lut_mask = 16'hE6C4;
defparam \U1|sec_filter|regMux|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~0_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[9][8]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[1][8]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[1][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[9][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~0 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~1_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux7~0_combout  & (\U1|sec_filter|regMux|reg_array[13][8]~q )) # (!\U1|sec_filter|regMux|Mux7~0_combout  & ((\U1|sec_filter|regMux|reg_array[5][8]~q ))))) 
// # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux7~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[13][8]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[5][8]~q ),
	.datad(\U1|sec_filter|regMux|Mux7~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~2_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[6][8]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|reg_array[2][8]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[2][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[6][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~2 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~3_combout  = (\U1|sec_filter|regMux|Mux7~2_combout  & (((\U1|sec_filter|regMux|reg_array[14][8]~q )) # (!\U1|sec_filter|regMux|sel_reg [3]))) # (!\U1|sec_filter|regMux|Mux7~2_combout  & (\U1|sec_filter|regMux|sel_reg [3] & 
// ((\U1|sec_filter|regMux|reg_array[10][8]~q ))))

	.dataa(\U1|sec_filter|regMux|Mux7~2_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[14][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[10][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~3 .lut_mask = 16'hE6A2;
defparam \U1|sec_filter|regMux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~4_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[4][8]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|reg_array[0][8]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[4][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~4 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~5_combout  = (\U1|sec_filter|regMux|Mux7~4_combout  & (((\U1|sec_filter|regMux|reg_array[12][8]~q )) # (!\U1|sec_filter|regMux|sel_reg [3]))) # (!\U1|sec_filter|regMux|Mux7~4_combout  & (\U1|sec_filter|regMux|sel_reg [3] & 
// ((\U1|sec_filter|regMux|reg_array[8][8]~q ))))

	.dataa(\U1|sec_filter|regMux|Mux7~4_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[12][8]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[8][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~5 .lut_mask = 16'hE6A2;
defparam \U1|sec_filter|regMux|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|Mux7~3_combout )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux7~5_combout )))))

	.dataa(\U1|sec_filter|regMux|Mux7~3_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|sel_reg [1]),
	.datad(\U1|sec_filter|regMux|Mux7~5_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~6 .lut_mask = 16'hE3E0;
defparam \U1|sec_filter|regMux|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux7~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux7~9_combout  = (\U1|sec_filter|regMux|Mux7~6_combout  & ((\U1|sec_filter|regMux|Mux7~8_combout ) # ((!\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|Mux7~6_combout  & (((\U1|sec_filter|regMux|Mux7~1_combout  & 
// \U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|Mux7~8_combout ),
	.datab(\U1|sec_filter|regMux|Mux7~1_combout ),
	.datac(\U1|sec_filter|regMux|Mux7~6_combout ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux7~9 .lut_mask = 16'hACF0;
defparam \U1|sec_filter|regMux|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[8]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[8]~feeder_combout  = \U1|sec_filter|regMux|Mux7~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux7~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][8]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][8]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][8]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \U1|sec_filter|regMux|reg_array[16][8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][8] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \U1|sec_filter|dout_mux_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[8]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \U1|dds_test|sin_wave[9]~32 (
// Equation(s):
// \U1|dds_test|sin_wave[9]~32_combout  = (\U1|dds_test|sin_wave[8]~31  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout  $ ((!\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[8]~31  & 
// ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout  $ (\U1|dds_test|ra2|Q [14])) # (GND)))
// \U1|dds_test|sin_wave[9]~33  = CARRY((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout  $ (!\U1|dds_test|ra2|Q [14])) # (!\U1|dds_test|sin_wave[8]~31 ))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[8]~31 ),
	.combout(\U1|dds_test|sin_wave[9]~32_combout ),
	.cout(\U1|dds_test|sin_wave[9]~33 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[9]~32 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \U1|dds_test|sin_wave[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[9] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \U1|mux1_out[9]~18 (
// Equation(s):
// \U1|mux1_out[9]~18_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|rs2|Q [1])) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|sin_wave [9])))))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|dds_test|sin_wave [9]),
	.cin(gnd),
	.combout(\U1|mux1_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[9]~18 .lut_mask = 16'hE3E0;
defparam \U1|mux1_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \U1|mux1_out[9]~19 (
// Equation(s):
// \U1|mux1_out[9]~19_combout  = (\U1|mux1_out[9]~18_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]) # (!\U2|C2|reg_array_confregs[10][2]~q )))) # (!\U1|mux1_out[9]~18_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a5  & ((\U2|C2|reg_array_confregs[10][2]~q ))))

	.dataa(\U1|mux1_out[9]~18_combout ),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a5 ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(\U2|C2|reg_array_confregs[10][2]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[9]~19 .lut_mask = 16'hE4AA;
defparam \U1|mux1_out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \U1|sec_filter|din_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[0][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[1][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[2][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \U1|sec_filter|regMux|reg_array[3][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[4][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[5][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \U1|sec_filter|regMux|reg_array[6][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N15
dffeas \U1|sec_filter|regMux|reg_array[7][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~0_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[5][9]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[4][9]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[5][9]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[4][9]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~0 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux6~0_combout  & (\U1|sec_filter|regMux|reg_array[7][9]~q )) # (!\U1|sec_filter|regMux|Mux6~0_combout  & ((\U1|sec_filter|regMux|reg_array[6][9]~q ))))) 
// # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux6~0_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[7][9]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[6][9]~q ),
	.datad(\U1|sec_filter|regMux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~1 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \U1|sec_filter|regMux|reg_array[8][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N21
dffeas \U1|sec_filter|regMux|reg_array[9][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \U1|sec_filter|regMux|reg_array[10][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[11][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[12][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[13][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[13][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[12][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[12][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[13][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \U1|sec_filter|regMux|reg_array[14][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[15][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~7_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|sel_reg [0])) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[13][9]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[12][9]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[12][9]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[13][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~7 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~8_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux6~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][9]~q ))) # (!\U1|sec_filter|regMux|Mux6~7_combout  & (\U1|sec_filter|regMux|reg_array[14][9]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux6~7_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[14][9]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[15][9]~q ),
	.datad(\U1|sec_filter|regMux|Mux6~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~8 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~4_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[2][9]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[0][9]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[2][9]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[0][9]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~4 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~5_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux6~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][9]~q ))) # (!\U1|sec_filter|regMux|Mux6~4_combout  & (\U1|sec_filter|regMux|reg_array[1][9]~q )))) 
// # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux6~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[1][9]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[3][9]~q ),
	.datad(\U1|sec_filter|regMux|Mux6~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~2_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[10][9]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[8][9]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[10][9]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[8][9]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~2 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~3_combout  = (\U1|sec_filter|regMux|Mux6~2_combout  & (((\U1|sec_filter|regMux|reg_array[11][9]~q )) # (!\U1|sec_filter|regMux|sel_reg [0]))) # (!\U1|sec_filter|regMux|Mux6~2_combout  & (\U1|sec_filter|regMux|sel_reg [0] & 
// ((\U1|sec_filter|regMux|reg_array[9][9]~q ))))

	.dataa(\U1|sec_filter|regMux|Mux6~2_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[11][9]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[9][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~3 .lut_mask = 16'hE6A2;
defparam \U1|sec_filter|regMux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~6_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2]) # ((\U1|sec_filter|regMux|Mux6~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (!\U1|sec_filter|regMux|sel_reg [2] & 
// (\U1|sec_filter|regMux|Mux6~5_combout )))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|Mux6~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux6~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~6 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux6~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux6~9_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux6~6_combout  & ((\U1|sec_filter|regMux|Mux6~8_combout ))) # (!\U1|sec_filter|regMux|Mux6~6_combout  & (\U1|sec_filter|regMux|Mux6~1_combout )))) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux6~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux6~1_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|Mux6~8_combout ),
	.datad(\U1|sec_filter|regMux|Mux6~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux6~9 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[9]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[9]~feeder_combout  = \U1|sec_filter|regMux|Mux6~9_combout 

	.dataa(\U1|sec_filter|regMux|Mux6~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[9]~feeder .lut_mask = 16'hAAAA;
defparam \U1|sec_filter|dout_mux_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][9]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][9]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][9]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[16][9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][9] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \U1|sec_filter|dout_mux_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[9]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \U1|dds_test|sin_wave[10]~34 (
// Equation(s):
// \U1|dds_test|sin_wave[10]~34_combout  = (\U1|dds_test|sin_wave[9]~33  & ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[9]~33  & 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (\U1|dds_test|ra2|Q [14] $ (VCC))))
// \U1|dds_test|sin_wave[10]~35  = CARRY((!\U1|dds_test|sin_wave[9]~33  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (\U1|dds_test|ra2|Q [14]))))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[9]~33 ),
	.combout(\U1|dds_test|sin_wave[10]~34_combout ),
	.cout(\U1|dds_test|sin_wave[10]~35 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[10]~34 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \U1|dds_test|sin_wave[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[10] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \U1|mux1_out[10]~20 (
// Equation(s):
// \U1|mux1_out[10]~20_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a4 ) # ((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & 
// (((\U1|dds_test|sin_wave [10] & !\U2|C2|reg_array_confregs[10][3]~q ))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a4 ),
	.datab(\U1|dds_test|sin_wave [10]),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][3]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[10]~20 .lut_mask = 16'hF0AC;
defparam \U1|mux1_out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \U1|mux1_out[10]~21 (
// Equation(s):
// \U1|mux1_out[10]~21_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|mux1_out[10]~20_combout  & ((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]))) # (!\U1|mux1_out[10]~20_combout  & 
// (\U1|dds_test|rs2|Q [1])))) # (!\U2|C2|reg_array_confregs[10][3]~q  & (((\U1|mux1_out[10]~20_combout ))))

	.dataa(\U2|C2|reg_array_confregs[10][3]~q ),
	.datab(\U1|dds_test|rs2|Q [1]),
	.datac(\U1|mux1_out[10]~20_combout ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.cin(gnd),
	.combout(\U1|mux1_out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[10]~21 .lut_mask = 16'hF858;
defparam \U1|mux1_out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \U1|sec_filter|din_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \U1|sec_filter|regMux|reg_array[0][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N5
dffeas \U1|sec_filter|regMux|reg_array[1][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N23
dffeas \U1|sec_filter|regMux|reg_array[2][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N7
dffeas \U1|sec_filter|regMux|reg_array[3][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[4][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[4][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[3][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[3][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \U1|sec_filter|regMux|reg_array[4][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[5][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[5][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[4][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[4][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N21
dffeas \U1|sec_filter|regMux|reg_array[5][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N3
dffeas \U1|sec_filter|regMux|reg_array[6][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[6][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][10]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[7][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \U1|sec_filter|regMux|reg_array[8][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N11
dffeas \U1|sec_filter|regMux|reg_array[9][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \U1|sec_filter|regMux|reg_array[10][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N27
dffeas \U1|sec_filter|regMux|reg_array[11][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \U1|sec_filter|regMux|reg_array[12][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \U1|sec_filter|regMux|reg_array[13][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N15
dffeas \U1|sec_filter|regMux|reg_array[14][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~0_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[10][10]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[2][10]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[2][10]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[10][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~0 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~1_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux5~0_combout  & (\U1|sec_filter|regMux|reg_array[14][10]~q )) # (!\U1|sec_filter|regMux|Mux5~0_combout  & ((\U1|sec_filter|regMux|reg_array[6][10]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux5~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[14][10]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[6][10]~q ),
	.datad(\U1|sec_filter|regMux|Mux5~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[8][10]~q ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|reg_array[0][10]~q  & 
// !\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|reg_array[8][10]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][10]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~4 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~5_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux5~4_combout  & ((\U1|sec_filter|regMux|reg_array[12][10]~q ))) # (!\U1|sec_filter|regMux|Mux5~4_combout  & (\U1|sec_filter|regMux|reg_array[4][10]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux5~4_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[4][10]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][10]~q ),
	.datad(\U1|sec_filter|regMux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~5 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~2_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[5][10]~q ) # ((\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|reg_array[1][10]~q  & 
// !\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[5][10]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[1][10]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~2 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~3_combout  = (\U1|sec_filter|regMux|Mux5~2_combout  & (((\U1|sec_filter|regMux|reg_array[13][10]~q ) # (!\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|Mux5~2_combout  & (\U1|sec_filter|regMux|reg_array[9][10]~q 
//  & ((\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][10]~q ),
	.datab(\U1|sec_filter|regMux|Mux5~2_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[13][10]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~3 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1]) # (\U1|sec_filter|regMux|Mux5~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|Mux5~5_combout  & 
// (!\U1|sec_filter|regMux|sel_reg [1])))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|Mux5~5_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [1]),
	.datad(\U1|sec_filter|regMux|Mux5~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~6 .lut_mask = 16'hAEA4;
defparam \U1|sec_filter|regMux|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[7][10]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// ((\U1|sec_filter|regMux|reg_array[3][10]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[7][10]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[3][10]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~7 .lut_mask = 16'hB9A8;
defparam \U1|sec_filter|regMux|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \U1|sec_filter|regMux|reg_array[15][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~8_combout  = (\U1|sec_filter|regMux|Mux5~7_combout  & (((\U1|sec_filter|regMux|reg_array[15][10]~q ) # (!\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|Mux5~7_combout  & 
// (\U1|sec_filter|regMux|reg_array[11][10]~q  & ((\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][10]~q ),
	.datab(\U1|sec_filter|regMux|Mux5~7_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[15][10]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~8 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux5~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux5~9_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux5~6_combout  & ((\U1|sec_filter|regMux|Mux5~8_combout ))) # (!\U1|sec_filter|regMux|Mux5~6_combout  & (\U1|sec_filter|regMux|Mux5~1_combout )))) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux5~6_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|Mux5~1_combout ),
	.datac(\U1|sec_filter|regMux|Mux5~6_combout ),
	.datad(\U1|sec_filter|regMux|Mux5~8_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux5~9 .lut_mask = 16'hF858;
defparam \U1|sec_filter|regMux|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[10]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[10]~feeder_combout  = \U1|sec_filter|regMux|Mux5~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux5~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][10]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][10]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[15][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][10]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \U1|sec_filter|regMux|reg_array[16][10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][10] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \U1|sec_filter|dout_mux_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[10]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \U1|dds_test|sin_wave[11]~36 (
// Equation(s):
// \U1|dds_test|sin_wave[11]~36_combout  = (\U1|dds_test|sin_wave[10]~35  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout  $ ((!\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[10]~35  & 
// ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout  $ (\U1|dds_test|ra2|Q [14])) # (GND)))
// \U1|dds_test|sin_wave[11]~37  = CARRY((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout  $ (!\U1|dds_test|ra2|Q [14])) # (!\U1|dds_test|sin_wave[10]~35 ))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[10]~35 ),
	.combout(\U1|dds_test|sin_wave[11]~36_combout ),
	.cout(\U1|dds_test|sin_wave[11]~37 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[11]~36 .lut_mask = 16'h969F;
defparam \U1|dds_test|sin_wave[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \U1|dds_test|sin_wave[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[11] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \U1|mux1_out[11]~22 (
// Equation(s):
// \U1|mux1_out[11]~22_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & (((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & ((\U2|C2|reg_array_confregs[10][3]~q  & ((\U1|dds_test|rs2|Q [1]))) # 
// (!\U2|C2|reg_array_confregs[10][3]~q  & (\U1|dds_test|sin_wave [11]))))

	.dataa(\U1|dds_test|sin_wave [11]),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|dds_test|rs2|Q [1]),
	.cin(gnd),
	.combout(\U1|mux1_out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[11]~22 .lut_mask = 16'hF2C2;
defparam \U1|mux1_out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \U1|mux1_out[11]~23 (
// Equation(s):
// \U1|mux1_out[11]~23_combout  = (\U1|mux1_out[11]~22_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]) # (!\U2|C2|reg_array_confregs[10][2]~q )))) # (!\U1|mux1_out[11]~22_combout  & 
// (\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a3  & (\U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|mux1_out[11]~22_combout ),
	.datab(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a3 ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.cin(gnd),
	.combout(\U1|mux1_out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[11]~23 .lut_mask = 16'hEA4A;
defparam \U1|mux1_out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \U1|sec_filter|din_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[0][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[1][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][11]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][11]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[2][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \U1|sec_filter|regMux|reg_array[3][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \U1|sec_filter|regMux|reg_array[4][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \U1|sec_filter|regMux|reg_array[5][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][11]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][11]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \U1|sec_filter|regMux|reg_array[6][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \U1|sec_filter|regMux|reg_array[7][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[8][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \U1|sec_filter|regMux|reg_array[9][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[10][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \U1|sec_filter|regMux|reg_array[11][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[12][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[13][11]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[13][11]~feeder_combout  = \U1|sec_filter|regMux|reg_array[12][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[12][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[13][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][11]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][11]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[14][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[15][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~7_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[14][11]~q ) # ((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|reg_array[12][11]~q  & 
// !\U1|sec_filter|regMux|sel_reg [0]))))

	.dataa(\U1|sec_filter|regMux|reg_array[14][11]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[12][11]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~7 .lut_mask = 16'hCCB8;
defparam \U1|sec_filter|regMux|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~8_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux4~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][11]~q ))) # (!\U1|sec_filter|regMux|Mux4~7_combout  & (\U1|sec_filter|regMux|reg_array[13][11]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux4~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[13][11]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[15][11]~q ),
	.datad(\U1|sec_filter|regMux|Mux4~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~0_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|sel_reg [0])))) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[9][11]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[8][11]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][11]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[8][11]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~0 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux4~0_combout  & (\U1|sec_filter|regMux|reg_array[11][11]~q )) # (!\U1|sec_filter|regMux|Mux4~0_combout  & ((\U1|sec_filter|regMux|reg_array[10][11]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux4~0_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][11]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[10][11]~q ),
	.datad(\U1|sec_filter|regMux|Mux4~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~1 .lut_mask = 16'hBBC0;
defparam \U1|sec_filter|regMux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~4_combout  = (\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|sel_reg [0])) # (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[1][11]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[0][11]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[0][11]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[1][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~4 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~5_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux4~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][11]~q ))) # (!\U1|sec_filter|regMux|Mux4~4_combout  & (\U1|sec_filter|regMux|reg_array[2][11]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux4~4_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[2][11]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[3][11]~q ),
	.datad(\U1|sec_filter|regMux|Mux4~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~5 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~2_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0]) # ((\U1|sec_filter|regMux|reg_array[6][11]~q )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (!\U1|sec_filter|regMux|sel_reg [0] & 
// (\U1|sec_filter|regMux|reg_array[4][11]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[4][11]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[6][11]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~2 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux4~2_combout  & ((\U1|sec_filter|regMux|reg_array[7][11]~q ))) # (!\U1|sec_filter|regMux|Mux4~2_combout  & (\U1|sec_filter|regMux|reg_array[5][11]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux4~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[5][11]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[7][11]~q ),
	.datad(\U1|sec_filter|regMux|Mux4~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~6_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux4~3_combout ) # (\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|Mux4~5_combout  & 
// ((!\U1|sec_filter|regMux|sel_reg [3]))))

	.dataa(\U1|sec_filter|regMux|Mux4~5_combout ),
	.datab(\U1|sec_filter|regMux|Mux4~3_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [2]),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~6 .lut_mask = 16'hF0CA;
defparam \U1|sec_filter|regMux|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux4~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux4~9_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux4~6_combout  & (\U1|sec_filter|regMux|Mux4~8_combout )) # (!\U1|sec_filter|regMux|Mux4~6_combout  & ((\U1|sec_filter|regMux|Mux4~1_combout ))))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux4~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux4~8_combout ),
	.datab(\U1|sec_filter|regMux|Mux4~1_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [3]),
	.datad(\U1|sec_filter|regMux|Mux4~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux4~9 .lut_mask = 16'hAFC0;
defparam \U1|sec_filter|regMux|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[11]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[11]~feeder_combout  = \U1|sec_filter|regMux|Mux4~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux4~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][11]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][11]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|regMux|reg_array[15][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][11]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|regMux|reg_array[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \U1|sec_filter|regMux|reg_array[16][11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][11] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \U1|sec_filter|dout_mux_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[11]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \U1|dds_test|sin_wave[12]~38 (
// Equation(s):
// \U1|dds_test|sin_wave[12]~38_combout  = (\U1|dds_test|sin_wave[11]~37  & ((\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (\U1|dds_test|ra2|Q [14])))) # (!\U1|dds_test|sin_wave[11]~37  & 
// (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (\U1|dds_test|ra2|Q [14] $ (VCC))))
// \U1|dds_test|sin_wave[12]~39  = CARRY((!\U1|dds_test|sin_wave[11]~37  & (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (\U1|dds_test|ra2|Q [14]))))

	.dataa(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\U1|dds_test|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dds_test|sin_wave[11]~37 ),
	.combout(\U1|dds_test|sin_wave[12]~38_combout ),
	.cout(\U1|dds_test|sin_wave[12]~39 ));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[12]~38 .lut_mask = 16'h6906;
defparam \U1|dds_test|sin_wave[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \U1|dds_test|sin_wave[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[12] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \U1|mux1_out[12]~24 (
// Equation(s):
// \U1|mux1_out[12]~24_combout  = (\U2|C2|reg_array_confregs[10][2]~q  & ((\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a2 ) # ((\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U2|C2|reg_array_confregs[10][2]~q  & 
// (((!\U2|C2|reg_array_confregs[10][3]~q  & \U1|dds_test|sin_wave [12]))))

	.dataa(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a2 ),
	.datab(\U2|C2|reg_array_confregs[10][2]~q ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\U1|dds_test|sin_wave [12]),
	.cin(gnd),
	.combout(\U1|mux1_out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[12]~24 .lut_mask = 16'hCBC8;
defparam \U1|mux1_out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \U1|mux1_out[12]~25 (
// Equation(s):
// \U1|mux1_out[12]~25_combout  = (\U1|mux1_out[12]~24_combout  & (((\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]) # (!\U2|C2|reg_array_confregs[10][3]~q )))) # (!\U1|mux1_out[12]~24_combout  & 
// (\U1|dds_test|rs2|Q [1] & (\U2|C2|reg_array_confregs[10][3]~q )))

	.dataa(\U1|dds_test|rs2|Q [1]),
	.datab(\U1|mux1_out[12]~24_combout ),
	.datac(\U2|C2|reg_array_confregs[10][3]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.cin(gnd),
	.combout(\U1|mux1_out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[12]~25 .lut_mask = 16'hEC2C;
defparam \U1|mux1_out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \U1|sec_filter|din_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \U1|sec_filter|regMux|reg_array[0][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \U1|sec_filter|regMux|reg_array[1][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \U1|sec_filter|regMux|reg_array[2][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \U1|sec_filter|regMux|reg_array[3][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \U1|sec_filter|regMux|reg_array[4][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \U1|sec_filter|regMux|reg_array[5][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \U1|sec_filter|regMux|reg_array[6][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \U1|sec_filter|regMux|reg_array[7][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[7][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \U1|sec_filter|regMux|reg_array[8][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \U1|sec_filter|regMux|reg_array[9][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~0_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[9][12]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[1][12]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[1][12]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[9][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~0 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \U1|sec_filter|regMux|reg_array[10][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \U1|sec_filter|regMux|reg_array[11][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \U1|sec_filter|regMux|reg_array[12][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[13][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[13][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[12][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[12][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \U1|sec_filter|regMux|reg_array[13][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~1_combout  = (\U1|sec_filter|regMux|Mux3~0_combout  & ((\U1|sec_filter|regMux|reg_array[13][12]~q ) # ((!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux3~0_combout  & 
// (((\U1|sec_filter|regMux|reg_array[5][12]~q  & \U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|Mux3~0_combout ),
	.datab(\U1|sec_filter|regMux|reg_array[13][12]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[5][12]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~1 .lut_mask = 16'hD8AA;
defparam \U1|sec_filter|regMux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|sel_reg [3])))) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[11][12]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[3][12]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][12]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [2]),
	.datac(\U1|sec_filter|regMux|reg_array[3][12]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~7 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \U1|sec_filter|regMux|reg_array[14][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[13][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \U1|sec_filter|regMux|reg_array[15][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~8_combout  = (\U1|sec_filter|regMux|Mux3~7_combout  & (((\U1|sec_filter|regMux|reg_array[15][12]~q ) # (!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux3~7_combout  & (\U1|sec_filter|regMux|reg_array[7][12]~q 
//  & ((\U1|sec_filter|regMux|sel_reg [2]))))

	.dataa(\U1|sec_filter|regMux|reg_array[7][12]~q ),
	.datab(\U1|sec_filter|regMux|Mux3~7_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[15][12]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~8 .lut_mask = 16'hE2CC;
defparam \U1|sec_filter|regMux|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~2_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[6][12]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|reg_array[2][12]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[2][12]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[6][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~2 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux3~2_combout  & ((\U1|sec_filter|regMux|reg_array[14][12]~q ))) # (!\U1|sec_filter|regMux|Mux3~2_combout  & (\U1|sec_filter|regMux|reg_array[10][12]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux3~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[10][12]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[14][12]~q ),
	.datad(\U1|sec_filter|regMux|Mux3~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~4_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|reg_array[4][12]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|reg_array[0][12]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[4][12]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][12]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~4 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~5_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux3~4_combout  & ((\U1|sec_filter|regMux|reg_array[12][12]~q ))) # (!\U1|sec_filter|regMux|Mux3~4_combout  & (\U1|sec_filter|regMux|reg_array[8][12]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux3~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[8][12]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[12][12]~q ),
	.datad(\U1|sec_filter|regMux|Mux3~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|Mux3~3_combout )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux3~5_combout )))))

	.dataa(\U1|sec_filter|regMux|Mux3~3_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|sel_reg [1]),
	.datad(\U1|sec_filter|regMux|Mux3~5_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~6 .lut_mask = 16'hE3E0;
defparam \U1|sec_filter|regMux|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux3~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux3~9_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux3~6_combout  & ((\U1|sec_filter|regMux|Mux3~8_combout ))) # (!\U1|sec_filter|regMux|Mux3~6_combout  & (\U1|sec_filter|regMux|Mux3~1_combout )))) # 
// (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux3~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux3~1_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|Mux3~8_combout ),
	.datad(\U1|sec_filter|regMux|Mux3~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux3~9 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[12]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[12]~feeder_combout  = \U1|sec_filter|regMux|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux3~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][12]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][12]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][12]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N5
dffeas \U1|sec_filter|regMux|reg_array[16][12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][12] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \U1|sec_filter|dout_mux_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[12]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dds_test|wire_b [12],\U1|dds_test|wire_b [11],\U1|dds_test|wire_b [10],\U1|dds_test|wire_b [9],\U1|dds_test|wire_b [8],\U1|dds_test|wire_b [7],\U1|dds_test|wire_b [6],\U1|dds_test|wire_b [5],\U1|dds_test|wire_b [4],\U1|dds_test|wire_b [3],\U1|dds_test|wire_b [2],\U1|dds_test|wire_b [1],
\U1|dds_test|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/MOD_COMP.ram0_rom_mem_12893b0a.hdl.mif";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ALTSYNCRAM";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 14;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \U1|dds_test|sin_wave[13]~40 (
// Equation(s):
// \U1|dds_test|sin_wave[13]~40_combout  = \U1|dds_test|ra2|Q [14] $ (\U1|dds_test|sin_wave[12]~39  $ (\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout ))

	.dataa(\U1|dds_test|ra2|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dds_test|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(\U1|dds_test|sin_wave[12]~39 ),
	.combout(\U1|dds_test|sin_wave[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dds_test|sin_wave[13]~40 .lut_mask = 16'hA55A;
defparam \U1|dds_test|sin_wave[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \U1|dds_test|sin_wave[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dds_test|sin_wave[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dds_test|sin_wave [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dds_test|sin_wave[13] .is_wysiwyg = "true";
defparam \U1|dds_test|sin_wave[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \U1|mux1_out[13]~26 (
// Equation(s):
// \U1|mux1_out[13]~26_combout  = (\U2|C2|reg_array_confregs[10][3]~q  & (((!\U2|C2|reg_array_confregs[10][2]~q  & !\U1|dds_test|rs2|Q [1])))) # (!\U2|C2|reg_array_confregs[10][3]~q  & ((\U2|C2|reg_array_confregs[10][2]~q  & ((!\U1|dds_test|rs2|Q [1]))) # 
// (!\U2|C2|reg_array_confregs[10][2]~q  & (\U1|dds_test|sin_wave [13]))))

	.dataa(\U1|dds_test|sin_wave [13]),
	.datab(\U2|C2|reg_array_confregs[10][3]~q ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\U1|dds_test|rs2|Q [1]),
	.cin(gnd),
	.combout(\U1|mux1_out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[13]~26 .lut_mask = 16'h023E;
defparam \U1|mux1_out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \U1|mux1_out[13]~27 (
// Equation(s):
// \U1|mux1_out[13]~27_combout  = (\U1|mux1_out[13]~26_combout ) # ((\U2|C2|reg_array_confregs[10][3]~q  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & \U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|mux1_out[13]~26_combout ),
	.datab(\U2|C2|reg_array_confregs[10][3]~q ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datad(\U2|C2|reg_array_confregs[10][2]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[13]~27 .lut_mask = 16'hEAAA;
defparam \U1|mux1_out[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \U1|sec_filter|din_reg[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[13] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \U1|sec_filter|regMux|reg_array[0][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N23
dffeas \U1|sec_filter|regMux|reg_array[1][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \U1|sec_filter|regMux|reg_array[2][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N9
dffeas \U1|sec_filter|regMux|reg_array[3][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \U1|sec_filter|regMux|reg_array[4][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[5][13]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[5][13]~feeder_combout  = \U1|sec_filter|regMux|reg_array[4][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[4][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \U1|sec_filter|regMux|reg_array[5][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \U1|sec_filter|regMux|reg_array[6][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][13]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][13]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \U1|sec_filter|regMux|reg_array[7][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~0_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[5][13]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[4][13]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[5][13]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[4][13]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~0 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~1_combout  = (\U1|sec_filter|regMux|Mux2~0_combout  & ((\U1|sec_filter|regMux|reg_array[7][13]~q ) # ((!\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|Mux2~0_combout  & 
// (((\U1|sec_filter|regMux|reg_array[6][13]~q  & \U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[7][13]~q ),
	.datab(\U1|sec_filter|regMux|Mux2~0_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[6][13]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~1 .lut_mask = 16'hB8CC;
defparam \U1|sec_filter|regMux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \U1|sec_filter|regMux|reg_array[8][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \U1|sec_filter|regMux|reg_array[9][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[10][13]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[10][13]~feeder_combout  = \U1|sec_filter|regMux|reg_array[9][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[9][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N15
dffeas \U1|sec_filter|regMux|reg_array[10][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \U1|sec_filter|regMux|reg_array[11][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[10][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~2_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[10][13]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[8][13]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[10][13]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[8][13]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~2 .lut_mask = 16'hEE50;
defparam \U1|sec_filter|regMux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~3_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux2~2_combout  & ((\U1|sec_filter|regMux|reg_array[11][13]~q ))) # (!\U1|sec_filter|regMux|Mux2~2_combout  & (\U1|sec_filter|regMux|reg_array[9][13]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux2~2_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[9][13]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[11][13]~q ),
	.datad(\U1|sec_filter|regMux|Mux2~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~3 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~4_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|sel_reg [1])) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[2][13]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[0][13]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[0][13]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[2][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~4 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~5_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux2~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][13]~q ))) # (!\U1|sec_filter|regMux|Mux2~4_combout  & (\U1|sec_filter|regMux|reg_array[1][13]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux2~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[1][13]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[3][13]~q ),
	.datad(\U1|sec_filter|regMux|Mux2~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~6_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux2~3_combout ) # ((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((!\U1|sec_filter|regMux|sel_reg [2] & 
// \U1|sec_filter|regMux|Mux2~5_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|Mux2~3_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [2]),
	.datad(\U1|sec_filter|regMux|Mux2~5_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~6 .lut_mask = 16'hADA8;
defparam \U1|sec_filter|regMux|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \U1|sec_filter|regMux|reg_array[12][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \U1|sec_filter|regMux|reg_array[13][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][13]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][13]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \U1|sec_filter|regMux|reg_array[14][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \U1|sec_filter|regMux|reg_array[15][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~7_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|reg_array[13][13]~q ) # ((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[12][13]~q  & 
// !\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|reg_array[13][13]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][13]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~7 .lut_mask = 16'hAAD8;
defparam \U1|sec_filter|regMux|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~8_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux2~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][13]~q ))) # (!\U1|sec_filter|regMux|Mux2~7_combout  & (\U1|sec_filter|regMux|reg_array[14][13]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux2~7_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[14][13]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[15][13]~q ),
	.datad(\U1|sec_filter|regMux|Mux2~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~8 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux2~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux2~9_combout  = (\U1|sec_filter|regMux|Mux2~6_combout  & (((\U1|sec_filter|regMux|Mux2~8_combout ) # (!\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|Mux2~6_combout  & (\U1|sec_filter|regMux|Mux2~1_combout  & 
// (\U1|sec_filter|regMux|sel_reg [2])))

	.dataa(\U1|sec_filter|regMux|Mux2~1_combout ),
	.datab(\U1|sec_filter|regMux|Mux2~6_combout ),
	.datac(\U1|sec_filter|regMux|sel_reg [2]),
	.datad(\U1|sec_filter|regMux|Mux2~8_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux2~9 .lut_mask = 16'hEC2C;
defparam \U1|sec_filter|regMux|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[13]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[13]~feeder_combout  = \U1|sec_filter|regMux|Mux2~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux2~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][13]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][13]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][13]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][13]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \U1|sec_filter|regMux|reg_array[16][13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][13] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \U1|sec_filter|dout_mux_reg[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[13]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[13] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \U1|mux1_out[14]~28 (
// Equation(s):
// \U1|mux1_out[14]~28_combout  = (\U1|mux1_out[13]~26_combout ) # ((\U2|C2|reg_array_confregs[10][3]~q  & (\U2|C2|reg_array_confregs[10][2]~q  & \codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))

	.dataa(\U1|mux1_out[13]~26_combout ),
	.datab(\U2|C2|reg_array_confregs[10][3]~q ),
	.datac(\U2|C2|reg_array_confregs[10][2]~q ),
	.datad(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.cin(gnd),
	.combout(\U1|mux1_out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[14]~28 .lut_mask = 16'hEAAA;
defparam \U1|mux1_out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \U1|sec_filter|din_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \U1|sec_filter|regMux|reg_array[0][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \U1|sec_filter|regMux|reg_array[1][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \U1|sec_filter|regMux|reg_array[2][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \U1|sec_filter|regMux|reg_array[3][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \U1|sec_filter|regMux|reg_array[4][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \U1|sec_filter|regMux|reg_array[5][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[4][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \U1|sec_filter|regMux|reg_array[6][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[5][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[7][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[7][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[6][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[6][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \U1|sec_filter|regMux|reg_array[7][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[8][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[8][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[7][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[7][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \U1|sec_filter|regMux|reg_array[8][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[9][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[9][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[8][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[8][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \U1|sec_filter|regMux|reg_array[9][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \U1|sec_filter|regMux|reg_array[10][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~0_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[10][14]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[2][14]~q )))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[10][14]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[2][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~0 .lut_mask = 16'hD9C8;
defparam \U1|sec_filter|regMux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \U1|sec_filter|regMux|reg_array[11][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \U1|sec_filter|regMux|reg_array[12][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \U1|sec_filter|regMux|reg_array[13][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \U1|sec_filter|regMux|reg_array[14][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~1_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux1~0_combout  & ((\U1|sec_filter|regMux|reg_array[14][14]~q ))) # (!\U1|sec_filter|regMux|Mux1~0_combout  & (\U1|sec_filter|regMux|reg_array[6][14]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|Mux1~0_combout ))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|Mux1~0_combout ),
	.datac(\U1|sec_filter|regMux|reg_array[6][14]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[14][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~1 .lut_mask = 16'hEC64;
defparam \U1|sec_filter|regMux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \U1|sec_filter|regMux|reg_array[15][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~7_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[7][14]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// (\U1|sec_filter|regMux|reg_array[3][14]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[3][14]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[7][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~7 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~8_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux1~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][14]~q ))) # (!\U1|sec_filter|regMux|Mux1~7_combout  & (\U1|sec_filter|regMux|reg_array[11][14]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux1~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[11][14]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[15][14]~q ),
	.datad(\U1|sec_filter|regMux|Mux1~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~4_combout  = (\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|sel_reg [3])) # (!\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|reg_array[8][14]~q ))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|reg_array[0][14]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[0][14]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[8][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~4 .lut_mask = 16'hDC98;
defparam \U1|sec_filter|regMux|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~5_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux1~4_combout  & ((\U1|sec_filter|regMux|reg_array[12][14]~q ))) # (!\U1|sec_filter|regMux|Mux1~4_combout  & (\U1|sec_filter|regMux|reg_array[4][14]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (((\U1|sec_filter|regMux|Mux1~4_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|reg_array[4][14]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[12][14]~q ),
	.datad(\U1|sec_filter|regMux|Mux1~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~5 .lut_mask = 16'hF588;
defparam \U1|sec_filter|regMux|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~2_combout  = (\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|sel_reg [3]) # ((\U1|sec_filter|regMux|reg_array[5][14]~q )))) # (!\U1|sec_filter|regMux|sel_reg [2] & (!\U1|sec_filter|regMux|sel_reg [3] & 
// ((\U1|sec_filter|regMux|reg_array[1][14]~q ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [2]),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[5][14]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[1][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~2 .lut_mask = 16'hB9A8;
defparam \U1|sec_filter|regMux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~3_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux1~2_combout  & ((\U1|sec_filter|regMux|reg_array[13][14]~q ))) # (!\U1|sec_filter|regMux|Mux1~2_combout  & (\U1|sec_filter|regMux|reg_array[9][14]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|Mux1~2_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[9][14]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|reg_array[13][14]~q ),
	.datad(\U1|sec_filter|regMux|Mux1~2_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~3 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~6_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1]) # ((\U1|sec_filter|regMux|Mux1~3_combout )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (!\U1|sec_filter|regMux|sel_reg [1] & 
// (\U1|sec_filter|regMux|Mux1~5_combout )))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|Mux1~5_combout ),
	.datad(\U1|sec_filter|regMux|Mux1~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~6 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux1~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux1~9_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux1~6_combout  & ((\U1|sec_filter|regMux|Mux1~8_combout ))) # (!\U1|sec_filter|regMux|Mux1~6_combout  & (\U1|sec_filter|regMux|Mux1~1_combout )))) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux1~6_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux1~1_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|Mux1~8_combout ),
	.datad(\U1|sec_filter|regMux|Mux1~6_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux1~9 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[14]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[14]~feeder_combout  = \U1|sec_filter|regMux|Mux1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|Mux1~9_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout_mux_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][14]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][14]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][14]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N3
dffeas \U1|sec_filter|regMux|reg_array[16][14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][14] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \U1|sec_filter|dout_mux_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[14]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \U1|mux1_out[15]~29 (
// Equation(s):
// \U1|mux1_out[15]~29_combout  = (\U1|mux1_out[13]~26_combout ) # ((\U2|C2|reg_array_confregs[10][3]~q  & (\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & \U2|C2|reg_array_confregs[10][2]~q )))

	.dataa(\U1|mux1_out[13]~26_combout ),
	.datab(\U2|C2|reg_array_confregs[10][3]~q ),
	.datac(\codec|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datad(\U2|C2|reg_array_confregs[10][2]~q ),
	.cin(gnd),
	.combout(\U1|mux1_out[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|mux1_out[15]~29 .lut_mask = 16'hEAAA;
defparam \U1|mux1_out[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \U1|sec_filter|din_reg[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|mux1_out[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|din_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|din_reg[15] .is_wysiwyg = "true";
defparam \U1|sec_filter|din_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \U1|sec_filter|regMux|reg_array[0][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|din_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[0][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \U1|sec_filter|regMux|reg_array[1][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[1][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[2][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[2][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[1][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[1][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \U1|sec_filter|regMux|reg_array[2][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[2][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \U1|sec_filter|regMux|reg_array[3][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[3][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~4 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~4_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1]) # ((\U1|sec_filter|regMux|reg_array[1][15]~q )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (!\U1|sec_filter|regMux|sel_reg [1] & 
// (\U1|sec_filter|regMux|reg_array[0][15]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [0]),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[0][15]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[1][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~4 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~5 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~5_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux0~4_combout  & ((\U1|sec_filter|regMux|reg_array[3][15]~q ))) # (!\U1|sec_filter|regMux|Mux0~4_combout  & (\U1|sec_filter|regMux|reg_array[2][15]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux0~4_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[2][15]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [1]),
	.datac(\U1|sec_filter|regMux|reg_array[3][15]~q ),
	.datad(\U1|sec_filter|regMux|Mux0~4_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~5 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \U1|sec_filter|regMux|reg_array[4][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[3][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[4][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[5][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[5][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[4][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[4][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \U1|sec_filter|regMux|reg_array[5][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[5][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[6][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[6][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[5][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[5][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \U1|sec_filter|regMux|reg_array[6][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[6][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~2 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~2_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|sel_reg [1] & (\U1|sec_filter|regMux|reg_array[6][15]~q )) # 
// (!\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|reg_array[4][15]~q )))))

	.dataa(\U1|sec_filter|regMux|reg_array[6][15]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[4][15]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~2 .lut_mask = 16'hEE30;
defparam \U1|sec_filter|regMux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \U1|sec_filter|regMux|reg_array[7][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[6][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[7][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~3 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~3_combout  = (\U1|sec_filter|regMux|Mux0~2_combout  & (((\U1|sec_filter|regMux|reg_array[7][15]~q )) # (!\U1|sec_filter|regMux|sel_reg [0]))) # (!\U1|sec_filter|regMux|Mux0~2_combout  & (\U1|sec_filter|regMux|sel_reg [0] & 
// ((\U1|sec_filter|regMux|reg_array[5][15]~q ))))

	.dataa(\U1|sec_filter|regMux|Mux0~2_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[7][15]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[5][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~3 .lut_mask = 16'hE6A2;
defparam \U1|sec_filter|regMux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~6 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~6_combout  = (\U1|sec_filter|regMux|sel_reg [3] & (((\U1|sec_filter|regMux|sel_reg [2])))) # (!\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|sel_reg [2] & ((\U1|sec_filter|regMux|Mux0~3_combout ))) # 
// (!\U1|sec_filter|regMux|sel_reg [2] & (\U1|sec_filter|regMux|Mux0~5_combout ))))

	.dataa(\U1|sec_filter|regMux|Mux0~5_combout ),
	.datab(\U1|sec_filter|regMux|sel_reg [3]),
	.datac(\U1|sec_filter|regMux|sel_reg [2]),
	.datad(\U1|sec_filter|regMux|Mux0~3_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~6 .lut_mask = 16'hF2C2;
defparam \U1|sec_filter|regMux|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \U1|sec_filter|regMux|reg_array[8][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[7][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[8][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \U1|sec_filter|regMux|reg_array[9][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[8][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[9][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \U1|sec_filter|regMux|reg_array[10][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[9][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[10][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[11][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[11][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[10][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[10][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \U1|sec_filter|regMux|reg_array[11][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[11][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \U1|sec_filter|regMux|reg_array[12][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[11][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[12][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \U1|sec_filter|regMux|reg_array[13][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[12][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[13][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[14][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[14][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[13][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[13][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \U1|sec_filter|regMux|reg_array[14][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[14][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \U1|sec_filter|regMux|reg_array[15][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|sec_filter|regMux|reg_array[14][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[15][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~7 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~7_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|sel_reg [0]) # ((\U1|sec_filter|regMux|reg_array[14][15]~q )))) # (!\U1|sec_filter|regMux|sel_reg [1] & (!\U1|sec_filter|regMux|sel_reg [0] & 
// (\U1|sec_filter|regMux|reg_array[12][15]~q )))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[12][15]~q ),
	.datad(\U1|sec_filter|regMux|reg_array[14][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~7 .lut_mask = 16'hBA98;
defparam \U1|sec_filter|regMux|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~8 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~8_combout  = (\U1|sec_filter|regMux|sel_reg [0] & ((\U1|sec_filter|regMux|Mux0~7_combout  & ((\U1|sec_filter|regMux|reg_array[15][15]~q ))) # (!\U1|sec_filter|regMux|Mux0~7_combout  & (\U1|sec_filter|regMux|reg_array[13][15]~q 
// )))) # (!\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|Mux0~7_combout ))))

	.dataa(\U1|sec_filter|regMux|reg_array[13][15]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[15][15]~q ),
	.datad(\U1|sec_filter|regMux|Mux0~7_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~8 .lut_mask = 16'hF388;
defparam \U1|sec_filter|regMux|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~0 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~0_combout  = (\U1|sec_filter|regMux|sel_reg [0] & (((\U1|sec_filter|regMux|reg_array[9][15]~q ) # (\U1|sec_filter|regMux|sel_reg [1])))) # (!\U1|sec_filter|regMux|sel_reg [0] & (\U1|sec_filter|regMux|reg_array[8][15]~q  & 
// ((!\U1|sec_filter|regMux|sel_reg [1]))))

	.dataa(\U1|sec_filter|regMux|reg_array[8][15]~q ),
	.datab(\U1|sec_filter|regMux|sel_reg [0]),
	.datac(\U1|sec_filter|regMux|reg_array[9][15]~q ),
	.datad(\U1|sec_filter|regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~0 .lut_mask = 16'hCCE2;
defparam \U1|sec_filter|regMux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~1 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~1_combout  = (\U1|sec_filter|regMux|sel_reg [1] & ((\U1|sec_filter|regMux|Mux0~0_combout  & (\U1|sec_filter|regMux|reg_array[11][15]~q )) # (!\U1|sec_filter|regMux|Mux0~0_combout  & ((\U1|sec_filter|regMux|reg_array[10][15]~q 
// ))))) # (!\U1|sec_filter|regMux|sel_reg [1] & (((\U1|sec_filter|regMux|Mux0~0_combout ))))

	.dataa(\U1|sec_filter|regMux|sel_reg [1]),
	.datab(\U1|sec_filter|regMux|reg_array[11][15]~q ),
	.datac(\U1|sec_filter|regMux|reg_array[10][15]~q ),
	.datad(\U1|sec_filter|regMux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~1 .lut_mask = 16'hDDA0;
defparam \U1|sec_filter|regMux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \U1|sec_filter|regMux|Mux0~9 (
// Equation(s):
// \U1|sec_filter|regMux|Mux0~9_combout  = (\U1|sec_filter|regMux|sel_reg [3] & ((\U1|sec_filter|regMux|Mux0~6_combout  & (\U1|sec_filter|regMux|Mux0~8_combout )) # (!\U1|sec_filter|regMux|Mux0~6_combout  & ((\U1|sec_filter|regMux|Mux0~1_combout ))))) # 
// (!\U1|sec_filter|regMux|sel_reg [3] & (\U1|sec_filter|regMux|Mux0~6_combout ))

	.dataa(\U1|sec_filter|regMux|sel_reg [3]),
	.datab(\U1|sec_filter|regMux|Mux0~6_combout ),
	.datac(\U1|sec_filter|regMux|Mux0~8_combout ),
	.datad(\U1|sec_filter|regMux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|Mux0~9 .lut_mask = 16'hE6C4;
defparam \U1|sec_filter|regMux|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \U1|sec_filter|dout_mux_reg[15]~feeder (
// Equation(s):
// \U1|sec_filter|dout_mux_reg[15]~feeder_combout  = \U1|sec_filter|regMux|Mux0~9_combout 

	.dataa(\U1|sec_filter|regMux|Mux0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout_mux_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[15]~feeder .lut_mask = 16'hAAAA;
defparam \U1|sec_filter|dout_mux_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \U1|sec_filter|regMux|reg_array[16][15]~feeder (
// Equation(s):
// \U1|sec_filter|regMux|reg_array[16][15]~feeder_combout  = \U1|sec_filter|regMux|reg_array[15][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|regMux|reg_array[15][15]~q ),
	.cin(gnd),
	.combout(\U1|sec_filter|regMux|reg_array[16][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][15]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|regMux|reg_array[16][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N15
dffeas \U1|sec_filter|regMux|reg_array[16][15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|regMux|reg_array[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|regMux|reg_array[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|regMux|reg_array[16][15] .is_wysiwyg = "true";
defparam \U1|sec_filter|regMux|reg_array[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \U1|sec_filter|dout_mux_reg[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout_mux_reg[15]~feeder_combout ),
	.asdata(\U1|sec_filter|regMux|reg_array[16][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U1|sec_filter|regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout_mux_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout_mux_reg[15] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout_mux_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|rom|rom~0 (
// Equation(s):
// \U1|sec_filter|rom|rom~0_combout  = (\U1|sec_filter|addr_reg [2] & (\U1|sec_filter|addr_reg [0] $ (((\U1|sec_filter|addr_reg [3]) # (!\U1|sec_filter|addr_reg [1]))))) # (!\U1|sec_filter|addr_reg [2] & ((\U1|sec_filter|addr_reg [1] & 
// (!\U1|sec_filter|addr_reg [0] & !\U1|sec_filter|addr_reg [3])) # (!\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [3])))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~0 .lut_mask = 16'h3592;
defparam \U1|sec_filter|rom|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N29
dffeas \U1|sec_filter|rom|data[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|data_reg[0]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[0]~feeder_combout  = \U1|sec_filter|rom|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [0]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \U1|sec_filter|data_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|rom|rom~1 (
// Equation(s):
// \U1|sec_filter|rom|rom~1_combout  = (\U1|sec_filter|addr_reg [1] & (((\U1|sec_filter|addr_reg [2] & \U1|sec_filter|addr_reg [3])) # (!\U1|sec_filter|addr_reg [0]))) # (!\U1|sec_filter|addr_reg [1] & ((\U1|sec_filter|addr_reg [0] & 
// (!\U1|sec_filter|addr_reg [2] & !\U1|sec_filter|addr_reg [3])) # (!\U1|sec_filter|addr_reg [0] & (\U1|sec_filter|addr_reg [2]))))

	.dataa(\U1|sec_filter|addr_reg [1]),
	.datab(\U1|sec_filter|addr_reg [0]),
	.datac(\U1|sec_filter|addr_reg [2]),
	.datad(\U1|sec_filter|addr_reg [3]),
	.cin(gnd),
	.combout(\U1|sec_filter|rom|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|rom|rom~1 .lut_mask = 16'hB236;
defparam \U1|sec_filter|rom|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \U1|sec_filter|rom|data[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|rom|rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|sec_filter|addr_reg [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|rom|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|rom|data[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|rom|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|data_reg[1]~feeder (
// Equation(s):
// \U1|sec_filter|data_reg[1]~feeder_combout  = \U1|sec_filter|rom|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|rom|data [1]),
	.cin(gnd),
	.combout(\U1|sec_filter|data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N23
dffeas \U1|sec_filter|data_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|data_reg[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X44_Y39_N0
cycloneive_mac_mult \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\U1|sec_filter|data_reg [17],\U1|sec_filter|data_reg [16],\U1|sec_filter|data_reg [17],\U1|sec_filter|data_reg [14],\U1|sec_filter|data_reg [17],\U1|sec_filter|data_reg [12],\U1|sec_filter|data_reg [11],\U1|sec_filter|data_reg [10],\U1|sec_filter|data_reg [9],\U1|sec_filter|data_reg [8],
\U1|sec_filter|data_reg [7],\U1|sec_filter|data_reg [6],\U1|sec_filter|data_reg [5],\U1|sec_filter|data_reg [4],\U1|sec_filter|data_reg [3],\U1|sec_filter|data_reg [2],\U1|sec_filter|data_reg [1],\U1|sec_filter|data_reg [0]}),
	.datab({\U1|sec_filter|dout_mux_reg [15],\U1|sec_filter|dout_mux_reg [14],\U1|sec_filter|dout_mux_reg [13],\U1|sec_filter|dout_mux_reg [12],\U1|sec_filter|dout_mux_reg [11],\U1|sec_filter|dout_mux_reg [10],\U1|sec_filter|dout_mux_reg [9],\U1|sec_filter|dout_mux_reg [8],\U1|sec_filter|dout_mux_reg [7],
\U1|sec_filter|dout_mux_reg [6],\U1|sec_filter|dout_mux_reg [5],\U1|sec_filter|dout_mux_reg [4],\U1|sec_filter|dout_mux_reg [3],\U1|sec_filter|dout_mux_reg [2],\U1|sec_filter|dout_mux_reg [1],\U1|sec_filter|dout_mux_reg [0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y39_N2
cycloneive_mac_out \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~dataout ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~1 ,\U1|sec_filter|multAcc|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[0]~33 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[0]~33_combout  = (\U1|sec_filter|multAcc|acc_out [0] & (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\U1|sec_filter|multAcc|acc_out [0] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \U1|sec_filter|multAcc|acc_out[0]~34  = CARRY((\U1|sec_filter|multAcc|acc_out [0] & \U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\U1|sec_filter|multAcc|acc_out [0]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|sec_filter|multAcc|acc_out[0]~33_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[0]~34 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[0]~33 .lut_mask = 16'h6688;
defparam \U1|sec_filter|multAcc|acc_out[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N17
dffeas \U1|sec_filter|multAcc|acc_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[1]~35 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[1]~35_combout  = (\U1|sec_filter|multAcc|acc_out [1] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & (\U1|sec_filter|multAcc|acc_out[0]~34  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\U1|sec_filter|multAcc|acc_out[0]~34 )))) # (!\U1|sec_filter|multAcc|acc_out [1] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// (!\U1|sec_filter|multAcc|acc_out[0]~34 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\U1|sec_filter|multAcc|acc_out[0]~34 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[1]~36  = CARRY((\U1|sec_filter|multAcc|acc_out [1] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & !\U1|sec_filter|multAcc|acc_out[0]~34 )) # (!\U1|sec_filter|multAcc|acc_out [1] & 
// ((!\U1|sec_filter|multAcc|acc_out[0]~34 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [1]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[0]~34 ),
	.combout(\U1|sec_filter|multAcc|acc_out[1]~35_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[1]~36 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[1]~35 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N19
dffeas \U1|sec_filter|multAcc|acc_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[2]~37 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[2]~37_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\U1|sec_filter|multAcc|acc_out [2] $ (!\U1|sec_filter|multAcc|acc_out[1]~36 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[2]~38  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\U1|sec_filter|multAcc|acc_out [2]) # (!\U1|sec_filter|multAcc|acc_out[1]~36 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  & (\U1|sec_filter|multAcc|acc_out [2] & !\U1|sec_filter|multAcc|acc_out[1]~36 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\U1|sec_filter|multAcc|acc_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[1]~36 ),
	.combout(\U1|sec_filter|multAcc|acc_out[2]~37_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[2]~38 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[2]~37 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N21
dffeas \U1|sec_filter|multAcc|acc_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[3]~39 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[3]~39_combout  = (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\U1|sec_filter|multAcc|acc_out [3] & (\U1|sec_filter|multAcc|acc_out[2]~38  & VCC)) # (!\U1|sec_filter|multAcc|acc_out [3] & 
// (!\U1|sec_filter|multAcc|acc_out[2]~38 )))) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\U1|sec_filter|multAcc|acc_out [3] & (!\U1|sec_filter|multAcc|acc_out[2]~38 )) # (!\U1|sec_filter|multAcc|acc_out [3] & 
// ((\U1|sec_filter|multAcc|acc_out[2]~38 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[3]~40  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\U1|sec_filter|multAcc|acc_out [3] & !\U1|sec_filter|multAcc|acc_out[2]~38 )) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\U1|sec_filter|multAcc|acc_out[2]~38 ) # (!\U1|sec_filter|multAcc|acc_out [3]))))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\U1|sec_filter|multAcc|acc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[2]~38 ),
	.combout(\U1|sec_filter|multAcc|acc_out[3]~39_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[3]~40 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[3]~39 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N23
dffeas \U1|sec_filter|multAcc|acc_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[4]~41 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[4]~41_combout  = ((\U1|sec_filter|multAcc|acc_out [4] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\U1|sec_filter|multAcc|acc_out[3]~40 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[4]~42  = CARRY((\U1|sec_filter|multAcc|acc_out [4] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\U1|sec_filter|multAcc|acc_out[3]~40 ))) # (!\U1|sec_filter|multAcc|acc_out [4] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  & !\U1|sec_filter|multAcc|acc_out[3]~40 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [4]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[3]~40 ),
	.combout(\U1|sec_filter|multAcc|acc_out[4]~41_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[4]~42 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[4]~41 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \U1|sec_filter|multAcc|acc_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[5]~43 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[5]~43_combout  = (\U1|sec_filter|multAcc|acc_out [5] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & (\U1|sec_filter|multAcc|acc_out[4]~42  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\U1|sec_filter|multAcc|acc_out[4]~42 )))) # (!\U1|sec_filter|multAcc|acc_out [5] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// (!\U1|sec_filter|multAcc|acc_out[4]~42 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\U1|sec_filter|multAcc|acc_out[4]~42 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[5]~44  = CARRY((\U1|sec_filter|multAcc|acc_out [5] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & !\U1|sec_filter|multAcc|acc_out[4]~42 )) # (!\U1|sec_filter|multAcc|acc_out [5] & 
// ((!\U1|sec_filter|multAcc|acc_out[4]~42 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [5]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[4]~42 ),
	.combout(\U1|sec_filter|multAcc|acc_out[5]~43_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[5]~44 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[5]~43 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N27
dffeas \U1|sec_filter|multAcc|acc_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[6]~45 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[6]~45_combout  = ((\U1|sec_filter|multAcc|acc_out [6] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\U1|sec_filter|multAcc|acc_out[5]~44 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[6]~46  = CARRY((\U1|sec_filter|multAcc|acc_out [6] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\U1|sec_filter|multAcc|acc_out[5]~44 ))) # (!\U1|sec_filter|multAcc|acc_out [6] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  & !\U1|sec_filter|multAcc|acc_out[5]~44 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [6]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[5]~44 ),
	.combout(\U1|sec_filter|multAcc|acc_out[6]~45_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[6]~46 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[6]~45 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \U1|sec_filter|multAcc|acc_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N30
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[7]~47 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[7]~47_combout  = (\U1|sec_filter|multAcc|acc_out [7] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & (\U1|sec_filter|multAcc|acc_out[6]~46  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\U1|sec_filter|multAcc|acc_out[6]~46 )))) # (!\U1|sec_filter|multAcc|acc_out [7] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// (!\U1|sec_filter|multAcc|acc_out[6]~46 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\U1|sec_filter|multAcc|acc_out[6]~46 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[7]~48  = CARRY((\U1|sec_filter|multAcc|acc_out [7] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & !\U1|sec_filter|multAcc|acc_out[6]~46 )) # (!\U1|sec_filter|multAcc|acc_out [7] & 
// ((!\U1|sec_filter|multAcc|acc_out[6]~46 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [7]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[6]~46 ),
	.combout(\U1|sec_filter|multAcc|acc_out[7]~47_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[7]~48 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[7]~47 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y40_N31
dffeas \U1|sec_filter|multAcc|acc_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[8]~49 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[8]~49_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\U1|sec_filter|multAcc|acc_out [8] $ (!\U1|sec_filter|multAcc|acc_out[7]~48 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[8]~50  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\U1|sec_filter|multAcc|acc_out [8]) # (!\U1|sec_filter|multAcc|acc_out[7]~48 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  & (\U1|sec_filter|multAcc|acc_out [8] & !\U1|sec_filter|multAcc|acc_out[7]~48 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\U1|sec_filter|multAcc|acc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[7]~48 ),
	.combout(\U1|sec_filter|multAcc|acc_out[8]~49_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[8]~50 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[8]~49 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N1
dffeas \U1|sec_filter|multAcc|acc_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[9]~51 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[9]~51_combout  = (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\U1|sec_filter|multAcc|acc_out [9] & (\U1|sec_filter|multAcc|acc_out[8]~50  & VCC)) # (!\U1|sec_filter|multAcc|acc_out [9] & 
// (!\U1|sec_filter|multAcc|acc_out[8]~50 )))) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\U1|sec_filter|multAcc|acc_out [9] & (!\U1|sec_filter|multAcc|acc_out[8]~50 )) # (!\U1|sec_filter|multAcc|acc_out [9] & 
// ((\U1|sec_filter|multAcc|acc_out[8]~50 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[9]~52  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\U1|sec_filter|multAcc|acc_out [9] & !\U1|sec_filter|multAcc|acc_out[8]~50 )) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\U1|sec_filter|multAcc|acc_out[8]~50 ) # (!\U1|sec_filter|multAcc|acc_out [9]))))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\U1|sec_filter|multAcc|acc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[8]~50 ),
	.combout(\U1|sec_filter|multAcc|acc_out[9]~51_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[9]~52 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[9]~51 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N3
dffeas \U1|sec_filter|multAcc|acc_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[10]~53 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[10]~53_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\U1|sec_filter|multAcc|acc_out [10] $ (!\U1|sec_filter|multAcc|acc_out[9]~52 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[10]~54  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\U1|sec_filter|multAcc|acc_out [10]) # (!\U1|sec_filter|multAcc|acc_out[9]~52 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  & (\U1|sec_filter|multAcc|acc_out [10] & !\U1|sec_filter|multAcc|acc_out[9]~52 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\U1|sec_filter|multAcc|acc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[9]~52 ),
	.combout(\U1|sec_filter|multAcc|acc_out[10]~53_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[10]~54 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[10]~53 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N5
dffeas \U1|sec_filter|multAcc|acc_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[11]~55 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[11]~55_combout  = (\U1|sec_filter|multAcc|acc_out [11] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & (\U1|sec_filter|multAcc|acc_out[10]~54  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\U1|sec_filter|multAcc|acc_out[10]~54 )))) # (!\U1|sec_filter|multAcc|acc_out [11] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// (!\U1|sec_filter|multAcc|acc_out[10]~54 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\U1|sec_filter|multAcc|acc_out[10]~54 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[11]~56  = CARRY((\U1|sec_filter|multAcc|acc_out [11] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & !\U1|sec_filter|multAcc|acc_out[10]~54 )) # (!\U1|sec_filter|multAcc|acc_out [11] & 
// ((!\U1|sec_filter|multAcc|acc_out[10]~54 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [11]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[10]~54 ),
	.combout(\U1|sec_filter|multAcc|acc_out[11]~55_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[11]~56 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[11]~55 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N7
dffeas \U1|sec_filter|multAcc|acc_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[12]~57 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[12]~57_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\U1|sec_filter|multAcc|acc_out [12] $ (!\U1|sec_filter|multAcc|acc_out[11]~56 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[12]~58  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\U1|sec_filter|multAcc|acc_out [12]) # (!\U1|sec_filter|multAcc|acc_out[11]~56 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  & (\U1|sec_filter|multAcc|acc_out [12] & !\U1|sec_filter|multAcc|acc_out[11]~56 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\U1|sec_filter|multAcc|acc_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[11]~56 ),
	.combout(\U1|sec_filter|multAcc|acc_out[12]~57_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[12]~58 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[12]~57 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N9
dffeas \U1|sec_filter|multAcc|acc_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[13]~59 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[13]~59_combout  = (\U1|sec_filter|multAcc|acc_out [13] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & (\U1|sec_filter|multAcc|acc_out[12]~58  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\U1|sec_filter|multAcc|acc_out[12]~58 )))) # (!\U1|sec_filter|multAcc|acc_out [13] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & 
// (!\U1|sec_filter|multAcc|acc_out[12]~58 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\U1|sec_filter|multAcc|acc_out[12]~58 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[13]~60  = CARRY((\U1|sec_filter|multAcc|acc_out [13] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & !\U1|sec_filter|multAcc|acc_out[12]~58 )) # (!\U1|sec_filter|multAcc|acc_out [13] & 
// ((!\U1|sec_filter|multAcc|acc_out[12]~58 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [13]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[12]~58 ),
	.combout(\U1|sec_filter|multAcc|acc_out[13]~59_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[13]~60 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[13]~59 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N11
dffeas \U1|sec_filter|multAcc|acc_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[13] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[14]~61 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[14]~61_combout  = ((\U1|sec_filter|multAcc|acc_out [14] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\U1|sec_filter|multAcc|acc_out[13]~60 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[14]~62  = CARRY((\U1|sec_filter|multAcc|acc_out [14] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\U1|sec_filter|multAcc|acc_out[13]~60 ))) # (!\U1|sec_filter|multAcc|acc_out [14] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  & !\U1|sec_filter|multAcc|acc_out[13]~60 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [14]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[13]~60 ),
	.combout(\U1|sec_filter|multAcc|acc_out[14]~61_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[14]~62 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[14]~61 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \U1|sec_filter|multAcc|acc_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[15]~63 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[15]~63_combout  = (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\U1|sec_filter|multAcc|acc_out [15] & (\U1|sec_filter|multAcc|acc_out[14]~62  & VCC)) # (!\U1|sec_filter|multAcc|acc_out [15] & 
// (!\U1|sec_filter|multAcc|acc_out[14]~62 )))) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\U1|sec_filter|multAcc|acc_out [15] & (!\U1|sec_filter|multAcc|acc_out[14]~62 )) # (!\U1|sec_filter|multAcc|acc_out [15] & 
// ((\U1|sec_filter|multAcc|acc_out[14]~62 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[15]~64  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\U1|sec_filter|multAcc|acc_out [15] & !\U1|sec_filter|multAcc|acc_out[14]~62 )) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\U1|sec_filter|multAcc|acc_out[14]~62 ) # (!\U1|sec_filter|multAcc|acc_out [15]))))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\U1|sec_filter|multAcc|acc_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[14]~62 ),
	.combout(\U1|sec_filter|multAcc|acc_out[15]~63_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[15]~64 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[15]~63 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N15
dffeas \U1|sec_filter|multAcc|acc_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[15] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[16]~65 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[16]~65_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\U1|sec_filter|multAcc|acc_out [16] $ (!\U1|sec_filter|multAcc|acc_out[15]~64 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[16]~66  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\U1|sec_filter|multAcc|acc_out [16]) # (!\U1|sec_filter|multAcc|acc_out[15]~64 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  & (\U1|sec_filter|multAcc|acc_out [16] & !\U1|sec_filter|multAcc|acc_out[15]~64 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\U1|sec_filter|multAcc|acc_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[15]~64 ),
	.combout(\U1|sec_filter|multAcc|acc_out[16]~65_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[16]~66 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[16]~65 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N17
dffeas \U1|sec_filter|multAcc|acc_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[16] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N18
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[17]~67 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[17]~67_combout  = (\U1|sec_filter|multAcc|acc_out [17] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & (\U1|sec_filter|multAcc|acc_out[16]~66  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\U1|sec_filter|multAcc|acc_out[16]~66 )))) # (!\U1|sec_filter|multAcc|acc_out [17] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// (!\U1|sec_filter|multAcc|acc_out[16]~66 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\U1|sec_filter|multAcc|acc_out[16]~66 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[17]~68  = CARRY((\U1|sec_filter|multAcc|acc_out [17] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & !\U1|sec_filter|multAcc|acc_out[16]~66 )) # (!\U1|sec_filter|multAcc|acc_out [17] & 
// ((!\U1|sec_filter|multAcc|acc_out[16]~66 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [17]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[16]~66 ),
	.combout(\U1|sec_filter|multAcc|acc_out[17]~67_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[17]~68 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[17]~67 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \U1|sec_filter|multAcc|acc_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[17] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N20
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[18]~69 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[18]~69_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\U1|sec_filter|multAcc|acc_out [18] $ (!\U1|sec_filter|multAcc|acc_out[17]~68 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[18]~70  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\U1|sec_filter|multAcc|acc_out [18]) # (!\U1|sec_filter|multAcc|acc_out[17]~68 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  & (\U1|sec_filter|multAcc|acc_out [18] & !\U1|sec_filter|multAcc|acc_out[17]~68 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\U1|sec_filter|multAcc|acc_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[17]~68 ),
	.combout(\U1|sec_filter|multAcc|acc_out[18]~69_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[18]~70 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[18]~69 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N21
dffeas \U1|sec_filter|multAcc|acc_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[18] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[19]~71 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[19]~71_combout  = (\U1|sec_filter|multAcc|acc_out [19] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & (\U1|sec_filter|multAcc|acc_out[18]~70  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\U1|sec_filter|multAcc|acc_out[18]~70 )))) # (!\U1|sec_filter|multAcc|acc_out [19] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\U1|sec_filter|multAcc|acc_out[18]~70 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\U1|sec_filter|multAcc|acc_out[18]~70 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[19]~72  = CARRY((\U1|sec_filter|multAcc|acc_out [19] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & !\U1|sec_filter|multAcc|acc_out[18]~70 )) # (!\U1|sec_filter|multAcc|acc_out [19] & 
// ((!\U1|sec_filter|multAcc|acc_out[18]~70 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [19]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[18]~70 ),
	.combout(\U1|sec_filter|multAcc|acc_out[19]~71_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[19]~72 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[19]~71 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N23
dffeas \U1|sec_filter|multAcc|acc_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[19] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[20]~73 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[20]~73_combout  = ((\U1|sec_filter|multAcc|acc_out [20] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\U1|sec_filter|multAcc|acc_out[19]~72 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[20]~74  = CARRY((\U1|sec_filter|multAcc|acc_out [20] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\U1|sec_filter|multAcc|acc_out[19]~72 ))) # (!\U1|sec_filter|multAcc|acc_out [20] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  & !\U1|sec_filter|multAcc|acc_out[19]~72 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [20]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[19]~72 ),
	.combout(\U1|sec_filter|multAcc|acc_out[20]~73_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[20]~74 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[20]~73 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N25
dffeas \U1|sec_filter|multAcc|acc_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[20] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[21]~75 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[21]~75_combout  = (\U1|sec_filter|multAcc|acc_out [21] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & (\U1|sec_filter|multAcc|acc_out[20]~74  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\U1|sec_filter|multAcc|acc_out[20]~74 )))) # (!\U1|sec_filter|multAcc|acc_out [21] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\U1|sec_filter|multAcc|acc_out[20]~74 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\U1|sec_filter|multAcc|acc_out[20]~74 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[21]~76  = CARRY((\U1|sec_filter|multAcc|acc_out [21] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & !\U1|sec_filter|multAcc|acc_out[20]~74 )) # (!\U1|sec_filter|multAcc|acc_out [21] & 
// ((!\U1|sec_filter|multAcc|acc_out[20]~74 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [21]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[20]~74 ),
	.combout(\U1|sec_filter|multAcc|acc_out[21]~75_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[21]~76 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[21]~75 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N27
dffeas \U1|sec_filter|multAcc|acc_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[21] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[22]~77 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[22]~77_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\U1|sec_filter|multAcc|acc_out [22] $ (!\U1|sec_filter|multAcc|acc_out[21]~76 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[22]~78  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\U1|sec_filter|multAcc|acc_out [22]) # (!\U1|sec_filter|multAcc|acc_out[21]~76 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  & (\U1|sec_filter|multAcc|acc_out [22] & !\U1|sec_filter|multAcc|acc_out[21]~76 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\U1|sec_filter|multAcc|acc_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[21]~76 ),
	.combout(\U1|sec_filter|multAcc|acc_out[22]~77_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[22]~78 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[22]~77 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N29
dffeas \U1|sec_filter|multAcc|acc_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[22] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N30
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[23]~79 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[23]~79_combout  = (\U1|sec_filter|multAcc|acc_out [23] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & (\U1|sec_filter|multAcc|acc_out[22]~78  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\U1|sec_filter|multAcc|acc_out[22]~78 )))) # (!\U1|sec_filter|multAcc|acc_out [23] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\U1|sec_filter|multAcc|acc_out[22]~78 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\U1|sec_filter|multAcc|acc_out[22]~78 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[23]~80  = CARRY((\U1|sec_filter|multAcc|acc_out [23] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & !\U1|sec_filter|multAcc|acc_out[22]~78 )) # (!\U1|sec_filter|multAcc|acc_out [23] & 
// ((!\U1|sec_filter|multAcc|acc_out[22]~78 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [23]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[22]~78 ),
	.combout(\U1|sec_filter|multAcc|acc_out[23]~79_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[23]~80 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[23]~79 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N31
dffeas \U1|sec_filter|multAcc|acc_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[23] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[24]~81 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[24]~81_combout  = ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\U1|sec_filter|multAcc|acc_out [24] $ (!\U1|sec_filter|multAcc|acc_out[23]~80 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[24]~82  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\U1|sec_filter|multAcc|acc_out [24]) # (!\U1|sec_filter|multAcc|acc_out[23]~80 ))) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  & (\U1|sec_filter|multAcc|acc_out [24] & !\U1|sec_filter|multAcc|acc_out[23]~80 )))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\U1|sec_filter|multAcc|acc_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[23]~80 ),
	.combout(\U1|sec_filter|multAcc|acc_out[24]~81_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[24]~82 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[24]~81 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N1
dffeas \U1|sec_filter|multAcc|acc_out[24] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[24] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[25]~83 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[25]~83_combout  = (\U1|sec_filter|multAcc|acc_out [25] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & (\U1|sec_filter|multAcc|acc_out[24]~82  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\U1|sec_filter|multAcc|acc_out[24]~82 )))) # (!\U1|sec_filter|multAcc|acc_out [25] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\U1|sec_filter|multAcc|acc_out[24]~82 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\U1|sec_filter|multAcc|acc_out[24]~82 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[25]~84  = CARRY((\U1|sec_filter|multAcc|acc_out [25] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & !\U1|sec_filter|multAcc|acc_out[24]~82 )) # (!\U1|sec_filter|multAcc|acc_out [25] & 
// ((!\U1|sec_filter|multAcc|acc_out[24]~82 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [25]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[24]~82 ),
	.combout(\U1|sec_filter|multAcc|acc_out[25]~83_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[25]~84 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[25]~83 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N3
dffeas \U1|sec_filter|multAcc|acc_out[25] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[25] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[26]~85 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[26]~85_combout  = ((\U1|sec_filter|multAcc|acc_out [26] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\U1|sec_filter|multAcc|acc_out[25]~84 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[26]~86  = CARRY((\U1|sec_filter|multAcc|acc_out [26] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\U1|sec_filter|multAcc|acc_out[25]~84 ))) # (!\U1|sec_filter|multAcc|acc_out [26] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  & !\U1|sec_filter|multAcc|acc_out[25]~84 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [26]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[25]~84 ),
	.combout(\U1|sec_filter|multAcc|acc_out[26]~85_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[26]~86 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[26]~85 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N5
dffeas \U1|sec_filter|multAcc|acc_out[26] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[26] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[27]~87 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[27]~87_combout  = (\U1|sec_filter|multAcc|acc_out [27] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & (\U1|sec_filter|multAcc|acc_out[26]~86  & VCC)) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\U1|sec_filter|multAcc|acc_out[26]~86 )))) # (!\U1|sec_filter|multAcc|acc_out [27] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (!\U1|sec_filter|multAcc|acc_out[26]~86 )) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\U1|sec_filter|multAcc|acc_out[26]~86 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[27]~88  = CARRY((\U1|sec_filter|multAcc|acc_out [27] & (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & !\U1|sec_filter|multAcc|acc_out[26]~86 )) # (!\U1|sec_filter|multAcc|acc_out [27] & 
// ((!\U1|sec_filter|multAcc|acc_out[26]~86 ) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\U1|sec_filter|multAcc|acc_out [27]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[26]~86 ),
	.combout(\U1|sec_filter|multAcc|acc_out[27]~87_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[27]~88 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[27]~87 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N7
dffeas \U1|sec_filter|multAcc|acc_out[27] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[27] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[28]~89 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[28]~89_combout  = ((\U1|sec_filter|multAcc|acc_out [28] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\U1|sec_filter|multAcc|acc_out[27]~88 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[28]~90  = CARRY((\U1|sec_filter|multAcc|acc_out [28] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\U1|sec_filter|multAcc|acc_out[27]~88 ))) # (!\U1|sec_filter|multAcc|acc_out [28] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  & !\U1|sec_filter|multAcc|acc_out[27]~88 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [28]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[27]~88 ),
	.combout(\U1|sec_filter|multAcc|acc_out[28]~89_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[28]~90 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[28]~89 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N9
dffeas \U1|sec_filter|multAcc|acc_out[28] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[28] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[29]~91 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[29]~91_combout  = (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\U1|sec_filter|multAcc|acc_out [29] & (\U1|sec_filter|multAcc|acc_out[28]~90  & VCC)) # (!\U1|sec_filter|multAcc|acc_out [29] & 
// (!\U1|sec_filter|multAcc|acc_out[28]~90 )))) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\U1|sec_filter|multAcc|acc_out [29] & (!\U1|sec_filter|multAcc|acc_out[28]~90 )) # (!\U1|sec_filter|multAcc|acc_out [29] & 
// ((\U1|sec_filter|multAcc|acc_out[28]~90 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[29]~92  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\U1|sec_filter|multAcc|acc_out [29] & !\U1|sec_filter|multAcc|acc_out[28]~90 )) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\U1|sec_filter|multAcc|acc_out[28]~90 ) # (!\U1|sec_filter|multAcc|acc_out [29]))))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\U1|sec_filter|multAcc|acc_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[28]~90 ),
	.combout(\U1|sec_filter|multAcc|acc_out[29]~91_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[29]~92 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[29]~91 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N11
dffeas \U1|sec_filter|multAcc|acc_out[29] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[29] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[30]~93 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[30]~93_combout  = ((\U1|sec_filter|multAcc|acc_out [30] $ (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\U1|sec_filter|multAcc|acc_out[29]~92 )))) # (GND)
// \U1|sec_filter|multAcc|acc_out[30]~94  = CARRY((\U1|sec_filter|multAcc|acc_out [30] & ((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\U1|sec_filter|multAcc|acc_out[29]~92 ))) # (!\U1|sec_filter|multAcc|acc_out [30] & 
// (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  & !\U1|sec_filter|multAcc|acc_out[29]~92 )))

	.dataa(\U1|sec_filter|multAcc|acc_out [30]),
	.datab(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[29]~92 ),
	.combout(\U1|sec_filter|multAcc|acc_out[30]~93_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[30]~94 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[30]~93 .lut_mask = 16'h698E;
defparam \U1|sec_filter|multAcc|acc_out[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N13
dffeas \U1|sec_filter|multAcc|acc_out[30] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[30] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[31]~95 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[31]~95_combout  = (\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\U1|sec_filter|multAcc|acc_out [31] & (\U1|sec_filter|multAcc|acc_out[30]~94  & VCC)) # (!\U1|sec_filter|multAcc|acc_out [31] & 
// (!\U1|sec_filter|multAcc|acc_out[30]~94 )))) # (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\U1|sec_filter|multAcc|acc_out [31] & (!\U1|sec_filter|multAcc|acc_out[30]~94 )) # (!\U1|sec_filter|multAcc|acc_out [31] & 
// ((\U1|sec_filter|multAcc|acc_out[30]~94 ) # (GND)))))
// \U1|sec_filter|multAcc|acc_out[31]~96  = CARRY((\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\U1|sec_filter|multAcc|acc_out [31] & !\U1|sec_filter|multAcc|acc_out[30]~94 )) # 
// (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\U1|sec_filter|multAcc|acc_out[30]~94 ) # (!\U1|sec_filter|multAcc|acc_out [31]))))

	.dataa(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\U1|sec_filter|multAcc|acc_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|sec_filter|multAcc|acc_out[30]~94 ),
	.combout(\U1|sec_filter|multAcc|acc_out[31]~95_combout ),
	.cout(\U1|sec_filter|multAcc|acc_out[31]~96 ));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[31]~95 .lut_mask = 16'h9617;
defparam \U1|sec_filter|multAcc|acc_out[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N15
dffeas \U1|sec_filter|multAcc|acc_out[31] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[31] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \U1|sec_filter|multAcc|acc_out[32]~97 (
// Equation(s):
// \U1|sec_filter|multAcc|acc_out[32]~97_combout  = \U1|sec_filter|multAcc|acc_out [32] $ (\U1|sec_filter|multAcc|acc_out[31]~96  $ (!\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT32 ))

	.dataa(gnd),
	.datab(\U1|sec_filter|multAcc|acc_out [32]),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.cin(\U1|sec_filter|multAcc|acc_out[31]~96 ),
	.combout(\U1|sec_filter|multAcc|acc_out[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[32]~97 .lut_mask = 16'h3CC3;
defparam \U1|sec_filter|multAcc|acc_out[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N17
dffeas \U1|sec_filter|multAcc|acc_out[32] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|multAcc|acc_out[32]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|multAcc|acc_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|multAcc|acc_out[32] .is_wysiwyg = "true";
defparam \U1|sec_filter|multAcc|acc_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \U1|sec_filter|dout[17]~feeder (
// Equation(s):
// \U1|sec_filter|dout[17]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [32]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[17]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N31
dffeas \U1|sec_filter|dout[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[17] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~0 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~0_combout  = (\U1|sec_filter|dout [17] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [17]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~0 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[8]~57 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[8]~57_combout  = (\U1|sec_filter|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[8]~57 .lut_mask = 16'hF0FF;
defparam \U1|cic|cic1|comb1|data_out[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \U1|cic|cic1|comb1|data_in_reg[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|dout[16]~feeder (
// Equation(s):
// \U1|sec_filter|dout[16]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|multAcc|acc_out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[16]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|dout[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N25
dffeas \U1|sec_filter|dout[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[16] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~1 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~1_combout  = (\U1|sec_filter|dout [16] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [16]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~1 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb1|data_in_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \U1|cic|cic1|comb1|data_in_reg[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|dout[15]~feeder (
// Equation(s):
// \U1|sec_filter|dout[15]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|multAcc|acc_out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[15]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \U1|sec_filter|dout[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[15] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~2 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~2_combout  = (\U1|sec_filter|dout [15] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [15]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~2 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \U1|cic|cic1|comb1|data_in_reg[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \U1|sec_filter|dout[14]~feeder (
// Equation(s):
// \U1|sec_filter|dout[14]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [29]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N23
dffeas \U1|sec_filter|dout[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[14] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~3 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~3_combout  = (\U1|sec_filter|dout [14] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [14]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~3 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \U1|cic|cic1|comb1|data_in_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \U1|sec_filter|dout[13]~feeder (
// Equation(s):
// \U1|sec_filter|dout[13]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|multAcc|acc_out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[13]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N29
dffeas \U1|sec_filter|dout[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[13] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~4 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~4_combout  = (\U1|sec_filter|dout [13] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [13]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~4 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb1|data_in_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \U1|cic|cic1|comb1|data_in_reg[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \U1|sec_filter|dout[12]~feeder (
// Equation(s):
// \U1|sec_filter|dout[12]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [27]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[12]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N19
dffeas \U1|sec_filter|dout[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[12] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~5 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~5_combout  = (\U1|sec_filter|dout [12] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [12]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~5 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \U1|cic|cic1|comb1|data_in_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \U1|sec_filter|dout[11]~feeder (
// Equation(s):
// \U1|sec_filter|dout[11]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [26]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[11]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \U1|sec_filter|dout[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[11] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~6 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~6_combout  = (\U1|sec_filter|dout [11] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [11]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~6 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \U1|cic|cic1|comb1|data_in_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \U1|sec_filter|dout[10]~feeder (
// Equation(s):
// \U1|sec_filter|dout[10]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [25]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[10]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \U1|sec_filter|dout[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[10] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~7 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~7_combout  = (\U1|sec_filter|dout [10] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [10]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~7 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \U1|cic|cic1|comb1|data_in_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \U1|sec_filter|dout[9]~feeder (
// Equation(s):
// \U1|sec_filter|dout[9]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [24]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[9]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N21
dffeas \U1|sec_filter|dout[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[9] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~8 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~8_combout  = (\U1|sec_filter|dout [9] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [9]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~8 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb1|data_in_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \U1|cic|cic1|comb1|data_in_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \U1|sec_filter|dout[8]~feeder (
// Equation(s):
// \U1|sec_filter|dout[8]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [23]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \U1|sec_filter|dout[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[8] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~9 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~9_combout  = (\U1|sec_filter|dout [8] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|sec_filter|dout [8]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~9 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb1|data_in_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \U1|cic|cic1|comb1|data_in_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \U1|sec_filter|dout[7]~feeder (
// Equation(s):
// \U1|sec_filter|dout[7]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [22]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \U1|sec_filter|dout[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[7] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~10 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~10_combout  = (\U1|sec_filter|dout [7] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [7]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~10 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb1|data_in_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \U1|cic|cic1|comb1|data_in_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|dout[6]~feeder (
// Equation(s):
// \U1|sec_filter|dout[6]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [21]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \U1|sec_filter|dout[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[6] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~11 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~11_combout  = (\U1|sec_filter|dout [6] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [6]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~11 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \U1|cic|cic1|comb1|data_in_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \U1|sec_filter|dout[5]~feeder (
// Equation(s):
// \U1|sec_filter|dout[5]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|multAcc|acc_out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[5]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N27
dffeas \U1|sec_filter|dout[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[5] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~12 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~12_combout  = (\U1|sec_filter|dout [5] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [5]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~12 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \U1|cic|cic1|comb1|data_in_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \U1|sec_filter|dout[4]~feeder (
// Equation(s):
// \U1|sec_filter|dout[4]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|multAcc|acc_out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[4]~feeder .lut_mask = 16'hF0F0;
defparam \U1|sec_filter|dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \U1|sec_filter|dout[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[4] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~13 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~13_combout  = (\U1|sec_filter|dout [4] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [4]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~13 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb1|data_in_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \U1|cic|cic1|comb1|data_in_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \U1|sec_filter|dout[3]~feeder (
// Equation(s):
// \U1|sec_filter|dout[3]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [18]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \U1|sec_filter|dout[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[3] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~14 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~14_combout  = (\U1|sec_filter|dout [3] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [3]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~14 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb1|data_in_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \U1|cic|cic1|comb1|data_in_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \U1|sec_filter|dout[2]~feeder (
// Equation(s):
// \U1|sec_filter|dout[2]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [17]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \U1|sec_filter|dout[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[2] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~15 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~15_combout  = (\U1|sec_filter|dout [2] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|sec_filter|dout [2]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~15 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb1|data_in_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \U1|cic|cic1|comb1|data_in_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \U1|sec_filter|dout[1]~feeder (
// Equation(s):
// \U1|sec_filter|dout[1]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [16]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \U1|sec_filter|dout[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[1] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~16 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~16_combout  = (\U1|sec_filter|dout [1] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [1]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~16 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb1|data_in_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \U1|cic|cic1|comb1|data_in_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \U1|sec_filter|dout[0]~feeder (
// Equation(s):
// \U1|sec_filter|dout[0]~feeder_combout  = \U1|sec_filter|multAcc|acc_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|sec_filter|multAcc|acc_out [15]),
	.cin(gnd),
	.combout(\U1|sec_filter|dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|sec_filter|dout[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|sec_filter|dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \U1|sec_filter|dout[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|sec_filter|dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|sec_filter|ce_Reg_reg_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sec_filter|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sec_filter|dout[0] .is_wysiwyg = "true";
defparam \U1|sec_filter|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_in_reg~17 (
// Equation(s):
// \U1|cic|cic1|comb1|data_in_reg~17_combout  = (\U1|sec_filter|dout [0] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [0]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_in_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg~17 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb1|data_in_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \U1|cic|cic1|comb1|data_in_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_in_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_in_reg[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[0]~19 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[0]~19_combout  = (\U1|cic|cic1|comb1|data_in_reg [0] & (\U1|sec_filter|dout [0] $ (VCC))) # (!\U1|cic|cic1|comb1|data_in_reg [0] & ((\U1|sec_filter|dout [0]) # (GND)))
// \U1|cic|cic1|comb1|data_out[0]~20  = CARRY((\U1|sec_filter|dout [0]) # (!\U1|cic|cic1|comb1|data_in_reg [0]))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [0]),
	.datab(\U1|sec_filter|dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_out[0]~19_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[0]~20 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[0]~19 .lut_mask = 16'h66DD;
defparam \U1|cic|cic1|comb1|data_out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[1]~21 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[1]~21_combout  = (\U1|sec_filter|dout [1] & ((\U1|cic|cic1|comb1|data_in_reg [1] & (!\U1|cic|cic1|comb1|data_out[0]~20 )) # (!\U1|cic|cic1|comb1|data_in_reg [1] & (\U1|cic|cic1|comb1|data_out[0]~20  & VCC)))) # 
// (!\U1|sec_filter|dout [1] & ((\U1|cic|cic1|comb1|data_in_reg [1] & ((\U1|cic|cic1|comb1|data_out[0]~20 ) # (GND))) # (!\U1|cic|cic1|comb1|data_in_reg [1] & (!\U1|cic|cic1|comb1|data_out[0]~20 ))))
// \U1|cic|cic1|comb1|data_out[1]~22  = CARRY((\U1|sec_filter|dout [1] & (\U1|cic|cic1|comb1|data_in_reg [1] & !\U1|cic|cic1|comb1|data_out[0]~20 )) # (!\U1|sec_filter|dout [1] & ((\U1|cic|cic1|comb1|data_in_reg [1]) # (!\U1|cic|cic1|comb1|data_out[0]~20 
// ))))

	.dataa(\U1|sec_filter|dout [1]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[0]~20 ),
	.combout(\U1|cic|cic1|comb1|data_out[1]~21_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[1]~22 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[1]~21 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb1|data_out[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[2]~23 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[2]~23_combout  = ((\U1|cic|cic1|comb1|data_in_reg [2] $ (\U1|sec_filter|dout [2] $ (\U1|cic|cic1|comb1|data_out[1]~22 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[2]~24  = CARRY((\U1|cic|cic1|comb1|data_in_reg [2] & (\U1|sec_filter|dout [2] & !\U1|cic|cic1|comb1|data_out[1]~22 )) # (!\U1|cic|cic1|comb1|data_in_reg [2] & ((\U1|sec_filter|dout [2]) # (!\U1|cic|cic1|comb1|data_out[1]~22 
// ))))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [2]),
	.datab(\U1|sec_filter|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[1]~22 ),
	.combout(\U1|cic|cic1|comb1|data_out[2]~23_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[2]~24 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[2]~23 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb1|data_out[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[3]~25 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[3]~25_combout  = (\U1|cic|cic1|comb1|data_in_reg [3] & ((\U1|sec_filter|dout [3] & (!\U1|cic|cic1|comb1|data_out[2]~24 )) # (!\U1|sec_filter|dout [3] & ((\U1|cic|cic1|comb1|data_out[2]~24 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [3] & ((\U1|sec_filter|dout [3] & (\U1|cic|cic1|comb1|data_out[2]~24  & VCC)) # (!\U1|sec_filter|dout [3] & (!\U1|cic|cic1|comb1|data_out[2]~24 ))))
// \U1|cic|cic1|comb1|data_out[3]~26  = CARRY((\U1|cic|cic1|comb1|data_in_reg [3] & ((!\U1|cic|cic1|comb1|data_out[2]~24 ) # (!\U1|sec_filter|dout [3]))) # (!\U1|cic|cic1|comb1|data_in_reg [3] & (!\U1|sec_filter|dout [3] & !\U1|cic|cic1|comb1|data_out[2]~24 
// )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [3]),
	.datab(\U1|sec_filter|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[2]~24 ),
	.combout(\U1|cic|cic1|comb1|data_out[3]~25_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[3]~26 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[3]~25 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[4]~27 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[4]~27_combout  = ((\U1|cic|cic1|comb1|data_in_reg [4] $ (\U1|sec_filter|dout [4] $ (\U1|cic|cic1|comb1|data_out[3]~26 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[4]~28  = CARRY((\U1|cic|cic1|comb1|data_in_reg [4] & (\U1|sec_filter|dout [4] & !\U1|cic|cic1|comb1|data_out[3]~26 )) # (!\U1|cic|cic1|comb1|data_in_reg [4] & ((\U1|sec_filter|dout [4]) # (!\U1|cic|cic1|comb1|data_out[3]~26 
// ))))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [4]),
	.datab(\U1|sec_filter|dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[3]~26 ),
	.combout(\U1|cic|cic1|comb1|data_out[4]~27_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[4]~28 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[4]~27 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb1|data_out[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[5]~29 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[5]~29_combout  = (\U1|sec_filter|dout [5] & ((\U1|cic|cic1|comb1|data_in_reg [5] & (!\U1|cic|cic1|comb1|data_out[4]~28 )) # (!\U1|cic|cic1|comb1|data_in_reg [5] & (\U1|cic|cic1|comb1|data_out[4]~28  & VCC)))) # 
// (!\U1|sec_filter|dout [5] & ((\U1|cic|cic1|comb1|data_in_reg [5] & ((\U1|cic|cic1|comb1|data_out[4]~28 ) # (GND))) # (!\U1|cic|cic1|comb1|data_in_reg [5] & (!\U1|cic|cic1|comb1|data_out[4]~28 ))))
// \U1|cic|cic1|comb1|data_out[5]~30  = CARRY((\U1|sec_filter|dout [5] & (\U1|cic|cic1|comb1|data_in_reg [5] & !\U1|cic|cic1|comb1|data_out[4]~28 )) # (!\U1|sec_filter|dout [5] & ((\U1|cic|cic1|comb1|data_in_reg [5]) # (!\U1|cic|cic1|comb1|data_out[4]~28 
// ))))

	.dataa(\U1|sec_filter|dout [5]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[4]~28 ),
	.combout(\U1|cic|cic1|comb1|data_out[5]~29_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[5]~30 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[5]~29 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb1|data_out[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[6]~31 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[6]~31_combout  = ((\U1|sec_filter|dout [6] $ (\U1|cic|cic1|comb1|data_in_reg [6] $ (\U1|cic|cic1|comb1|data_out[5]~30 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[6]~32  = CARRY((\U1|sec_filter|dout [6] & ((!\U1|cic|cic1|comb1|data_out[5]~30 ) # (!\U1|cic|cic1|comb1|data_in_reg [6]))) # (!\U1|sec_filter|dout [6] & (!\U1|cic|cic1|comb1|data_in_reg [6] & !\U1|cic|cic1|comb1|data_out[5]~30 
// )))

	.dataa(\U1|sec_filter|dout [6]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[5]~30 ),
	.combout(\U1|cic|cic1|comb1|data_out[6]~31_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[6]~32 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[6]~31 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb1|data_out[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[7]~33 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[7]~33_combout  = (\U1|cic|cic1|comb1|data_in_reg [7] & ((\U1|sec_filter|dout [7] & (!\U1|cic|cic1|comb1|data_out[6]~32 )) # (!\U1|sec_filter|dout [7] & ((\U1|cic|cic1|comb1|data_out[6]~32 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [7] & ((\U1|sec_filter|dout [7] & (\U1|cic|cic1|comb1|data_out[6]~32  & VCC)) # (!\U1|sec_filter|dout [7] & (!\U1|cic|cic1|comb1|data_out[6]~32 ))))
// \U1|cic|cic1|comb1|data_out[7]~34  = CARRY((\U1|cic|cic1|comb1|data_in_reg [7] & ((!\U1|cic|cic1|comb1|data_out[6]~32 ) # (!\U1|sec_filter|dout [7]))) # (!\U1|cic|cic1|comb1|data_in_reg [7] & (!\U1|sec_filter|dout [7] & !\U1|cic|cic1|comb1|data_out[6]~32 
// )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [7]),
	.datab(\U1|sec_filter|dout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[6]~32 ),
	.combout(\U1|cic|cic1|comb1|data_out[7]~33_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[7]~34 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[7]~33 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[8]~35 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[8]~35_combout  = ((\U1|sec_filter|dout [8] $ (\U1|cic|cic1|comb1|data_in_reg [8] $ (\U1|cic|cic1|comb1|data_out[7]~34 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[8]~36  = CARRY((\U1|sec_filter|dout [8] & ((!\U1|cic|cic1|comb1|data_out[7]~34 ) # (!\U1|cic|cic1|comb1|data_in_reg [8]))) # (!\U1|sec_filter|dout [8] & (!\U1|cic|cic1|comb1|data_in_reg [8] & !\U1|cic|cic1|comb1|data_out[7]~34 
// )))

	.dataa(\U1|sec_filter|dout [8]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[7]~34 ),
	.combout(\U1|cic|cic1|comb1|data_out[8]~35_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[8]~36 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[8]~35 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb1|data_out[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[9]~37 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[9]~37_combout  = (\U1|cic|cic1|comb1|data_in_reg [9] & ((\U1|sec_filter|dout [9] & (!\U1|cic|cic1|comb1|data_out[8]~36 )) # (!\U1|sec_filter|dout [9] & ((\U1|cic|cic1|comb1|data_out[8]~36 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [9] & ((\U1|sec_filter|dout [9] & (\U1|cic|cic1|comb1|data_out[8]~36  & VCC)) # (!\U1|sec_filter|dout [9] & (!\U1|cic|cic1|comb1|data_out[8]~36 ))))
// \U1|cic|cic1|comb1|data_out[9]~38  = CARRY((\U1|cic|cic1|comb1|data_in_reg [9] & ((!\U1|cic|cic1|comb1|data_out[8]~36 ) # (!\U1|sec_filter|dout [9]))) # (!\U1|cic|cic1|comb1|data_in_reg [9] & (!\U1|sec_filter|dout [9] & !\U1|cic|cic1|comb1|data_out[8]~36 
// )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [9]),
	.datab(\U1|sec_filter|dout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[8]~36 ),
	.combout(\U1|cic|cic1|comb1|data_out[9]~37_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[9]~38 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[9]~37 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[10]~39 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[10]~39_combout  = ((\U1|cic|cic1|comb1|data_in_reg [10] $ (\U1|sec_filter|dout [10] $ (\U1|cic|cic1|comb1|data_out[9]~38 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[10]~40  = CARRY((\U1|cic|cic1|comb1|data_in_reg [10] & (\U1|sec_filter|dout [10] & !\U1|cic|cic1|comb1|data_out[9]~38 )) # (!\U1|cic|cic1|comb1|data_in_reg [10] & ((\U1|sec_filter|dout [10]) # 
// (!\U1|cic|cic1|comb1|data_out[9]~38 ))))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [10]),
	.datab(\U1|sec_filter|dout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[9]~38 ),
	.combout(\U1|cic|cic1|comb1|data_out[10]~39_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[10]~40 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[10]~39 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb1|data_out[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[11]~41 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[11]~41_combout  = (\U1|cic|cic1|comb1|data_in_reg [11] & ((\U1|sec_filter|dout [11] & (!\U1|cic|cic1|comb1|data_out[10]~40 )) # (!\U1|sec_filter|dout [11] & ((\U1|cic|cic1|comb1|data_out[10]~40 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [11] & ((\U1|sec_filter|dout [11] & (\U1|cic|cic1|comb1|data_out[10]~40  & VCC)) # (!\U1|sec_filter|dout [11] & (!\U1|cic|cic1|comb1|data_out[10]~40 ))))
// \U1|cic|cic1|comb1|data_out[11]~42  = CARRY((\U1|cic|cic1|comb1|data_in_reg [11] & ((!\U1|cic|cic1|comb1|data_out[10]~40 ) # (!\U1|sec_filter|dout [11]))) # (!\U1|cic|cic1|comb1|data_in_reg [11] & (!\U1|sec_filter|dout [11] & 
// !\U1|cic|cic1|comb1|data_out[10]~40 )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [11]),
	.datab(\U1|sec_filter|dout [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[10]~40 ),
	.combout(\U1|cic|cic1|comb1|data_out[11]~41_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[11]~42 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[11]~41 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[12]~43 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[12]~43_combout  = ((\U1|sec_filter|dout [12] $ (\U1|cic|cic1|comb1|data_in_reg [12] $ (\U1|cic|cic1|comb1|data_out[11]~42 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[12]~44  = CARRY((\U1|sec_filter|dout [12] & ((!\U1|cic|cic1|comb1|data_out[11]~42 ) # (!\U1|cic|cic1|comb1|data_in_reg [12]))) # (!\U1|sec_filter|dout [12] & (!\U1|cic|cic1|comb1|data_in_reg [12] & 
// !\U1|cic|cic1|comb1|data_out[11]~42 )))

	.dataa(\U1|sec_filter|dout [12]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[11]~42 ),
	.combout(\U1|cic|cic1|comb1|data_out[12]~43_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[12]~44 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[12]~43 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb1|data_out[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[13]~45 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[13]~45_combout  = (\U1|cic|cic1|comb1|data_in_reg [13] & ((\U1|sec_filter|dout [13] & (!\U1|cic|cic1|comb1|data_out[12]~44 )) # (!\U1|sec_filter|dout [13] & ((\U1|cic|cic1|comb1|data_out[12]~44 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [13] & ((\U1|sec_filter|dout [13] & (\U1|cic|cic1|comb1|data_out[12]~44  & VCC)) # (!\U1|sec_filter|dout [13] & (!\U1|cic|cic1|comb1|data_out[12]~44 ))))
// \U1|cic|cic1|comb1|data_out[13]~46  = CARRY((\U1|cic|cic1|comb1|data_in_reg [13] & ((!\U1|cic|cic1|comb1|data_out[12]~44 ) # (!\U1|sec_filter|dout [13]))) # (!\U1|cic|cic1|comb1|data_in_reg [13] & (!\U1|sec_filter|dout [13] & 
// !\U1|cic|cic1|comb1|data_out[12]~44 )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [13]),
	.datab(\U1|sec_filter|dout [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[12]~44 ),
	.combout(\U1|cic|cic1|comb1|data_out[13]~45_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[13]~46 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[13]~45 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[14]~47 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[14]~47_combout  = ((\U1|cic|cic1|comb1|data_in_reg [14] $ (\U1|sec_filter|dout [14] $ (\U1|cic|cic1|comb1|data_out[13]~46 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[14]~48  = CARRY((\U1|cic|cic1|comb1|data_in_reg [14] & (\U1|sec_filter|dout [14] & !\U1|cic|cic1|comb1|data_out[13]~46 )) # (!\U1|cic|cic1|comb1|data_in_reg [14] & ((\U1|sec_filter|dout [14]) # 
// (!\U1|cic|cic1|comb1|data_out[13]~46 ))))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [14]),
	.datab(\U1|sec_filter|dout [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[13]~46 ),
	.combout(\U1|cic|cic1|comb1|data_out[14]~47_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[14]~48 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[14]~47 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb1|data_out[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[15]~49 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[15]~49_combout  = (\U1|sec_filter|dout [15] & ((\U1|cic|cic1|comb1|data_in_reg [15] & (!\U1|cic|cic1|comb1|data_out[14]~48 )) # (!\U1|cic|cic1|comb1|data_in_reg [15] & (\U1|cic|cic1|comb1|data_out[14]~48  & VCC)))) # 
// (!\U1|sec_filter|dout [15] & ((\U1|cic|cic1|comb1|data_in_reg [15] & ((\U1|cic|cic1|comb1|data_out[14]~48 ) # (GND))) # (!\U1|cic|cic1|comb1|data_in_reg [15] & (!\U1|cic|cic1|comb1|data_out[14]~48 ))))
// \U1|cic|cic1|comb1|data_out[15]~50  = CARRY((\U1|sec_filter|dout [15] & (\U1|cic|cic1|comb1|data_in_reg [15] & !\U1|cic|cic1|comb1|data_out[14]~48 )) # (!\U1|sec_filter|dout [15] & ((\U1|cic|cic1|comb1|data_in_reg [15]) # 
// (!\U1|cic|cic1|comb1|data_out[14]~48 ))))

	.dataa(\U1|sec_filter|dout [15]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[14]~48 ),
	.combout(\U1|cic|cic1|comb1|data_out[15]~49_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[15]~50 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[15]~49 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb1|data_out[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[16]~51 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[16]~51_combout  = ((\U1|sec_filter|dout [16] $ (\U1|cic|cic1|comb1|data_in_reg [16] $ (\U1|cic|cic1|comb1|data_out[15]~50 )))) # (GND)
// \U1|cic|cic1|comb1|data_out[16]~52  = CARRY((\U1|sec_filter|dout [16] & ((!\U1|cic|cic1|comb1|data_out[15]~50 ) # (!\U1|cic|cic1|comb1|data_in_reg [16]))) # (!\U1|sec_filter|dout [16] & (!\U1|cic|cic1|comb1|data_in_reg [16] & 
// !\U1|cic|cic1|comb1|data_out[15]~50 )))

	.dataa(\U1|sec_filter|dout [16]),
	.datab(\U1|cic|cic1|comb1|data_in_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[15]~50 ),
	.combout(\U1|cic|cic1|comb1|data_out[16]~51_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[16]~52 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[16]~51 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb1|data_out[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[17]~53 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[17]~53_combout  = (\U1|cic|cic1|comb1|data_in_reg [17] & ((\U1|sec_filter|dout [17] & (!\U1|cic|cic1|comb1|data_out[16]~52 )) # (!\U1|sec_filter|dout [17] & ((\U1|cic|cic1|comb1|data_out[16]~52 ) # (GND))))) # 
// (!\U1|cic|cic1|comb1|data_in_reg [17] & ((\U1|sec_filter|dout [17] & (\U1|cic|cic1|comb1|data_out[16]~52  & VCC)) # (!\U1|sec_filter|dout [17] & (!\U1|cic|cic1|comb1|data_out[16]~52 ))))
// \U1|cic|cic1|comb1|data_out[17]~54  = CARRY((\U1|cic|cic1|comb1|data_in_reg [17] & ((!\U1|cic|cic1|comb1|data_out[16]~52 ) # (!\U1|sec_filter|dout [17]))) # (!\U1|cic|cic1|comb1|data_in_reg [17] & (!\U1|sec_filter|dout [17] & 
// !\U1|cic|cic1|comb1|data_out[16]~52 )))

	.dataa(\U1|cic|cic1|comb1|data_in_reg [17]),
	.datab(\U1|sec_filter|dout [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb1|data_out[16]~52 ),
	.combout(\U1|cic|cic1|comb1|data_out[17]~53_combout ),
	.cout(\U1|cic|cic1|comb1|data_out[17]~54 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[17]~53 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb1|data_out[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[18]~55 (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[18]~55_combout  = \U1|sec_filter|dout [17] $ (\U1|cic|cic1|comb1|data_out[17]~54  $ (\U1|cic|cic1|comb1|data_in_reg [17]))

	.dataa(gnd),
	.datab(\U1|sec_filter|dout [17]),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb1|data_in_reg [17]),
	.cin(\U1|cic|cic1|comb1|data_out[17]~54 ),
	.combout(\U1|cic|cic1|comb1|data_out[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[18]~55 .lut_mask = 16'hC33C;
defparam \U1|cic|cic1|comb1|data_out[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \U1|cic|cic1|comb1|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~0 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~0_combout  = (\U1|cic|cic1|comb1|data_out [18] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [18]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~0 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[18]~60 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[18]~60_combout  = (\U1|cic|cic1|comb1|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb1|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[18]~60 .lut_mask = 16'hFF0F;
defparam \U1|cic|cic1|comb2|data_out[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N25
dffeas \U1|cic|cic1|comb2|data_in_reg[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \U1|cic|cic1|comb1|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~1 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~1_combout  = (\U1|cic|cic1|comb1|data_out [17] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb1|data_out [17]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~1 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb2|data_in_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \U1|cic|cic1|comb2|data_in_reg[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \U1|cic|cic1|comb1|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~2 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~2_combout  = (\U1|cic|cic1|comb1|data_out [16] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [16]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~2 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \U1|cic|cic1|comb2|data_in_reg[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \U1|cic|cic1|comb1|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~3 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~3_combout  = (\U1|cic|cic1|comb1|data_out [15] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [15]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~3 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \U1|cic|cic1|comb2|data_in_reg[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \U1|cic|cic1|comb1|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~4 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~4_combout  = (\U1|cic|cic1|comb1|data_out [14] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [14]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~4 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \U1|cic|cic1|comb2|data_in_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \U1|cic|cic1|comb1|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~5 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~5_combout  = (\U1|cic|cic1|comb1|data_out [13] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|comb1|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~5 .lut_mask = 16'hAA00;
defparam \U1|cic|cic1|comb2|data_in_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \U1|cic|cic1|comb2|data_in_reg[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \U1|cic|cic1|comb1|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~6 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~6_combout  = (\U1|cic|cic1|comb1|data_out [12] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb1|data_out [12]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~6 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb2|data_in_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \U1|cic|cic1|comb2|data_in_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \U1|cic|cic1|comb1|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~7 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~7_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [11])

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb1|data_out [11]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~7 .lut_mask = 16'hAA00;
defparam \U1|cic|cic1|comb2|data_in_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \U1|cic|cic1|comb2|data_in_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \U1|cic|cic1|comb1|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~8 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~8_combout  = (\U1|cic|cic1|comb1|data_out [10] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb1|data_out [10]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~8 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb2|data_in_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N31
dffeas \U1|cic|cic1|comb2|data_in_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \U1|cic|cic1|comb1|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~9 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~9_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [9])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb1|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~9 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb2|data_in_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \U1|cic|cic1|comb2|data_in_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \U1|cic|cic1|comb1|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~10 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~10_combout  = (\U1|cic|cic1|comb1|data_out [8] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [8]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~10 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N7
dffeas \U1|cic|cic1|comb2|data_in_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \U1|cic|cic1|comb1|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~11 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~11_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [7])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb1|data_out [7]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~11 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb2|data_in_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N9
dffeas \U1|cic|cic1|comb2|data_in_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \U1|cic|cic1|comb1|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~12 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~12_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb1|data_out [6]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~12 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N21
dffeas \U1|cic|cic1|comb2|data_in_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \U1|cic|cic1|comb1|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~13 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~13_combout  = (\U1|cic|cic1|comb1|data_out [5] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb1|data_out [5]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~13 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb2|data_in_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \U1|cic|cic1|comb2|data_in_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \U1|cic|cic1|comb1|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~14 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~14_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb1|data_out [4]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~14 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \U1|cic|cic1|comb2|data_in_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \U1|cic|cic1|comb1|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~15 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~15_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [3])

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~15 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb2|data_in_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N5
dffeas \U1|cic|cic1|comb2|data_in_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \U1|cic|cic1|comb1|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~16 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~16_combout  = (\U1|cic|cic1|comb1|data_out [2] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|comb1|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~16 .lut_mask = 16'hAA00;
defparam \U1|cic|cic1|comb2|data_in_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \U1|cic|cic1|comb2|data_in_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \U1|cic|cic1|comb1|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~17 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~17_combout  = (\U1|cic|cic1|comb1|data_out [1] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [1]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~17 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb2|data_in_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \U1|cic|cic1|comb2|data_in_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \U1|cic|cic1|comb1|data_out[0]~feeder (
// Equation(s):
// \U1|cic|cic1|comb1|data_out[0]~feeder_combout  = \U1|cic|cic1|comb1|data_out[0]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out[0]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \U1|cic|cic1|comb1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \U1|cic|cic1|comb1|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb1|data_out[8]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb1|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_in_reg~18 (
// Equation(s):
// \U1|cic|cic1|comb2|data_in_reg~18_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb1|data_out [0])

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb1|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_in_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg~18 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb2|data_in_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N31
dffeas \U1|cic|cic1|comb2|data_in_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_in_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_in_reg[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[0]~20 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[0]~20_combout  = (\U1|cic|cic1|comb2|data_in_reg [0] & (\U1|cic|cic1|comb1|data_out [0] $ (VCC))) # (!\U1|cic|cic1|comb2|data_in_reg [0] & ((\U1|cic|cic1|comb1|data_out [0]) # (GND)))
// \U1|cic|cic1|comb2|data_out[0]~21  = CARRY((\U1|cic|cic1|comb1|data_out [0]) # (!\U1|cic|cic1|comb2|data_in_reg [0]))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [0]),
	.datab(\U1|cic|cic1|comb1|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb2|data_out[0]~20_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[0]~21 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[0]~20 .lut_mask = 16'h66DD;
defparam \U1|cic|cic1|comb2|data_out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[1]~22 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[1]~22_combout  = (\U1|cic|cic1|comb2|data_in_reg [1] & ((\U1|cic|cic1|comb1|data_out [1] & (!\U1|cic|cic1|comb2|data_out[0]~21 )) # (!\U1|cic|cic1|comb1|data_out [1] & ((\U1|cic|cic1|comb2|data_out[0]~21 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [1] & ((\U1|cic|cic1|comb1|data_out [1] & (\U1|cic|cic1|comb2|data_out[0]~21  & VCC)) # (!\U1|cic|cic1|comb1|data_out [1] & (!\U1|cic|cic1|comb2|data_out[0]~21 ))))
// \U1|cic|cic1|comb2|data_out[1]~23  = CARRY((\U1|cic|cic1|comb2|data_in_reg [1] & ((!\U1|cic|cic1|comb2|data_out[0]~21 ) # (!\U1|cic|cic1|comb1|data_out [1]))) # (!\U1|cic|cic1|comb2|data_in_reg [1] & (!\U1|cic|cic1|comb1|data_out [1] & 
// !\U1|cic|cic1|comb2|data_out[0]~21 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [1]),
	.datab(\U1|cic|cic1|comb1|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[0]~21 ),
	.combout(\U1|cic|cic1|comb2|data_out[1]~22_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[1]~23 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[1]~22 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[2]~24 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[2]~24_combout  = ((\U1|cic|cic1|comb1|data_out [2] $ (\U1|cic|cic1|comb2|data_in_reg [2] $ (\U1|cic|cic1|comb2|data_out[1]~23 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[2]~25  = CARRY((\U1|cic|cic1|comb1|data_out [2] & ((!\U1|cic|cic1|comb2|data_out[1]~23 ) # (!\U1|cic|cic1|comb2|data_in_reg [2]))) # (!\U1|cic|cic1|comb1|data_out [2] & (!\U1|cic|cic1|comb2|data_in_reg [2] & 
// !\U1|cic|cic1|comb2|data_out[1]~23 )))

	.dataa(\U1|cic|cic1|comb1|data_out [2]),
	.datab(\U1|cic|cic1|comb2|data_in_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[1]~23 ),
	.combout(\U1|cic|cic1|comb2|data_out[2]~24_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[2]~25 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[2]~24 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb2|data_out[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[3]~26 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[3]~26_combout  = (\U1|cic|cic1|comb2|data_in_reg [3] & ((\U1|cic|cic1|comb1|data_out [3] & (!\U1|cic|cic1|comb2|data_out[2]~25 )) # (!\U1|cic|cic1|comb1|data_out [3] & ((\U1|cic|cic1|comb2|data_out[2]~25 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [3] & ((\U1|cic|cic1|comb1|data_out [3] & (\U1|cic|cic1|comb2|data_out[2]~25  & VCC)) # (!\U1|cic|cic1|comb1|data_out [3] & (!\U1|cic|cic1|comb2|data_out[2]~25 ))))
// \U1|cic|cic1|comb2|data_out[3]~27  = CARRY((\U1|cic|cic1|comb2|data_in_reg [3] & ((!\U1|cic|cic1|comb2|data_out[2]~25 ) # (!\U1|cic|cic1|comb1|data_out [3]))) # (!\U1|cic|cic1|comb2|data_in_reg [3] & (!\U1|cic|cic1|comb1|data_out [3] & 
// !\U1|cic|cic1|comb2|data_out[2]~25 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [3]),
	.datab(\U1|cic|cic1|comb1|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[2]~25 ),
	.combout(\U1|cic|cic1|comb2|data_out[3]~26_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[3]~27 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[3]~26 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[4]~28 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[4]~28_combout  = ((\U1|cic|cic1|comb1|data_out [4] $ (\U1|cic|cic1|comb2|data_in_reg [4] $ (\U1|cic|cic1|comb2|data_out[3]~27 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[4]~29  = CARRY((\U1|cic|cic1|comb1|data_out [4] & ((!\U1|cic|cic1|comb2|data_out[3]~27 ) # (!\U1|cic|cic1|comb2|data_in_reg [4]))) # (!\U1|cic|cic1|comb1|data_out [4] & (!\U1|cic|cic1|comb2|data_in_reg [4] & 
// !\U1|cic|cic1|comb2|data_out[3]~27 )))

	.dataa(\U1|cic|cic1|comb1|data_out [4]),
	.datab(\U1|cic|cic1|comb2|data_in_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[3]~27 ),
	.combout(\U1|cic|cic1|comb2|data_out[4]~28_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[4]~29 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[4]~28 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb2|data_out[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[5]~30 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[5]~30_combout  = (\U1|cic|cic1|comb2|data_in_reg [5] & ((\U1|cic|cic1|comb1|data_out [5] & (!\U1|cic|cic1|comb2|data_out[4]~29 )) # (!\U1|cic|cic1|comb1|data_out [5] & ((\U1|cic|cic1|comb2|data_out[4]~29 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [5] & ((\U1|cic|cic1|comb1|data_out [5] & (\U1|cic|cic1|comb2|data_out[4]~29  & VCC)) # (!\U1|cic|cic1|comb1|data_out [5] & (!\U1|cic|cic1|comb2|data_out[4]~29 ))))
// \U1|cic|cic1|comb2|data_out[5]~31  = CARRY((\U1|cic|cic1|comb2|data_in_reg [5] & ((!\U1|cic|cic1|comb2|data_out[4]~29 ) # (!\U1|cic|cic1|comb1|data_out [5]))) # (!\U1|cic|cic1|comb2|data_in_reg [5] & (!\U1|cic|cic1|comb1|data_out [5] & 
// !\U1|cic|cic1|comb2|data_out[4]~29 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [5]),
	.datab(\U1|cic|cic1|comb1|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[4]~29 ),
	.combout(\U1|cic|cic1|comb2|data_out[5]~30_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[5]~31 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[5]~30 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[6]~32 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[6]~32_combout  = ((\U1|cic|cic1|comb2|data_in_reg [6] $ (\U1|cic|cic1|comb1|data_out [6] $ (\U1|cic|cic1|comb2|data_out[5]~31 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[6]~33  = CARRY((\U1|cic|cic1|comb2|data_in_reg [6] & (\U1|cic|cic1|comb1|data_out [6] & !\U1|cic|cic1|comb2|data_out[5]~31 )) # (!\U1|cic|cic1|comb2|data_in_reg [6] & ((\U1|cic|cic1|comb1|data_out [6]) # 
// (!\U1|cic|cic1|comb2|data_out[5]~31 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [6]),
	.datab(\U1|cic|cic1|comb1|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[5]~31 ),
	.combout(\U1|cic|cic1|comb2|data_out[6]~32_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[6]~33 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[6]~32 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[7]~34 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[7]~34_combout  = (\U1|cic|cic1|comb1|data_out [7] & ((\U1|cic|cic1|comb2|data_in_reg [7] & (!\U1|cic|cic1|comb2|data_out[6]~33 )) # (!\U1|cic|cic1|comb2|data_in_reg [7] & (\U1|cic|cic1|comb2|data_out[6]~33  & VCC)))) # 
// (!\U1|cic|cic1|comb1|data_out [7] & ((\U1|cic|cic1|comb2|data_in_reg [7] & ((\U1|cic|cic1|comb2|data_out[6]~33 ) # (GND))) # (!\U1|cic|cic1|comb2|data_in_reg [7] & (!\U1|cic|cic1|comb2|data_out[6]~33 ))))
// \U1|cic|cic1|comb2|data_out[7]~35  = CARRY((\U1|cic|cic1|comb1|data_out [7] & (\U1|cic|cic1|comb2|data_in_reg [7] & !\U1|cic|cic1|comb2|data_out[6]~33 )) # (!\U1|cic|cic1|comb1|data_out [7] & ((\U1|cic|cic1|comb2|data_in_reg [7]) # 
// (!\U1|cic|cic1|comb2|data_out[6]~33 ))))

	.dataa(\U1|cic|cic1|comb1|data_out [7]),
	.datab(\U1|cic|cic1|comb2|data_in_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[6]~33 ),
	.combout(\U1|cic|cic1|comb2|data_out[7]~34_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[7]~35 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[7]~34 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb2|data_out[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[8]~36 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[8]~36_combout  = ((\U1|cic|cic1|comb2|data_in_reg [8] $ (\U1|cic|cic1|comb1|data_out [8] $ (\U1|cic|cic1|comb2|data_out[7]~35 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[8]~37  = CARRY((\U1|cic|cic1|comb2|data_in_reg [8] & (\U1|cic|cic1|comb1|data_out [8] & !\U1|cic|cic1|comb2|data_out[7]~35 )) # (!\U1|cic|cic1|comb2|data_in_reg [8] & ((\U1|cic|cic1|comb1|data_out [8]) # 
// (!\U1|cic|cic1|comb2|data_out[7]~35 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [8]),
	.datab(\U1|cic|cic1|comb1|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[7]~35 ),
	.combout(\U1|cic|cic1|comb2|data_out[8]~36_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[8]~37 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[8]~36 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[9]~38 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[9]~38_combout  = (\U1|cic|cic1|comb1|data_out [9] & ((\U1|cic|cic1|comb2|data_in_reg [9] & (!\U1|cic|cic1|comb2|data_out[8]~37 )) # (!\U1|cic|cic1|comb2|data_in_reg [9] & (\U1|cic|cic1|comb2|data_out[8]~37  & VCC)))) # 
// (!\U1|cic|cic1|comb1|data_out [9] & ((\U1|cic|cic1|comb2|data_in_reg [9] & ((\U1|cic|cic1|comb2|data_out[8]~37 ) # (GND))) # (!\U1|cic|cic1|comb2|data_in_reg [9] & (!\U1|cic|cic1|comb2|data_out[8]~37 ))))
// \U1|cic|cic1|comb2|data_out[9]~39  = CARRY((\U1|cic|cic1|comb1|data_out [9] & (\U1|cic|cic1|comb2|data_in_reg [9] & !\U1|cic|cic1|comb2|data_out[8]~37 )) # (!\U1|cic|cic1|comb1|data_out [9] & ((\U1|cic|cic1|comb2|data_in_reg [9]) # 
// (!\U1|cic|cic1|comb2|data_out[8]~37 ))))

	.dataa(\U1|cic|cic1|comb1|data_out [9]),
	.datab(\U1|cic|cic1|comb2|data_in_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[8]~37 ),
	.combout(\U1|cic|cic1|comb2|data_out[9]~38_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[9]~39 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[9]~38 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb2|data_out[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[10]~40 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[10]~40_combout  = ((\U1|cic|cic1|comb2|data_in_reg [10] $ (\U1|cic|cic1|comb1|data_out [10] $ (\U1|cic|cic1|comb2|data_out[9]~39 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[10]~41  = CARRY((\U1|cic|cic1|comb2|data_in_reg [10] & (\U1|cic|cic1|comb1|data_out [10] & !\U1|cic|cic1|comb2|data_out[9]~39 )) # (!\U1|cic|cic1|comb2|data_in_reg [10] & ((\U1|cic|cic1|comb1|data_out [10]) # 
// (!\U1|cic|cic1|comb2|data_out[9]~39 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [10]),
	.datab(\U1|cic|cic1|comb1|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[9]~39 ),
	.combout(\U1|cic|cic1|comb2|data_out[10]~40_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[10]~41 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[10]~40 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[11]~42 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[11]~42_combout  = (\U1|cic|cic1|comb1|data_out [11] & ((\U1|cic|cic1|comb2|data_in_reg [11] & (!\U1|cic|cic1|comb2|data_out[10]~41 )) # (!\U1|cic|cic1|comb2|data_in_reg [11] & (\U1|cic|cic1|comb2|data_out[10]~41  & VCC)))) # 
// (!\U1|cic|cic1|comb1|data_out [11] & ((\U1|cic|cic1|comb2|data_in_reg [11] & ((\U1|cic|cic1|comb2|data_out[10]~41 ) # (GND))) # (!\U1|cic|cic1|comb2|data_in_reg [11] & (!\U1|cic|cic1|comb2|data_out[10]~41 ))))
// \U1|cic|cic1|comb2|data_out[11]~43  = CARRY((\U1|cic|cic1|comb1|data_out [11] & (\U1|cic|cic1|comb2|data_in_reg [11] & !\U1|cic|cic1|comb2|data_out[10]~41 )) # (!\U1|cic|cic1|comb1|data_out [11] & ((\U1|cic|cic1|comb2|data_in_reg [11]) # 
// (!\U1|cic|cic1|comb2|data_out[10]~41 ))))

	.dataa(\U1|cic|cic1|comb1|data_out [11]),
	.datab(\U1|cic|cic1|comb2|data_in_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[10]~41 ),
	.combout(\U1|cic|cic1|comb2|data_out[11]~42_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[11]~43 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[11]~42 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb2|data_out[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[12]~44 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[12]~44_combout  = ((\U1|cic|cic1|comb2|data_in_reg [12] $ (\U1|cic|cic1|comb1|data_out [12] $ (\U1|cic|cic1|comb2|data_out[11]~43 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[12]~45  = CARRY((\U1|cic|cic1|comb2|data_in_reg [12] & (\U1|cic|cic1|comb1|data_out [12] & !\U1|cic|cic1|comb2|data_out[11]~43 )) # (!\U1|cic|cic1|comb2|data_in_reg [12] & ((\U1|cic|cic1|comb1|data_out [12]) # 
// (!\U1|cic|cic1|comb2|data_out[11]~43 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [12]),
	.datab(\U1|cic|cic1|comb1|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[11]~43 ),
	.combout(\U1|cic|cic1|comb2|data_out[12]~44_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[12]~45 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[12]~44 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[13]~46 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[13]~46_combout  = (\U1|cic|cic1|comb2|data_in_reg [13] & ((\U1|cic|cic1|comb1|data_out [13] & (!\U1|cic|cic1|comb2|data_out[12]~45 )) # (!\U1|cic|cic1|comb1|data_out [13] & ((\U1|cic|cic1|comb2|data_out[12]~45 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [13] & ((\U1|cic|cic1|comb1|data_out [13] & (\U1|cic|cic1|comb2|data_out[12]~45  & VCC)) # (!\U1|cic|cic1|comb1|data_out [13] & (!\U1|cic|cic1|comb2|data_out[12]~45 ))))
// \U1|cic|cic1|comb2|data_out[13]~47  = CARRY((\U1|cic|cic1|comb2|data_in_reg [13] & ((!\U1|cic|cic1|comb2|data_out[12]~45 ) # (!\U1|cic|cic1|comb1|data_out [13]))) # (!\U1|cic|cic1|comb2|data_in_reg [13] & (!\U1|cic|cic1|comb1|data_out [13] & 
// !\U1|cic|cic1|comb2|data_out[12]~45 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [13]),
	.datab(\U1|cic|cic1|comb1|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[12]~45 ),
	.combout(\U1|cic|cic1|comb2|data_out[13]~46_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[13]~47 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[13]~46 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[14]~48 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[14]~48_combout  = ((\U1|cic|cic1|comb2|data_in_reg [14] $ (\U1|cic|cic1|comb1|data_out [14] $ (\U1|cic|cic1|comb2|data_out[13]~47 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[14]~49  = CARRY((\U1|cic|cic1|comb2|data_in_reg [14] & (\U1|cic|cic1|comb1|data_out [14] & !\U1|cic|cic1|comb2|data_out[13]~47 )) # (!\U1|cic|cic1|comb2|data_in_reg [14] & ((\U1|cic|cic1|comb1|data_out [14]) # 
// (!\U1|cic|cic1|comb2|data_out[13]~47 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [14]),
	.datab(\U1|cic|cic1|comb1|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[13]~47 ),
	.combout(\U1|cic|cic1|comb2|data_out[14]~48_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[14]~49 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[14]~48 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[15]~50 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[15]~50_combout  = (\U1|cic|cic1|comb2|data_in_reg [15] & ((\U1|cic|cic1|comb1|data_out [15] & (!\U1|cic|cic1|comb2|data_out[14]~49 )) # (!\U1|cic|cic1|comb1|data_out [15] & ((\U1|cic|cic1|comb2|data_out[14]~49 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [15] & ((\U1|cic|cic1|comb1|data_out [15] & (\U1|cic|cic1|comb2|data_out[14]~49  & VCC)) # (!\U1|cic|cic1|comb1|data_out [15] & (!\U1|cic|cic1|comb2|data_out[14]~49 ))))
// \U1|cic|cic1|comb2|data_out[15]~51  = CARRY((\U1|cic|cic1|comb2|data_in_reg [15] & ((!\U1|cic|cic1|comb2|data_out[14]~49 ) # (!\U1|cic|cic1|comb1|data_out [15]))) # (!\U1|cic|cic1|comb2|data_in_reg [15] & (!\U1|cic|cic1|comb1|data_out [15] & 
// !\U1|cic|cic1|comb2|data_out[14]~49 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [15]),
	.datab(\U1|cic|cic1|comb1|data_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[14]~49 ),
	.combout(\U1|cic|cic1|comb2|data_out[15]~50_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[15]~51 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[15]~50 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[16]~52 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[16]~52_combout  = ((\U1|cic|cic1|comb2|data_in_reg [16] $ (\U1|cic|cic1|comb1|data_out [16] $ (\U1|cic|cic1|comb2|data_out[15]~51 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[16]~53  = CARRY((\U1|cic|cic1|comb2|data_in_reg [16] & (\U1|cic|cic1|comb1|data_out [16] & !\U1|cic|cic1|comb2|data_out[15]~51 )) # (!\U1|cic|cic1|comb2|data_in_reg [16] & ((\U1|cic|cic1|comb1|data_out [16]) # 
// (!\U1|cic|cic1|comb2|data_out[15]~51 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [16]),
	.datab(\U1|cic|cic1|comb1|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[15]~51 ),
	.combout(\U1|cic|cic1|comb2|data_out[16]~52_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[16]~53 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[16]~52 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[17]~54 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[17]~54_combout  = (\U1|cic|cic1|comb2|data_in_reg [17] & ((\U1|cic|cic1|comb1|data_out [17] & (!\U1|cic|cic1|comb2|data_out[16]~53 )) # (!\U1|cic|cic1|comb1|data_out [17] & ((\U1|cic|cic1|comb2|data_out[16]~53 ) # (GND))))) # 
// (!\U1|cic|cic1|comb2|data_in_reg [17] & ((\U1|cic|cic1|comb1|data_out [17] & (\U1|cic|cic1|comb2|data_out[16]~53  & VCC)) # (!\U1|cic|cic1|comb1|data_out [17] & (!\U1|cic|cic1|comb2|data_out[16]~53 ))))
// \U1|cic|cic1|comb2|data_out[17]~55  = CARRY((\U1|cic|cic1|comb2|data_in_reg [17] & ((!\U1|cic|cic1|comb2|data_out[16]~53 ) # (!\U1|cic|cic1|comb1|data_out [17]))) # (!\U1|cic|cic1|comb2|data_in_reg [17] & (!\U1|cic|cic1|comb1|data_out [17] & 
// !\U1|cic|cic1|comb2|data_out[16]~53 )))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [17]),
	.datab(\U1|cic|cic1|comb1|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[16]~53 ),
	.combout(\U1|cic|cic1|comb2|data_out[17]~54_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[17]~55 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[17]~54 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb2|data_out[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[18]~56 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[18]~56_combout  = ((\U1|cic|cic1|comb2|data_in_reg [18] $ (\U1|cic|cic1|comb1|data_out [18] $ (\U1|cic|cic1|comb2|data_out[17]~55 )))) # (GND)
// \U1|cic|cic1|comb2|data_out[18]~57  = CARRY((\U1|cic|cic1|comb2|data_in_reg [18] & (\U1|cic|cic1|comb1|data_out [18] & !\U1|cic|cic1|comb2|data_out[17]~55 )) # (!\U1|cic|cic1|comb2|data_in_reg [18] & ((\U1|cic|cic1|comb1|data_out [18]) # 
// (!\U1|cic|cic1|comb2|data_out[17]~55 ))))

	.dataa(\U1|cic|cic1|comb2|data_in_reg [18]),
	.datab(\U1|cic|cic1|comb1|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb2|data_out[17]~55 ),
	.combout(\U1|cic|cic1|comb2|data_out[18]~56_combout ),
	.cout(\U1|cic|cic1|comb2|data_out[18]~57 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[18]~56 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb2|data_out[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \U1|cic|cic1|comb2|data_out[19]~58 (
// Equation(s):
// \U1|cic|cic1|comb2|data_out[19]~58_combout  = \U1|cic|cic1|comb2|data_in_reg [18] $ (\U1|cic|cic1|comb2|data_out[18]~57  $ (!\U1|cic|cic1|comb1|data_out [18]))

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_in_reg [18]),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb1|data_out [18]),
	.cin(\U1|cic|cic1|comb2|data_out[18]~57 ),
	.combout(\U1|cic|cic1|comb2|data_out[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[19]~58 .lut_mask = 16'h3CC3;
defparam \U1|cic|cic1|comb2|data_out[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \U1|cic|cic1|comb2|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~1 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~1_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [19])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb2|data_out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~1 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg[9]~0 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg[9]~0_combout  = (\U1|cic|cic1|comb2|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|val_out~q ),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[9]~0 .lut_mask = 16'hCFCF;
defparam \U1|cic|cic1|comb3|data_in_reg[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \U1|cic|cic1|comb3|data_in_reg[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \U1|cic|cic1|comb2|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~2 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~2_combout  = (\U1|cic|cic1|comb2|data_out [18] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_out [18]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~2 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \U1|cic|cic1|comb3|data_in_reg[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N15
dffeas \U1|cic|cic1|comb2|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~3 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~3_combout  = (\U1|cic|cic1|comb2|data_out [17] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [17]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~3 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \U1|cic|cic1|comb3|data_in_reg[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \U1|cic|cic1|comb2|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~4 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~4_combout  = (\U1|cic|cic1|comb2|data_out [16] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [16]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~4 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \U1|cic|cic1|comb3|data_in_reg[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N11
dffeas \U1|cic|cic1|comb2|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~5 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~5_combout  = (\U1|cic|cic1|comb2|data_out [15] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|comb2|data_out [15]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~5 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb3|data_in_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \U1|cic|cic1|comb3|data_in_reg[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N9
dffeas \U1|cic|cic1|comb2|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~6 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~6_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [14])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb2|data_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~6 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \U1|cic|cic1|comb3|data_in_reg[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N7
dffeas \U1|cic|cic1|comb2|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~7 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~7_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [13])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb2|data_out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~7 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N27
dffeas \U1|cic|cic1|comb3|data_in_reg[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \U1|cic|cic1|comb2|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~8 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~8_combout  = (\U1|cic|cic1|comb2|data_out [12] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_out [12]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~8 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \U1|cic|cic1|comb3|data_in_reg[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N3
dffeas \U1|cic|cic1|comb2|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~9 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~9_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [11])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb2|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~9 .lut_mask = 16'hC0C0;
defparam \U1|cic|cic1|comb3|data_in_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N31
dffeas \U1|cic|cic1|comb3|data_in_reg[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \U1|cic|cic1|comb2|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~10 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~10_combout  = (\U1|cic|cic1|comb2|data_out [10] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [10]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~10 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \U1|cic|cic1|comb3|data_in_reg[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \U1|cic|cic1|comb2|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~11 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~11_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [9])

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~11 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb3|data_in_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \U1|cic|cic1|comb3|data_in_reg[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N29
dffeas \U1|cic|cic1|comb2|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~12 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~12_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [8])

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~12 .lut_mask = 16'hA0A0;
defparam \U1|cic|cic1|comb3|data_in_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \U1|cic|cic1|comb3|data_in_reg[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \U1|cic|cic1|comb2|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~13 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~13_combout  = (\U1|cic|cic1|comb2|data_out [7] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_out [7]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~13 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb3|data_in_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \U1|cic|cic1|comb3|data_in_reg[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \U1|cic|cic1|comb2|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~14 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~14_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [6])

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb2|data_out [6]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~14 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb3|data_in_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \U1|cic|cic1|comb3|data_in_reg[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N23
dffeas \U1|cic|cic1|comb2|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~15 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~15_combout  = (\U1|cic|cic1|comb2|data_out [5] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|comb2|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~15 .lut_mask = 16'hAA00;
defparam \U1|cic|cic1|comb3|data_in_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \U1|cic|cic1|comb3|data_in_reg[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N21
dffeas \U1|cic|cic1|comb2|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~16 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~16_combout  = (\U1|cic|cic1|comb2|data_out [4] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb2|data_out [4]),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~16 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \U1|cic|cic1|comb3|data_in_reg[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N19
dffeas \U1|cic|cic1|comb2|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~17 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~17_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb2|data_out [3]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~17 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N5
dffeas \U1|cic|cic1|comb3|data_in_reg[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \U1|cic|cic1|comb2|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~18 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~18_combout  = (\U1|cic|cic1|comb2|data_out [2] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_out [2]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~18 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb3|data_in_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \U1|cic|cic1|comb3|data_in_reg[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \U1|cic|cic1|comb2|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~19 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~19_combout  = (\U1|cic|cic1|comb2|data_out [1] & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb2|data_out [1]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~19 .lut_mask = 16'hCC00;
defparam \U1|cic|cic1|comb3|data_in_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \U1|cic|cic1|comb3|data_in_reg[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \U1|cic|cic1|comb2|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb2|data_out[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb2|data_out[18]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb2|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_in_reg~20 (
// Equation(s):
// \U1|cic|cic1|comb3|data_in_reg~20_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb2|data_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb2|data_out [0]),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_in_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg~20 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|comb3|data_in_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \U1|cic|cic1|comb3|data_in_reg[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_in_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_in_reg[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[0]~21 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[0]~21_combout  = (\U1|cic|cic1|comb3|data_in_reg [0] & (\U1|cic|cic1|comb2|data_out [0] $ (VCC))) # (!\U1|cic|cic1|comb3|data_in_reg [0] & ((\U1|cic|cic1|comb2|data_out [0]) # (GND)))
// \U1|cic|cic1|comb3|data_out[0]~22  = CARRY((\U1|cic|cic1|comb2|data_out [0]) # (!\U1|cic|cic1|comb3|data_in_reg [0]))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [0]),
	.datab(\U1|cic|cic1|comb2|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|comb3|data_out[0]~21_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[0]~22 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[0]~21 .lut_mask = 16'h66DD;
defparam \U1|cic|cic1|comb3|data_out[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[1]~23 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[1]~23_combout  = (\U1|cic|cic1|comb2|data_out [1] & ((\U1|cic|cic1|comb3|data_in_reg [1] & (!\U1|cic|cic1|comb3|data_out[0]~22 )) # (!\U1|cic|cic1|comb3|data_in_reg [1] & (\U1|cic|cic1|comb3|data_out[0]~22  & VCC)))) # 
// (!\U1|cic|cic1|comb2|data_out [1] & ((\U1|cic|cic1|comb3|data_in_reg [1] & ((\U1|cic|cic1|comb3|data_out[0]~22 ) # (GND))) # (!\U1|cic|cic1|comb3|data_in_reg [1] & (!\U1|cic|cic1|comb3|data_out[0]~22 ))))
// \U1|cic|cic1|comb3|data_out[1]~24  = CARRY((\U1|cic|cic1|comb2|data_out [1] & (\U1|cic|cic1|comb3|data_in_reg [1] & !\U1|cic|cic1|comb3|data_out[0]~22 )) # (!\U1|cic|cic1|comb2|data_out [1] & ((\U1|cic|cic1|comb3|data_in_reg [1]) # 
// (!\U1|cic|cic1|comb3|data_out[0]~22 ))))

	.dataa(\U1|cic|cic1|comb2|data_out [1]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[0]~22 ),
	.combout(\U1|cic|cic1|comb3|data_out[1]~23_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[1]~24 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[1]~23 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb3|data_out[1]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[2]~25 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[2]~25_combout  = ((\U1|cic|cic1|comb2|data_out [2] $ (\U1|cic|cic1|comb3|data_in_reg [2] $ (\U1|cic|cic1|comb3|data_out[1]~24 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[2]~26  = CARRY((\U1|cic|cic1|comb2|data_out [2] & ((!\U1|cic|cic1|comb3|data_out[1]~24 ) # (!\U1|cic|cic1|comb3|data_in_reg [2]))) # (!\U1|cic|cic1|comb2|data_out [2] & (!\U1|cic|cic1|comb3|data_in_reg [2] & 
// !\U1|cic|cic1|comb3|data_out[1]~24 )))

	.dataa(\U1|cic|cic1|comb2|data_out [2]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[1]~24 ),
	.combout(\U1|cic|cic1|comb3|data_out[2]~25_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[2]~26 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[2]~25 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb3|data_out[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[3]~27 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[3]~27_combout  = (\U1|cic|cic1|comb3|data_in_reg [3] & ((\U1|cic|cic1|comb2|data_out [3] & (!\U1|cic|cic1|comb3|data_out[2]~26 )) # (!\U1|cic|cic1|comb2|data_out [3] & ((\U1|cic|cic1|comb3|data_out[2]~26 ) # (GND))))) # 
// (!\U1|cic|cic1|comb3|data_in_reg [3] & ((\U1|cic|cic1|comb2|data_out [3] & (\U1|cic|cic1|comb3|data_out[2]~26  & VCC)) # (!\U1|cic|cic1|comb2|data_out [3] & (!\U1|cic|cic1|comb3|data_out[2]~26 ))))
// \U1|cic|cic1|comb3|data_out[3]~28  = CARRY((\U1|cic|cic1|comb3|data_in_reg [3] & ((!\U1|cic|cic1|comb3|data_out[2]~26 ) # (!\U1|cic|cic1|comb2|data_out [3]))) # (!\U1|cic|cic1|comb3|data_in_reg [3] & (!\U1|cic|cic1|comb2|data_out [3] & 
// !\U1|cic|cic1|comb3|data_out[2]~26 )))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [3]),
	.datab(\U1|cic|cic1|comb2|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[2]~26 ),
	.combout(\U1|cic|cic1|comb3|data_out[3]~27_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[3]~28 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[3]~27 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb3|data_out[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[4]~29 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[4]~29_combout  = ((\U1|cic|cic1|comb3|data_in_reg [4] $ (\U1|cic|cic1|comb2|data_out [4] $ (\U1|cic|cic1|comb3|data_out[3]~28 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[4]~30  = CARRY((\U1|cic|cic1|comb3|data_in_reg [4] & (\U1|cic|cic1|comb2|data_out [4] & !\U1|cic|cic1|comb3|data_out[3]~28 )) # (!\U1|cic|cic1|comb3|data_in_reg [4] & ((\U1|cic|cic1|comb2|data_out [4]) # 
// (!\U1|cic|cic1|comb3|data_out[3]~28 ))))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [4]),
	.datab(\U1|cic|cic1|comb2|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[3]~28 ),
	.combout(\U1|cic|cic1|comb3|data_out[4]~29_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[4]~30 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[4]~29 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb3|data_out[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[5]~31 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[5]~31_combout  = (\U1|cic|cic1|comb2|data_out [5] & ((\U1|cic|cic1|comb3|data_in_reg [5] & (!\U1|cic|cic1|comb3|data_out[4]~30 )) # (!\U1|cic|cic1|comb3|data_in_reg [5] & (\U1|cic|cic1|comb3|data_out[4]~30  & VCC)))) # 
// (!\U1|cic|cic1|comb2|data_out [5] & ((\U1|cic|cic1|comb3|data_in_reg [5] & ((\U1|cic|cic1|comb3|data_out[4]~30 ) # (GND))) # (!\U1|cic|cic1|comb3|data_in_reg [5] & (!\U1|cic|cic1|comb3|data_out[4]~30 ))))
// \U1|cic|cic1|comb3|data_out[5]~32  = CARRY((\U1|cic|cic1|comb2|data_out [5] & (\U1|cic|cic1|comb3|data_in_reg [5] & !\U1|cic|cic1|comb3|data_out[4]~30 )) # (!\U1|cic|cic1|comb2|data_out [5] & ((\U1|cic|cic1|comb3|data_in_reg [5]) # 
// (!\U1|cic|cic1|comb3|data_out[4]~30 ))))

	.dataa(\U1|cic|cic1|comb2|data_out [5]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[4]~30 ),
	.combout(\U1|cic|cic1|comb3|data_out[5]~31_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[5]~32 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[5]~31 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb3|data_out[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[6]~33 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[6]~33_combout  = ((\U1|cic|cic1|comb3|data_in_reg [6] $ (\U1|cic|cic1|comb2|data_out [6] $ (\U1|cic|cic1|comb3|data_out[5]~32 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[6]~34  = CARRY((\U1|cic|cic1|comb3|data_in_reg [6] & (\U1|cic|cic1|comb2|data_out [6] & !\U1|cic|cic1|comb3|data_out[5]~32 )) # (!\U1|cic|cic1|comb3|data_in_reg [6] & ((\U1|cic|cic1|comb2|data_out [6]) # 
// (!\U1|cic|cic1|comb3|data_out[5]~32 ))))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [6]),
	.datab(\U1|cic|cic1|comb2|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[5]~32 ),
	.combout(\U1|cic|cic1|comb3|data_out[6]~33_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[6]~34 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[6]~33 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb3|data_out[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[7]~35 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[7]~35_combout  = (\U1|cic|cic1|comb2|data_out [7] & ((\U1|cic|cic1|comb3|data_in_reg [7] & (!\U1|cic|cic1|comb3|data_out[6]~34 )) # (!\U1|cic|cic1|comb3|data_in_reg [7] & (\U1|cic|cic1|comb3|data_out[6]~34  & VCC)))) # 
// (!\U1|cic|cic1|comb2|data_out [7] & ((\U1|cic|cic1|comb3|data_in_reg [7] & ((\U1|cic|cic1|comb3|data_out[6]~34 ) # (GND))) # (!\U1|cic|cic1|comb3|data_in_reg [7] & (!\U1|cic|cic1|comb3|data_out[6]~34 ))))
// \U1|cic|cic1|comb3|data_out[7]~36  = CARRY((\U1|cic|cic1|comb2|data_out [7] & (\U1|cic|cic1|comb3|data_in_reg [7] & !\U1|cic|cic1|comb3|data_out[6]~34 )) # (!\U1|cic|cic1|comb2|data_out [7] & ((\U1|cic|cic1|comb3|data_in_reg [7]) # 
// (!\U1|cic|cic1|comb3|data_out[6]~34 ))))

	.dataa(\U1|cic|cic1|comb2|data_out [7]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[6]~34 ),
	.combout(\U1|cic|cic1|comb3|data_out[7]~35_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[7]~36 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[7]~35 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb3|data_out[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[8]~37 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[8]~37_combout  = ((\U1|cic|cic1|comb2|data_out [8] $ (\U1|cic|cic1|comb3|data_in_reg [8] $ (\U1|cic|cic1|comb3|data_out[7]~36 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[8]~38  = CARRY((\U1|cic|cic1|comb2|data_out [8] & ((!\U1|cic|cic1|comb3|data_out[7]~36 ) # (!\U1|cic|cic1|comb3|data_in_reg [8]))) # (!\U1|cic|cic1|comb2|data_out [8] & (!\U1|cic|cic1|comb3|data_in_reg [8] & 
// !\U1|cic|cic1|comb3|data_out[7]~36 )))

	.dataa(\U1|cic|cic1|comb2|data_out [8]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[7]~36 ),
	.combout(\U1|cic|cic1|comb3|data_out[8]~37_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[8]~38 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[8]~37 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb3|data_out[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[9]~39 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[9]~39_combout  = (\U1|cic|cic1|comb3|data_in_reg [9] & ((\U1|cic|cic1|comb2|data_out [9] & (!\U1|cic|cic1|comb3|data_out[8]~38 )) # (!\U1|cic|cic1|comb2|data_out [9] & ((\U1|cic|cic1|comb3|data_out[8]~38 ) # (GND))))) # 
// (!\U1|cic|cic1|comb3|data_in_reg [9] & ((\U1|cic|cic1|comb2|data_out [9] & (\U1|cic|cic1|comb3|data_out[8]~38  & VCC)) # (!\U1|cic|cic1|comb2|data_out [9] & (!\U1|cic|cic1|comb3|data_out[8]~38 ))))
// \U1|cic|cic1|comb3|data_out[9]~40  = CARRY((\U1|cic|cic1|comb3|data_in_reg [9] & ((!\U1|cic|cic1|comb3|data_out[8]~38 ) # (!\U1|cic|cic1|comb2|data_out [9]))) # (!\U1|cic|cic1|comb3|data_in_reg [9] & (!\U1|cic|cic1|comb2|data_out [9] & 
// !\U1|cic|cic1|comb3|data_out[8]~38 )))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [9]),
	.datab(\U1|cic|cic1|comb2|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[8]~38 ),
	.combout(\U1|cic|cic1|comb3|data_out[9]~39_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[9]~40 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[9]~39 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb3|data_out[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[10]~41 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[10]~41_combout  = ((\U1|cic|cic1|comb3|data_in_reg [10] $ (\U1|cic|cic1|comb2|data_out [10] $ (\U1|cic|cic1|comb3|data_out[9]~40 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[10]~42  = CARRY((\U1|cic|cic1|comb3|data_in_reg [10] & (\U1|cic|cic1|comb2|data_out [10] & !\U1|cic|cic1|comb3|data_out[9]~40 )) # (!\U1|cic|cic1|comb3|data_in_reg [10] & ((\U1|cic|cic1|comb2|data_out [10]) # 
// (!\U1|cic|cic1|comb3|data_out[9]~40 ))))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [10]),
	.datab(\U1|cic|cic1|comb2|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[9]~40 ),
	.combout(\U1|cic|cic1|comb3|data_out[10]~41_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[10]~42 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[10]~41 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb3|data_out[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[11]~43 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[11]~43_combout  = (\U1|cic|cic1|comb3|data_in_reg [11] & ((\U1|cic|cic1|comb2|data_out [11] & (!\U1|cic|cic1|comb3|data_out[10]~42 )) # (!\U1|cic|cic1|comb2|data_out [11] & ((\U1|cic|cic1|comb3|data_out[10]~42 ) # (GND))))) # 
// (!\U1|cic|cic1|comb3|data_in_reg [11] & ((\U1|cic|cic1|comb2|data_out [11] & (\U1|cic|cic1|comb3|data_out[10]~42  & VCC)) # (!\U1|cic|cic1|comb2|data_out [11] & (!\U1|cic|cic1|comb3|data_out[10]~42 ))))
// \U1|cic|cic1|comb3|data_out[11]~44  = CARRY((\U1|cic|cic1|comb3|data_in_reg [11] & ((!\U1|cic|cic1|comb3|data_out[10]~42 ) # (!\U1|cic|cic1|comb2|data_out [11]))) # (!\U1|cic|cic1|comb3|data_in_reg [11] & (!\U1|cic|cic1|comb2|data_out [11] & 
// !\U1|cic|cic1|comb3|data_out[10]~42 )))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [11]),
	.datab(\U1|cic|cic1|comb2|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[10]~42 ),
	.combout(\U1|cic|cic1|comb3|data_out[11]~43_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[11]~44 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[11]~43 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb3|data_out[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[12]~45 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[12]~45_combout  = ((\U1|cic|cic1|comb3|data_in_reg [12] $ (\U1|cic|cic1|comb2|data_out [12] $ (\U1|cic|cic1|comb3|data_out[11]~44 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[12]~46  = CARRY((\U1|cic|cic1|comb3|data_in_reg [12] & (\U1|cic|cic1|comb2|data_out [12] & !\U1|cic|cic1|comb3|data_out[11]~44 )) # (!\U1|cic|cic1|comb3|data_in_reg [12] & ((\U1|cic|cic1|comb2|data_out [12]) # 
// (!\U1|cic|cic1|comb3|data_out[11]~44 ))))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [12]),
	.datab(\U1|cic|cic1|comb2|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[11]~44 ),
	.combout(\U1|cic|cic1|comb3|data_out[12]~45_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[12]~46 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[12]~45 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb3|data_out[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[13]~47 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[13]~47_combout  = (\U1|cic|cic1|comb3|data_in_reg [13] & ((\U1|cic|cic1|comb2|data_out [13] & (!\U1|cic|cic1|comb3|data_out[12]~46 )) # (!\U1|cic|cic1|comb2|data_out [13] & ((\U1|cic|cic1|comb3|data_out[12]~46 ) # (GND))))) # 
// (!\U1|cic|cic1|comb3|data_in_reg [13] & ((\U1|cic|cic1|comb2|data_out [13] & (\U1|cic|cic1|comb3|data_out[12]~46  & VCC)) # (!\U1|cic|cic1|comb2|data_out [13] & (!\U1|cic|cic1|comb3|data_out[12]~46 ))))
// \U1|cic|cic1|comb3|data_out[13]~48  = CARRY((\U1|cic|cic1|comb3|data_in_reg [13] & ((!\U1|cic|cic1|comb3|data_out[12]~46 ) # (!\U1|cic|cic1|comb2|data_out [13]))) # (!\U1|cic|cic1|comb3|data_in_reg [13] & (!\U1|cic|cic1|comb2|data_out [13] & 
// !\U1|cic|cic1|comb3|data_out[12]~46 )))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [13]),
	.datab(\U1|cic|cic1|comb2|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[12]~46 ),
	.combout(\U1|cic|cic1|comb3|data_out[13]~47_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[13]~48 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[13]~47 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb3|data_out[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[14]~49 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[14]~49_combout  = ((\U1|cic|cic1|comb2|data_out [14] $ (\U1|cic|cic1|comb3|data_in_reg [14] $ (\U1|cic|cic1|comb3|data_out[13]~48 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[14]~50  = CARRY((\U1|cic|cic1|comb2|data_out [14] & ((!\U1|cic|cic1|comb3|data_out[13]~48 ) # (!\U1|cic|cic1|comb3|data_in_reg [14]))) # (!\U1|cic|cic1|comb2|data_out [14] & (!\U1|cic|cic1|comb3|data_in_reg [14] & 
// !\U1|cic|cic1|comb3|data_out[13]~48 )))

	.dataa(\U1|cic|cic1|comb2|data_out [14]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[13]~48 ),
	.combout(\U1|cic|cic1|comb3|data_out[14]~49_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[14]~50 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[14]~49 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb3|data_out[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[15]~51 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[15]~51_combout  = (\U1|cic|cic1|comb2|data_out [15] & ((\U1|cic|cic1|comb3|data_in_reg [15] & (!\U1|cic|cic1|comb3|data_out[14]~50 )) # (!\U1|cic|cic1|comb3|data_in_reg [15] & (\U1|cic|cic1|comb3|data_out[14]~50  & VCC)))) # 
// (!\U1|cic|cic1|comb2|data_out [15] & ((\U1|cic|cic1|comb3|data_in_reg [15] & ((\U1|cic|cic1|comb3|data_out[14]~50 ) # (GND))) # (!\U1|cic|cic1|comb3|data_in_reg [15] & (!\U1|cic|cic1|comb3|data_out[14]~50 ))))
// \U1|cic|cic1|comb3|data_out[15]~52  = CARRY((\U1|cic|cic1|comb2|data_out [15] & (\U1|cic|cic1|comb3|data_in_reg [15] & !\U1|cic|cic1|comb3|data_out[14]~50 )) # (!\U1|cic|cic1|comb2|data_out [15] & ((\U1|cic|cic1|comb3|data_in_reg [15]) # 
// (!\U1|cic|cic1|comb3|data_out[14]~50 ))))

	.dataa(\U1|cic|cic1|comb2|data_out [15]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[14]~50 ),
	.combout(\U1|cic|cic1|comb3|data_out[15]~51_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[15]~52 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[15]~51 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb3|data_out[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[16]~53 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[16]~53_combout  = ((\U1|cic|cic1|comb2|data_out [16] $ (\U1|cic|cic1|comb3|data_in_reg [16] $ (\U1|cic|cic1|comb3|data_out[15]~52 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[16]~54  = CARRY((\U1|cic|cic1|comb2|data_out [16] & ((!\U1|cic|cic1|comb3|data_out[15]~52 ) # (!\U1|cic|cic1|comb3|data_in_reg [16]))) # (!\U1|cic|cic1|comb2|data_out [16] & (!\U1|cic|cic1|comb3|data_in_reg [16] & 
// !\U1|cic|cic1|comb3|data_out[15]~52 )))

	.dataa(\U1|cic|cic1|comb2|data_out [16]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[15]~52 ),
	.combout(\U1|cic|cic1|comb3|data_out[16]~53_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[16]~54 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[16]~53 .lut_mask = 16'h962B;
defparam \U1|cic|cic1|comb3|data_out[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[17]~55 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[17]~55_combout  = (\U1|cic|cic1|comb3|data_in_reg [17] & ((\U1|cic|cic1|comb2|data_out [17] & (!\U1|cic|cic1|comb3|data_out[16]~54 )) # (!\U1|cic|cic1|comb2|data_out [17] & ((\U1|cic|cic1|comb3|data_out[16]~54 ) # (GND))))) # 
// (!\U1|cic|cic1|comb3|data_in_reg [17] & ((\U1|cic|cic1|comb2|data_out [17] & (\U1|cic|cic1|comb3|data_out[16]~54  & VCC)) # (!\U1|cic|cic1|comb2|data_out [17] & (!\U1|cic|cic1|comb3|data_out[16]~54 ))))
// \U1|cic|cic1|comb3|data_out[17]~56  = CARRY((\U1|cic|cic1|comb3|data_in_reg [17] & ((!\U1|cic|cic1|comb3|data_out[16]~54 ) # (!\U1|cic|cic1|comb2|data_out [17]))) # (!\U1|cic|cic1|comb3|data_in_reg [17] & (!\U1|cic|cic1|comb2|data_out [17] & 
// !\U1|cic|cic1|comb3|data_out[16]~54 )))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [17]),
	.datab(\U1|cic|cic1|comb2|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[16]~54 ),
	.combout(\U1|cic|cic1|comb3|data_out[17]~55_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[17]~56 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[17]~55 .lut_mask = 16'h692B;
defparam \U1|cic|cic1|comb3|data_out[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[18]~57 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[18]~57_combout  = ((\U1|cic|cic1|comb3|data_in_reg [18] $ (\U1|cic|cic1|comb2|data_out [18] $ (\U1|cic|cic1|comb3|data_out[17]~56 )))) # (GND)
// \U1|cic|cic1|comb3|data_out[18]~58  = CARRY((\U1|cic|cic1|comb3|data_in_reg [18] & (\U1|cic|cic1|comb2|data_out [18] & !\U1|cic|cic1|comb3|data_out[17]~56 )) # (!\U1|cic|cic1|comb3|data_in_reg [18] & ((\U1|cic|cic1|comb2|data_out [18]) # 
// (!\U1|cic|cic1|comb3|data_out[17]~56 ))))

	.dataa(\U1|cic|cic1|comb3|data_in_reg [18]),
	.datab(\U1|cic|cic1|comb2|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[17]~56 ),
	.combout(\U1|cic|cic1|comb3|data_out[18]~57_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[18]~58 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[18]~57 .lut_mask = 16'h964D;
defparam \U1|cic|cic1|comb3|data_out[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[19]~59 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[19]~59_combout  = (\U1|cic|cic1|comb2|data_out [19] & ((\U1|cic|cic1|comb3|data_in_reg [19] & (!\U1|cic|cic1|comb3|data_out[18]~58 )) # (!\U1|cic|cic1|comb3|data_in_reg [19] & (\U1|cic|cic1|comb3|data_out[18]~58  & VCC)))) # 
// (!\U1|cic|cic1|comb2|data_out [19] & ((\U1|cic|cic1|comb3|data_in_reg [19] & ((\U1|cic|cic1|comb3|data_out[18]~58 ) # (GND))) # (!\U1|cic|cic1|comb3|data_in_reg [19] & (!\U1|cic|cic1|comb3|data_out[18]~58 ))))
// \U1|cic|cic1|comb3|data_out[19]~60  = CARRY((\U1|cic|cic1|comb2|data_out [19] & (\U1|cic|cic1|comb3|data_in_reg [19] & !\U1|cic|cic1|comb3|data_out[18]~58 )) # (!\U1|cic|cic1|comb2|data_out [19] & ((\U1|cic|cic1|comb3|data_in_reg [19]) # 
// (!\U1|cic|cic1|comb3|data_out[18]~58 ))))

	.dataa(\U1|cic|cic1|comb2|data_out [19]),
	.datab(\U1|cic|cic1|comb3|data_in_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|comb3|data_out[18]~58 ),
	.combout(\U1|cic|cic1|comb3|data_out[19]~59_combout ),
	.cout(\U1|cic|cic1|comb3|data_out[19]~60 ));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[19]~59 .lut_mask = 16'h694D;
defparam \U1|cic|cic1|comb3|data_out[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \U1|cic|cic1|comb3|data_out[20]~61 (
// Equation(s):
// \U1|cic|cic1|comb3|data_out[20]~61_combout  = \U1|cic|cic1|comb2|data_out [19] $ (\U1|cic|cic1|comb3|data_out[19]~60  $ (\U1|cic|cic1|comb3|data_in_reg [19]))

	.dataa(\U1|cic|cic1|comb2|data_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|comb3|data_in_reg [19]),
	.cin(\U1|cic|cic1|comb3|data_out[19]~60 ),
	.combout(\U1|cic|cic1|comb3|data_out[20]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[20]~61 .lut_mask = 16'hA55A;
defparam \U1|cic|cic1|comb3|data_out[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \U1|cic|cic1|comb3|data_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[20]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[20] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~0 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~0_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & (\U1|cic|cic1|comb3|val_out~q  & \U1|cic|cic1|comb3|data_out [20]))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U1|cic|cic1|comb3|data_out [20]),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~0 .lut_mask = 16'hC000;
defparam \U1|cic|cic1|RINT|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \U1|cic|cic1|RINT|data_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[20] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \U1|cic|cic1|comb3|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~1 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~1_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & (\U1|cic|cic1|comb3|val_out~q  & \U1|cic|cic1|comb3|data_out [19]))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U1|cic|cic1|comb3|data_out [19]),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~1 .lut_mask = 16'hC000;
defparam \U1|cic|cic1|RINT|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \U1|cic|cic1|RINT|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \U1|cic|cic1|comb3|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~2 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~2_combout  = (\U1|cic|cic1|comb3|data_out [18] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [18]),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~2 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \U1|cic|cic1|RINT|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \U1|cic|cic1|comb3|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~3 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~3_combout  = (\U1|cic|cic1|comb3|data_out [17] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [17]),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~3 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \U1|cic|cic1|RINT|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \U1|cic|cic1|comb3|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~4 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~4_combout  = (\U1|cic|cic1|comb3|data_out [16] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [16]),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~4 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \U1|cic|cic1|RINT|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \U1|cic|cic1|comb3|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~5 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~5_combout  = (\U1|cic|cic1|comb3|data_out [15] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [15]),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~5 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \U1|cic|cic1|RINT|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \U1|cic|cic1|comb3|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~6 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~6_combout  = (\U1|cic|cic1|comb3|data_out [14] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [14]),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~6 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \U1|cic|cic1|RINT|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N7
dffeas \U1|cic|cic1|comb3|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~7 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~7_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & (\U1|cic|cic1|comb3|val_out~q  & \U1|cic|cic1|comb3|data_out [13]))

	.dataa(gnd),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U1|cic|cic1|comb3|data_out [13]),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~7 .lut_mask = 16'hC000;
defparam \U1|cic|cic1|RINT|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \U1|cic|cic1|RINT|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \U1|cic|cic1|comb3|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~8 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~8_combout  = (\U1|cic|cic1|comb3|data_out [12] & (\U1|cic|cic1|comb3|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(gnd),
	.datab(\U1|cic|cic1|comb3|data_out [12]),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~8 .lut_mask = 16'hC000;
defparam \U1|cic|cic1|RINT|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \U1|cic|cic1|RINT|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \U1|cic|cic1|comb3|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[11]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~9 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~9_combout  = (\U1|cic|cic1|comb3|data_out [11] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [11]),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~9 .lut_mask = 16'h8080;
defparam \U1|cic|cic1|RINT|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \U1|cic|cic1|RINT|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \U1|cic|cic1|comb3|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[10]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~10 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~10_combout  = (\U1|cic|cic1|comb3|data_out [10] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [10]),
	.datab(\U2|C2|reg_array_confregs[10][0]~q ),
	.datac(\U1|cic|cic1|comb3|val_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~10 .lut_mask = 16'h8080;
defparam \U1|cic|cic1|RINT|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \U1|cic|cic1|RINT|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \U1|cic|cic1|comb3|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~11 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~11_combout  = (\U1|cic|cic1|comb3|val_out~q  & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|data_out [9]))

	.dataa(\U1|cic|cic1|comb3|val_out~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|data_out [9]),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~11 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \U1|cic|cic1|RINT|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \U1|cic|cic1|comb3|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~12 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~12_combout  = (\U1|cic|cic1|comb3|val_out~q  & (\U1|cic|cic1|comb3|data_out [8] & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|val_out~q ),
	.datab(\U1|cic|cic1|comb3|data_out [8]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~12 .lut_mask = 16'h8080;
defparam \U1|cic|cic1|RINT|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \U1|cic|cic1|RINT|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \U1|cic|cic1|comb3|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~13 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~13_combout  = (\U2|C2|reg_array_confregs[10][0]~q  & (\U1|cic|cic1|comb3|data_out [7] & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U2|C2|reg_array_confregs[10][0]~q ),
	.datab(gnd),
	.datac(\U1|cic|cic1|comb3|data_out [7]),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~13 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \U1|cic|cic1|RINT|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \U1|cic|cic1|comb3|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[6]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~14 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~14_combout  = (\U1|cic|cic1|comb3|data_out [6] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [6]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~14 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N1
dffeas \U1|cic|cic1|RINT|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \U1|cic|cic1|comb3|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[5]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~15 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~15_combout  = (\U1|cic|cic1|comb3|val_out~q  & (\U1|cic|cic1|comb3|data_out [5] & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|val_out~q ),
	.datab(\U1|cic|cic1|comb3|data_out [5]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~15 .lut_mask = 16'h8080;
defparam \U1|cic|cic1|RINT|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N11
dffeas \U1|cic|cic1|RINT|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \U1|cic|cic1|comb3|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~16 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~16_combout  = (\U1|cic|cic1|comb3|val_out~q  & (\U1|cic|cic1|comb3|data_out [4] & \U2|C2|reg_array_confregs[10][0]~q ))

	.dataa(\U1|cic|cic1|comb3|val_out~q ),
	.datab(\U1|cic|cic1|comb3|data_out [4]),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~16 .lut_mask = 16'h8080;
defparam \U1|cic|cic1|RINT|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N9
dffeas \U1|cic|cic1|RINT|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \U1|cic|cic1|comb3|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[3]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~17 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~17_combout  = (\U1|cic|cic1|comb3|val_out~q  & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|data_out [3]))

	.dataa(\U1|cic|cic1|comb3|val_out~q ),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|data_out [3]),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~17 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \U1|cic|cic1|RINT|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \U1|cic|cic1|comb3|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[2]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~18 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~18_combout  = (\U1|cic|cic1|comb3|data_out [2] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [2]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~18 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N7
dffeas \U1|cic|cic1|RINT|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \U1|cic|cic1|comb3|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~19 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~19_combout  = (\U1|cic|cic1|comb3|data_out [1] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [1]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~19 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N5
dffeas \U1|cic|cic1|RINT|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \U1|cic|cic1|comb3|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|comb3|data_out[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|comb3|data_in_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|comb3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|comb3|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|comb3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
cycloneive_lcell_comb \U1|cic|cic1|RINT|data_out~20 (
// Equation(s):
// \U1|cic|cic1|RINT|data_out~20_combout  = (\U1|cic|cic1|comb3|data_out [0] & (\U2|C2|reg_array_confregs[10][0]~q  & \U1|cic|cic1|comb3|val_out~q ))

	.dataa(\U1|cic|cic1|comb3|data_out [0]),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out~20 .lut_mask = 16'hA000;
defparam \U1|cic|cic1|RINT|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N3
dffeas \U1|cic|cic1|RINT|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[0]~37 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[0]~37_combout  = (\U1|cic|cic1|int1|data_out [0] & (\U1|cic|cic1|RINT|data_out [0] $ (VCC))) # (!\U1|cic|cic1|int1|data_out [0] & (\U1|cic|cic1|RINT|data_out [0] & VCC))
// \U1|cic|cic1|int1|data_out[0]~38  = CARRY((\U1|cic|cic1|int1|data_out [0] & \U1|cic|cic1|RINT|data_out [0]))

	.dataa(\U1|cic|cic1|int1|data_out [0]),
	.datab(\U1|cic|cic1|RINT|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|int1|data_out[0]~37_combout ),
	.cout(\U1|cic|cic1|int1|data_out[0]~38 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[0]~37 .lut_mask = 16'h6688;
defparam \U1|cic|cic1|int1|data_out[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \U1|cic|cic1|RINT|val_out~0 (
// Equation(s):
// \U1|cic|cic1|RINT|val_out~0_combout  = (\U1|cic|cic1|RINT|val_out~q ) # (\U1|cic|cic1|comb3|val_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|RINT|val_out~q ),
	.datad(\U1|cic|cic1|comb3|val_out~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|RINT|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|RINT|val_out~0 .lut_mask = 16'hFFF0;
defparam \U1|cic|cic1|RINT|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N9
dffeas \U1|cic|cic1|RINT|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|RINT|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|RINT|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|RINT|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|RINT|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[37]~81 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[37]~81_combout  = (\U1|cic|cic1|RINT|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|RINT|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[37]~81 .lut_mask = 16'hF0FF;
defparam \U1|cic|cic1|int1|data_out[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N13
dffeas \U1|cic|cic1|int1|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[0]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[1]~39 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[1]~39_combout  = (\U1|cic|cic1|RINT|data_out [1] & ((\U1|cic|cic1|int1|data_out [1] & (\U1|cic|cic1|int1|data_out[0]~38  & VCC)) # (!\U1|cic|cic1|int1|data_out [1] & (!\U1|cic|cic1|int1|data_out[0]~38 )))) # 
// (!\U1|cic|cic1|RINT|data_out [1] & ((\U1|cic|cic1|int1|data_out [1] & (!\U1|cic|cic1|int1|data_out[0]~38 )) # (!\U1|cic|cic1|int1|data_out [1] & ((\U1|cic|cic1|int1|data_out[0]~38 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[1]~40  = CARRY((\U1|cic|cic1|RINT|data_out [1] & (!\U1|cic|cic1|int1|data_out [1] & !\U1|cic|cic1|int1|data_out[0]~38 )) # (!\U1|cic|cic1|RINT|data_out [1] & ((!\U1|cic|cic1|int1|data_out[0]~38 ) # (!\U1|cic|cic1|int1|data_out 
// [1]))))

	.dataa(\U1|cic|cic1|RINT|data_out [1]),
	.datab(\U1|cic|cic1|int1|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[0]~38 ),
	.combout(\U1|cic|cic1|int1|data_out[1]~39_combout ),
	.cout(\U1|cic|cic1|int1|data_out[1]~40 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[1]~39 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[1]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N15
dffeas \U1|cic|cic1|int1|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[1]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[2]~41 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[2]~41_combout  = ((\U1|cic|cic1|RINT|data_out [2] $ (\U1|cic|cic1|int1|data_out [2] $ (!\U1|cic|cic1|int1|data_out[1]~40 )))) # (GND)
// \U1|cic|cic1|int1|data_out[2]~42  = CARRY((\U1|cic|cic1|RINT|data_out [2] & ((\U1|cic|cic1|int1|data_out [2]) # (!\U1|cic|cic1|int1|data_out[1]~40 ))) # (!\U1|cic|cic1|RINT|data_out [2] & (\U1|cic|cic1|int1|data_out [2] & !\U1|cic|cic1|int1|data_out[1]~40 
// )))

	.dataa(\U1|cic|cic1|RINT|data_out [2]),
	.datab(\U1|cic|cic1|int1|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[1]~40 ),
	.combout(\U1|cic|cic1|int1|data_out[2]~41_combout ),
	.cout(\U1|cic|cic1|int1|data_out[2]~42 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[2]~41 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[2]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N17
dffeas \U1|cic|cic1|int1|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N18
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[3]~43 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[3]~43_combout  = (\U1|cic|cic1|RINT|data_out [3] & ((\U1|cic|cic1|int1|data_out [3] & (\U1|cic|cic1|int1|data_out[2]~42  & VCC)) # (!\U1|cic|cic1|int1|data_out [3] & (!\U1|cic|cic1|int1|data_out[2]~42 )))) # 
// (!\U1|cic|cic1|RINT|data_out [3] & ((\U1|cic|cic1|int1|data_out [3] & (!\U1|cic|cic1|int1|data_out[2]~42 )) # (!\U1|cic|cic1|int1|data_out [3] & ((\U1|cic|cic1|int1|data_out[2]~42 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[3]~44  = CARRY((\U1|cic|cic1|RINT|data_out [3] & (!\U1|cic|cic1|int1|data_out [3] & !\U1|cic|cic1|int1|data_out[2]~42 )) # (!\U1|cic|cic1|RINT|data_out [3] & ((!\U1|cic|cic1|int1|data_out[2]~42 ) # (!\U1|cic|cic1|int1|data_out 
// [3]))))

	.dataa(\U1|cic|cic1|RINT|data_out [3]),
	.datab(\U1|cic|cic1|int1|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[2]~42 ),
	.combout(\U1|cic|cic1|int1|data_out[3]~43_combout ),
	.cout(\U1|cic|cic1|int1|data_out[3]~44 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[3]~43 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[3]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N19
dffeas \U1|cic|cic1|int1|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[3]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[4]~45 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[4]~45_combout  = ((\U1|cic|cic1|RINT|data_out [4] $ (\U1|cic|cic1|int1|data_out [4] $ (!\U1|cic|cic1|int1|data_out[3]~44 )))) # (GND)
// \U1|cic|cic1|int1|data_out[4]~46  = CARRY((\U1|cic|cic1|RINT|data_out [4] & ((\U1|cic|cic1|int1|data_out [4]) # (!\U1|cic|cic1|int1|data_out[3]~44 ))) # (!\U1|cic|cic1|RINT|data_out [4] & (\U1|cic|cic1|int1|data_out [4] & !\U1|cic|cic1|int1|data_out[3]~44 
// )))

	.dataa(\U1|cic|cic1|RINT|data_out [4]),
	.datab(\U1|cic|cic1|int1|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[3]~44 ),
	.combout(\U1|cic|cic1|int1|data_out[4]~45_combout ),
	.cout(\U1|cic|cic1|int1|data_out[4]~46 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[4]~45 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[4]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N21
dffeas \U1|cic|cic1|int1|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[5]~47 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[5]~47_combout  = (\U1|cic|cic1|int1|data_out [5] & ((\U1|cic|cic1|RINT|data_out [5] & (\U1|cic|cic1|int1|data_out[4]~46  & VCC)) # (!\U1|cic|cic1|RINT|data_out [5] & (!\U1|cic|cic1|int1|data_out[4]~46 )))) # 
// (!\U1|cic|cic1|int1|data_out [5] & ((\U1|cic|cic1|RINT|data_out [5] & (!\U1|cic|cic1|int1|data_out[4]~46 )) # (!\U1|cic|cic1|RINT|data_out [5] & ((\U1|cic|cic1|int1|data_out[4]~46 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[5]~48  = CARRY((\U1|cic|cic1|int1|data_out [5] & (!\U1|cic|cic1|RINT|data_out [5] & !\U1|cic|cic1|int1|data_out[4]~46 )) # (!\U1|cic|cic1|int1|data_out [5] & ((!\U1|cic|cic1|int1|data_out[4]~46 ) # (!\U1|cic|cic1|RINT|data_out 
// [5]))))

	.dataa(\U1|cic|cic1|int1|data_out [5]),
	.datab(\U1|cic|cic1|RINT|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[4]~46 ),
	.combout(\U1|cic|cic1|int1|data_out[5]~47_combout ),
	.cout(\U1|cic|cic1|int1|data_out[5]~48 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[5]~47 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N23
dffeas \U1|cic|cic1|int1|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[5]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[6]~49 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[6]~49_combout  = ((\U1|cic|cic1|RINT|data_out [6] $ (\U1|cic|cic1|int1|data_out [6] $ (!\U1|cic|cic1|int1|data_out[5]~48 )))) # (GND)
// \U1|cic|cic1|int1|data_out[6]~50  = CARRY((\U1|cic|cic1|RINT|data_out [6] & ((\U1|cic|cic1|int1|data_out [6]) # (!\U1|cic|cic1|int1|data_out[5]~48 ))) # (!\U1|cic|cic1|RINT|data_out [6] & (\U1|cic|cic1|int1|data_out [6] & !\U1|cic|cic1|int1|data_out[5]~48 
// )))

	.dataa(\U1|cic|cic1|RINT|data_out [6]),
	.datab(\U1|cic|cic1|int1|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[5]~48 ),
	.combout(\U1|cic|cic1|int1|data_out[6]~49_combout ),
	.cout(\U1|cic|cic1|int1|data_out[6]~50 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[6]~49 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N25
dffeas \U1|cic|cic1|int1|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[7]~51 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[7]~51_combout  = (\U1|cic|cic1|int1|data_out [7] & ((\U1|cic|cic1|RINT|data_out [7] & (\U1|cic|cic1|int1|data_out[6]~50  & VCC)) # (!\U1|cic|cic1|RINT|data_out [7] & (!\U1|cic|cic1|int1|data_out[6]~50 )))) # 
// (!\U1|cic|cic1|int1|data_out [7] & ((\U1|cic|cic1|RINT|data_out [7] & (!\U1|cic|cic1|int1|data_out[6]~50 )) # (!\U1|cic|cic1|RINT|data_out [7] & ((\U1|cic|cic1|int1|data_out[6]~50 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[7]~52  = CARRY((\U1|cic|cic1|int1|data_out [7] & (!\U1|cic|cic1|RINT|data_out [7] & !\U1|cic|cic1|int1|data_out[6]~50 )) # (!\U1|cic|cic1|int1|data_out [7] & ((!\U1|cic|cic1|int1|data_out[6]~50 ) # (!\U1|cic|cic1|RINT|data_out 
// [7]))))

	.dataa(\U1|cic|cic1|int1|data_out [7]),
	.datab(\U1|cic|cic1|RINT|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[6]~50 ),
	.combout(\U1|cic|cic1|int1|data_out[7]~51_combout ),
	.cout(\U1|cic|cic1|int1|data_out[7]~52 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[7]~51 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N27
dffeas \U1|cic|cic1|int1|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[8]~53 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[8]~53_combout  = ((\U1|cic|cic1|RINT|data_out [8] $ (\U1|cic|cic1|int1|data_out [8] $ (!\U1|cic|cic1|int1|data_out[7]~52 )))) # (GND)
// \U1|cic|cic1|int1|data_out[8]~54  = CARRY((\U1|cic|cic1|RINT|data_out [8] & ((\U1|cic|cic1|int1|data_out [8]) # (!\U1|cic|cic1|int1|data_out[7]~52 ))) # (!\U1|cic|cic1|RINT|data_out [8] & (\U1|cic|cic1|int1|data_out [8] & !\U1|cic|cic1|int1|data_out[7]~52 
// )))

	.dataa(\U1|cic|cic1|RINT|data_out [8]),
	.datab(\U1|cic|cic1|int1|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[7]~52 ),
	.combout(\U1|cic|cic1|int1|data_out[8]~53_combout ),
	.cout(\U1|cic|cic1|int1|data_out[8]~54 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[8]~53 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N29
dffeas \U1|cic|cic1|int1|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[8]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N30
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[9]~55 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[9]~55_combout  = (\U1|cic|cic1|int1|data_out [9] & ((\U1|cic|cic1|RINT|data_out [9] & (\U1|cic|cic1|int1|data_out[8]~54  & VCC)) # (!\U1|cic|cic1|RINT|data_out [9] & (!\U1|cic|cic1|int1|data_out[8]~54 )))) # 
// (!\U1|cic|cic1|int1|data_out [9] & ((\U1|cic|cic1|RINT|data_out [9] & (!\U1|cic|cic1|int1|data_out[8]~54 )) # (!\U1|cic|cic1|RINT|data_out [9] & ((\U1|cic|cic1|int1|data_out[8]~54 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[9]~56  = CARRY((\U1|cic|cic1|int1|data_out [9] & (!\U1|cic|cic1|RINT|data_out [9] & !\U1|cic|cic1|int1|data_out[8]~54 )) # (!\U1|cic|cic1|int1|data_out [9] & ((!\U1|cic|cic1|int1|data_out[8]~54 ) # (!\U1|cic|cic1|RINT|data_out 
// [9]))))

	.dataa(\U1|cic|cic1|int1|data_out [9]),
	.datab(\U1|cic|cic1|RINT|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[8]~54 ),
	.combout(\U1|cic|cic1|int1|data_out[9]~55_combout ),
	.cout(\U1|cic|cic1|int1|data_out[9]~56 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[9]~55 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y47_N31
dffeas \U1|cic|cic1|int1|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[9]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[10]~57 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[10]~57_combout  = ((\U1|cic|cic1|RINT|data_out [10] $ (\U1|cic|cic1|int1|data_out [10] $ (!\U1|cic|cic1|int1|data_out[9]~56 )))) # (GND)
// \U1|cic|cic1|int1|data_out[10]~58  = CARRY((\U1|cic|cic1|RINT|data_out [10] & ((\U1|cic|cic1|int1|data_out [10]) # (!\U1|cic|cic1|int1|data_out[9]~56 ))) # (!\U1|cic|cic1|RINT|data_out [10] & (\U1|cic|cic1|int1|data_out [10] & 
// !\U1|cic|cic1|int1|data_out[9]~56 )))

	.dataa(\U1|cic|cic1|RINT|data_out [10]),
	.datab(\U1|cic|cic1|int1|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[9]~56 ),
	.combout(\U1|cic|cic1|int1|data_out[10]~57_combout ),
	.cout(\U1|cic|cic1|int1|data_out[10]~58 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[10]~57 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N1
dffeas \U1|cic|cic1|int1|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[10]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[11]~59 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[11]~59_combout  = (\U1|cic|cic1|RINT|data_out [11] & ((\U1|cic|cic1|int1|data_out [11] & (\U1|cic|cic1|int1|data_out[10]~58  & VCC)) # (!\U1|cic|cic1|int1|data_out [11] & (!\U1|cic|cic1|int1|data_out[10]~58 )))) # 
// (!\U1|cic|cic1|RINT|data_out [11] & ((\U1|cic|cic1|int1|data_out [11] & (!\U1|cic|cic1|int1|data_out[10]~58 )) # (!\U1|cic|cic1|int1|data_out [11] & ((\U1|cic|cic1|int1|data_out[10]~58 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[11]~60  = CARRY((\U1|cic|cic1|RINT|data_out [11] & (!\U1|cic|cic1|int1|data_out [11] & !\U1|cic|cic1|int1|data_out[10]~58 )) # (!\U1|cic|cic1|RINT|data_out [11] & ((!\U1|cic|cic1|int1|data_out[10]~58 ) # 
// (!\U1|cic|cic1|int1|data_out [11]))))

	.dataa(\U1|cic|cic1|RINT|data_out [11]),
	.datab(\U1|cic|cic1|int1|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[10]~58 ),
	.combout(\U1|cic|cic1|int1|data_out[11]~59_combout ),
	.cout(\U1|cic|cic1|int1|data_out[11]~60 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[11]~59 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N3
dffeas \U1|cic|cic1|int1|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[11]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[12]~61 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[12]~61_combout  = ((\U1|cic|cic1|RINT|data_out [12] $ (\U1|cic|cic1|int1|data_out [12] $ (!\U1|cic|cic1|int1|data_out[11]~60 )))) # (GND)
// \U1|cic|cic1|int1|data_out[12]~62  = CARRY((\U1|cic|cic1|RINT|data_out [12] & ((\U1|cic|cic1|int1|data_out [12]) # (!\U1|cic|cic1|int1|data_out[11]~60 ))) # (!\U1|cic|cic1|RINT|data_out [12] & (\U1|cic|cic1|int1|data_out [12] & 
// !\U1|cic|cic1|int1|data_out[11]~60 )))

	.dataa(\U1|cic|cic1|RINT|data_out [12]),
	.datab(\U1|cic|cic1|int1|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[11]~60 ),
	.combout(\U1|cic|cic1|int1|data_out[12]~61_combout ),
	.cout(\U1|cic|cic1|int1|data_out[12]~62 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[12]~61 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N5
dffeas \U1|cic|cic1|int1|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[12]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[13]~63 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[13]~63_combout  = (\U1|cic|cic1|int1|data_out [13] & ((\U1|cic|cic1|RINT|data_out [13] & (\U1|cic|cic1|int1|data_out[12]~62  & VCC)) # (!\U1|cic|cic1|RINT|data_out [13] & (!\U1|cic|cic1|int1|data_out[12]~62 )))) # 
// (!\U1|cic|cic1|int1|data_out [13] & ((\U1|cic|cic1|RINT|data_out [13] & (!\U1|cic|cic1|int1|data_out[12]~62 )) # (!\U1|cic|cic1|RINT|data_out [13] & ((\U1|cic|cic1|int1|data_out[12]~62 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[13]~64  = CARRY((\U1|cic|cic1|int1|data_out [13] & (!\U1|cic|cic1|RINT|data_out [13] & !\U1|cic|cic1|int1|data_out[12]~62 )) # (!\U1|cic|cic1|int1|data_out [13] & ((!\U1|cic|cic1|int1|data_out[12]~62 ) # 
// (!\U1|cic|cic1|RINT|data_out [13]))))

	.dataa(\U1|cic|cic1|int1|data_out [13]),
	.datab(\U1|cic|cic1|RINT|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[12]~62 ),
	.combout(\U1|cic|cic1|int1|data_out[13]~63_combout ),
	.cout(\U1|cic|cic1|int1|data_out[13]~64 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[13]~63 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N7
dffeas \U1|cic|cic1|int1|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[13]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[14]~65 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[14]~65_combout  = ((\U1|cic|cic1|RINT|data_out [14] $ (\U1|cic|cic1|int1|data_out [14] $ (!\U1|cic|cic1|int1|data_out[13]~64 )))) # (GND)
// \U1|cic|cic1|int1|data_out[14]~66  = CARRY((\U1|cic|cic1|RINT|data_out [14] & ((\U1|cic|cic1|int1|data_out [14]) # (!\U1|cic|cic1|int1|data_out[13]~64 ))) # (!\U1|cic|cic1|RINT|data_out [14] & (\U1|cic|cic1|int1|data_out [14] & 
// !\U1|cic|cic1|int1|data_out[13]~64 )))

	.dataa(\U1|cic|cic1|RINT|data_out [14]),
	.datab(\U1|cic|cic1|int1|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[13]~64 ),
	.combout(\U1|cic|cic1|int1|data_out[14]~65_combout ),
	.cout(\U1|cic|cic1|int1|data_out[14]~66 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[14]~65 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N9
dffeas \U1|cic|cic1|int1|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[15]~67 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[15]~67_combout  = (\U1|cic|cic1|int1|data_out [15] & ((\U1|cic|cic1|RINT|data_out [15] & (\U1|cic|cic1|int1|data_out[14]~66  & VCC)) # (!\U1|cic|cic1|RINT|data_out [15] & (!\U1|cic|cic1|int1|data_out[14]~66 )))) # 
// (!\U1|cic|cic1|int1|data_out [15] & ((\U1|cic|cic1|RINT|data_out [15] & (!\U1|cic|cic1|int1|data_out[14]~66 )) # (!\U1|cic|cic1|RINT|data_out [15] & ((\U1|cic|cic1|int1|data_out[14]~66 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[15]~68  = CARRY((\U1|cic|cic1|int1|data_out [15] & (!\U1|cic|cic1|RINT|data_out [15] & !\U1|cic|cic1|int1|data_out[14]~66 )) # (!\U1|cic|cic1|int1|data_out [15] & ((!\U1|cic|cic1|int1|data_out[14]~66 ) # 
// (!\U1|cic|cic1|RINT|data_out [15]))))

	.dataa(\U1|cic|cic1|int1|data_out [15]),
	.datab(\U1|cic|cic1|RINT|data_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[14]~66 ),
	.combout(\U1|cic|cic1|int1|data_out[15]~67_combout ),
	.cout(\U1|cic|cic1|int1|data_out[15]~68 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[15]~67 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N11
dffeas \U1|cic|cic1|int1|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[15]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[16]~69 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[16]~69_combout  = ((\U1|cic|cic1|int1|data_out [16] $ (\U1|cic|cic1|RINT|data_out [16] $ (!\U1|cic|cic1|int1|data_out[15]~68 )))) # (GND)
// \U1|cic|cic1|int1|data_out[16]~70  = CARRY((\U1|cic|cic1|int1|data_out [16] & ((\U1|cic|cic1|RINT|data_out [16]) # (!\U1|cic|cic1|int1|data_out[15]~68 ))) # (!\U1|cic|cic1|int1|data_out [16] & (\U1|cic|cic1|RINT|data_out [16] & 
// !\U1|cic|cic1|int1|data_out[15]~68 )))

	.dataa(\U1|cic|cic1|int1|data_out [16]),
	.datab(\U1|cic|cic1|RINT|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[15]~68 ),
	.combout(\U1|cic|cic1|int1|data_out[16]~69_combout ),
	.cout(\U1|cic|cic1|int1|data_out[16]~70 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[16]~69 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N13
dffeas \U1|cic|cic1|int1|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[16]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[17]~71 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[17]~71_combout  = (\U1|cic|cic1|int1|data_out [17] & ((\U1|cic|cic1|RINT|data_out [17] & (\U1|cic|cic1|int1|data_out[16]~70  & VCC)) # (!\U1|cic|cic1|RINT|data_out [17] & (!\U1|cic|cic1|int1|data_out[16]~70 )))) # 
// (!\U1|cic|cic1|int1|data_out [17] & ((\U1|cic|cic1|RINT|data_out [17] & (!\U1|cic|cic1|int1|data_out[16]~70 )) # (!\U1|cic|cic1|RINT|data_out [17] & ((\U1|cic|cic1|int1|data_out[16]~70 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[17]~72  = CARRY((\U1|cic|cic1|int1|data_out [17] & (!\U1|cic|cic1|RINT|data_out [17] & !\U1|cic|cic1|int1|data_out[16]~70 )) # (!\U1|cic|cic1|int1|data_out [17] & ((!\U1|cic|cic1|int1|data_out[16]~70 ) # 
// (!\U1|cic|cic1|RINT|data_out [17]))))

	.dataa(\U1|cic|cic1|int1|data_out [17]),
	.datab(\U1|cic|cic1|RINT|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[16]~70 ),
	.combout(\U1|cic|cic1|int1|data_out[17]~71_combout ),
	.cout(\U1|cic|cic1|int1|data_out[17]~72 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[17]~71 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N15
dffeas \U1|cic|cic1|int1|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[17]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[18]~73 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[18]~73_combout  = ((\U1|cic|cic1|RINT|data_out [18] $ (\U1|cic|cic1|int1|data_out [18] $ (!\U1|cic|cic1|int1|data_out[17]~72 )))) # (GND)
// \U1|cic|cic1|int1|data_out[18]~74  = CARRY((\U1|cic|cic1|RINT|data_out [18] & ((\U1|cic|cic1|int1|data_out [18]) # (!\U1|cic|cic1|int1|data_out[17]~72 ))) # (!\U1|cic|cic1|RINT|data_out [18] & (\U1|cic|cic1|int1|data_out [18] & 
// !\U1|cic|cic1|int1|data_out[17]~72 )))

	.dataa(\U1|cic|cic1|RINT|data_out [18]),
	.datab(\U1|cic|cic1|int1|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[17]~72 ),
	.combout(\U1|cic|cic1|int1|data_out[18]~73_combout ),
	.cout(\U1|cic|cic1|int1|data_out[18]~74 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[18]~73 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N17
dffeas \U1|cic|cic1|int1|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[18]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[19]~75 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[19]~75_combout  = (\U1|cic|cic1|int1|data_out [19] & ((\U1|cic|cic1|RINT|data_out [19] & (\U1|cic|cic1|int1|data_out[18]~74  & VCC)) # (!\U1|cic|cic1|RINT|data_out [19] & (!\U1|cic|cic1|int1|data_out[18]~74 )))) # 
// (!\U1|cic|cic1|int1|data_out [19] & ((\U1|cic|cic1|RINT|data_out [19] & (!\U1|cic|cic1|int1|data_out[18]~74 )) # (!\U1|cic|cic1|RINT|data_out [19] & ((\U1|cic|cic1|int1|data_out[18]~74 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[19]~76  = CARRY((\U1|cic|cic1|int1|data_out [19] & (!\U1|cic|cic1|RINT|data_out [19] & !\U1|cic|cic1|int1|data_out[18]~74 )) # (!\U1|cic|cic1|int1|data_out [19] & ((!\U1|cic|cic1|int1|data_out[18]~74 ) # 
// (!\U1|cic|cic1|RINT|data_out [19]))))

	.dataa(\U1|cic|cic1|int1|data_out [19]),
	.datab(\U1|cic|cic1|RINT|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[18]~74 ),
	.combout(\U1|cic|cic1|int1|data_out[19]~75_combout ),
	.cout(\U1|cic|cic1|int1|data_out[19]~76 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[19]~75 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N19
dffeas \U1|cic|cic1|int1|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[19]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[20]~77 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[20]~77_combout  = ((\U1|cic|cic1|int1|data_out [20] $ (\U1|cic|cic1|RINT|data_out [20] $ (!\U1|cic|cic1|int1|data_out[19]~76 )))) # (GND)
// \U1|cic|cic1|int1|data_out[20]~78  = CARRY((\U1|cic|cic1|int1|data_out [20] & ((\U1|cic|cic1|RINT|data_out [20]) # (!\U1|cic|cic1|int1|data_out[19]~76 ))) # (!\U1|cic|cic1|int1|data_out [20] & (\U1|cic|cic1|RINT|data_out [20] & 
// !\U1|cic|cic1|int1|data_out[19]~76 )))

	.dataa(\U1|cic|cic1|int1|data_out [20]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[19]~76 ),
	.combout(\U1|cic|cic1|int1|data_out[20]~77_combout ),
	.cout(\U1|cic|cic1|int1|data_out[20]~78 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[20]~77 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N21
dffeas \U1|cic|cic1|int1|data_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[20]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[20] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[21]~79 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[21]~79_combout  = (\U1|cic|cic1|int1|data_out [21] & ((\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out[20]~78  & VCC)) # (!\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[20]~78 )))) # 
// (!\U1|cic|cic1|int1|data_out [21] & ((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[20]~78 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out[20]~78 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[21]~80  = CARRY((\U1|cic|cic1|int1|data_out [21] & (!\U1|cic|cic1|RINT|data_out [20] & !\U1|cic|cic1|int1|data_out[20]~78 )) # (!\U1|cic|cic1|int1|data_out [21] & ((!\U1|cic|cic1|int1|data_out[20]~78 ) # 
// (!\U1|cic|cic1|RINT|data_out [20]))))

	.dataa(\U1|cic|cic1|int1|data_out [21]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[20]~78 ),
	.combout(\U1|cic|cic1|int1|data_out[21]~79_combout ),
	.cout(\U1|cic|cic1|int1|data_out[21]~80 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[21]~79 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N23
dffeas \U1|cic|cic1|int1|data_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[21]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[21] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[0]~37 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[0]~37_combout  = (\U1|cic|cic1|int1|data_out [0] & (\U1|cic|cic1|int2|data_out [0] $ (VCC))) # (!\U1|cic|cic1|int1|data_out [0] & (\U1|cic|cic1|int2|data_out [0] & VCC))
// \U1|cic|cic1|int2|data_out[0]~38  = CARRY((\U1|cic|cic1|int1|data_out [0] & \U1|cic|cic1|int2|data_out [0]))

	.dataa(\U1|cic|cic1|int1|data_out [0]),
	.datab(\U1|cic|cic1|int2|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|int2|data_out[0]~37_combout ),
	.cout(\U1|cic|cic1|int2|data_out[0]~38 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[0]~37 .lut_mask = 16'h6688;
defparam \U1|cic|cic1|int2|data_out[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \U1|cic|cic1|int1|val_out~0 (
// Equation(s):
// \U1|cic|cic1|int1|val_out~0_combout  = (\U1|cic|cic1|RINT|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|RINT|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int1|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int1|val_out~0 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|int1|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N5
dffeas \U1|cic|cic1|int1|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[23]~81 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[23]~81_combout  = (\U1|cic|cic1|int1|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int1|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[23]~81 .lut_mask = 16'hF0FF;
defparam \U1|cic|cic1|int2|data_out[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N13
dffeas \U1|cic|cic1|int2|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[0]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[1]~39 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[1]~39_combout  = (\U1|cic|cic1|int1|data_out [1] & ((\U1|cic|cic1|int2|data_out [1] & (\U1|cic|cic1|int2|data_out[0]~38  & VCC)) # (!\U1|cic|cic1|int2|data_out [1] & (!\U1|cic|cic1|int2|data_out[0]~38 )))) # 
// (!\U1|cic|cic1|int1|data_out [1] & ((\U1|cic|cic1|int2|data_out [1] & (!\U1|cic|cic1|int2|data_out[0]~38 )) # (!\U1|cic|cic1|int2|data_out [1] & ((\U1|cic|cic1|int2|data_out[0]~38 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[1]~40  = CARRY((\U1|cic|cic1|int1|data_out [1] & (!\U1|cic|cic1|int2|data_out [1] & !\U1|cic|cic1|int2|data_out[0]~38 )) # (!\U1|cic|cic1|int1|data_out [1] & ((!\U1|cic|cic1|int2|data_out[0]~38 ) # (!\U1|cic|cic1|int2|data_out 
// [1]))))

	.dataa(\U1|cic|cic1|int1|data_out [1]),
	.datab(\U1|cic|cic1|int2|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[0]~38 ),
	.combout(\U1|cic|cic1|int2|data_out[1]~39_combout ),
	.cout(\U1|cic|cic1|int2|data_out[1]~40 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[1]~39 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[1]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N15
dffeas \U1|cic|cic1|int2|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[1]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[2]~41 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[2]~41_combout  = ((\U1|cic|cic1|int1|data_out [2] $ (\U1|cic|cic1|int2|data_out [2] $ (!\U1|cic|cic1|int2|data_out[1]~40 )))) # (GND)
// \U1|cic|cic1|int2|data_out[2]~42  = CARRY((\U1|cic|cic1|int1|data_out [2] & ((\U1|cic|cic1|int2|data_out [2]) # (!\U1|cic|cic1|int2|data_out[1]~40 ))) # (!\U1|cic|cic1|int1|data_out [2] & (\U1|cic|cic1|int2|data_out [2] & !\U1|cic|cic1|int2|data_out[1]~40 
// )))

	.dataa(\U1|cic|cic1|int1|data_out [2]),
	.datab(\U1|cic|cic1|int2|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[1]~40 ),
	.combout(\U1|cic|cic1|int2|data_out[2]~41_combout ),
	.cout(\U1|cic|cic1|int2|data_out[2]~42 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[2]~41 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[2]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N17
dffeas \U1|cic|cic1|int2|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[3]~43 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[3]~43_combout  = (\U1|cic|cic1|int2|data_out [3] & ((\U1|cic|cic1|int1|data_out [3] & (\U1|cic|cic1|int2|data_out[2]~42  & VCC)) # (!\U1|cic|cic1|int1|data_out [3] & (!\U1|cic|cic1|int2|data_out[2]~42 )))) # 
// (!\U1|cic|cic1|int2|data_out [3] & ((\U1|cic|cic1|int1|data_out [3] & (!\U1|cic|cic1|int2|data_out[2]~42 )) # (!\U1|cic|cic1|int1|data_out [3] & ((\U1|cic|cic1|int2|data_out[2]~42 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[3]~44  = CARRY((\U1|cic|cic1|int2|data_out [3] & (!\U1|cic|cic1|int1|data_out [3] & !\U1|cic|cic1|int2|data_out[2]~42 )) # (!\U1|cic|cic1|int2|data_out [3] & ((!\U1|cic|cic1|int2|data_out[2]~42 ) # (!\U1|cic|cic1|int1|data_out 
// [3]))))

	.dataa(\U1|cic|cic1|int2|data_out [3]),
	.datab(\U1|cic|cic1|int1|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[2]~42 ),
	.combout(\U1|cic|cic1|int2|data_out[3]~43_combout ),
	.cout(\U1|cic|cic1|int2|data_out[3]~44 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[3]~43 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[3]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N19
dffeas \U1|cic|cic1|int2|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[3]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[4]~45 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[4]~45_combout  = ((\U1|cic|cic1|int1|data_out [4] $ (\U1|cic|cic1|int2|data_out [4] $ (!\U1|cic|cic1|int2|data_out[3]~44 )))) # (GND)
// \U1|cic|cic1|int2|data_out[4]~46  = CARRY((\U1|cic|cic1|int1|data_out [4] & ((\U1|cic|cic1|int2|data_out [4]) # (!\U1|cic|cic1|int2|data_out[3]~44 ))) # (!\U1|cic|cic1|int1|data_out [4] & (\U1|cic|cic1|int2|data_out [4] & !\U1|cic|cic1|int2|data_out[3]~44 
// )))

	.dataa(\U1|cic|cic1|int1|data_out [4]),
	.datab(\U1|cic|cic1|int2|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[3]~44 ),
	.combout(\U1|cic|cic1|int2|data_out[4]~45_combout ),
	.cout(\U1|cic|cic1|int2|data_out[4]~46 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[4]~45 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[4]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N21
dffeas \U1|cic|cic1|int2|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[5]~47 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[5]~47_combout  = (\U1|cic|cic1|int2|data_out [5] & ((\U1|cic|cic1|int1|data_out [5] & (\U1|cic|cic1|int2|data_out[4]~46  & VCC)) # (!\U1|cic|cic1|int1|data_out [5] & (!\U1|cic|cic1|int2|data_out[4]~46 )))) # 
// (!\U1|cic|cic1|int2|data_out [5] & ((\U1|cic|cic1|int1|data_out [5] & (!\U1|cic|cic1|int2|data_out[4]~46 )) # (!\U1|cic|cic1|int1|data_out [5] & ((\U1|cic|cic1|int2|data_out[4]~46 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[5]~48  = CARRY((\U1|cic|cic1|int2|data_out [5] & (!\U1|cic|cic1|int1|data_out [5] & !\U1|cic|cic1|int2|data_out[4]~46 )) # (!\U1|cic|cic1|int2|data_out [5] & ((!\U1|cic|cic1|int2|data_out[4]~46 ) # (!\U1|cic|cic1|int1|data_out 
// [5]))))

	.dataa(\U1|cic|cic1|int2|data_out [5]),
	.datab(\U1|cic|cic1|int1|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[4]~46 ),
	.combout(\U1|cic|cic1|int2|data_out[5]~47_combout ),
	.cout(\U1|cic|cic1|int2|data_out[5]~48 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[5]~47 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N23
dffeas \U1|cic|cic1|int2|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[5]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[6]~49 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[6]~49_combout  = ((\U1|cic|cic1|int1|data_out [6] $ (\U1|cic|cic1|int2|data_out [6] $ (!\U1|cic|cic1|int2|data_out[5]~48 )))) # (GND)
// \U1|cic|cic1|int2|data_out[6]~50  = CARRY((\U1|cic|cic1|int1|data_out [6] & ((\U1|cic|cic1|int2|data_out [6]) # (!\U1|cic|cic1|int2|data_out[5]~48 ))) # (!\U1|cic|cic1|int1|data_out [6] & (\U1|cic|cic1|int2|data_out [6] & !\U1|cic|cic1|int2|data_out[5]~48 
// )))

	.dataa(\U1|cic|cic1|int1|data_out [6]),
	.datab(\U1|cic|cic1|int2|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[5]~48 ),
	.combout(\U1|cic|cic1|int2|data_out[6]~49_combout ),
	.cout(\U1|cic|cic1|int2|data_out[6]~50 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[6]~49 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N25
dffeas \U1|cic|cic1|int2|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[7]~51 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[7]~51_combout  = (\U1|cic|cic1|int1|data_out [7] & ((\U1|cic|cic1|int2|data_out [7] & (\U1|cic|cic1|int2|data_out[6]~50  & VCC)) # (!\U1|cic|cic1|int2|data_out [7] & (!\U1|cic|cic1|int2|data_out[6]~50 )))) # 
// (!\U1|cic|cic1|int1|data_out [7] & ((\U1|cic|cic1|int2|data_out [7] & (!\U1|cic|cic1|int2|data_out[6]~50 )) # (!\U1|cic|cic1|int2|data_out [7] & ((\U1|cic|cic1|int2|data_out[6]~50 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[7]~52  = CARRY((\U1|cic|cic1|int1|data_out [7] & (!\U1|cic|cic1|int2|data_out [7] & !\U1|cic|cic1|int2|data_out[6]~50 )) # (!\U1|cic|cic1|int1|data_out [7] & ((!\U1|cic|cic1|int2|data_out[6]~50 ) # (!\U1|cic|cic1|int2|data_out 
// [7]))))

	.dataa(\U1|cic|cic1|int1|data_out [7]),
	.datab(\U1|cic|cic1|int2|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[6]~50 ),
	.combout(\U1|cic|cic1|int2|data_out[7]~51_combout ),
	.cout(\U1|cic|cic1|int2|data_out[7]~52 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[7]~51 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N27
dffeas \U1|cic|cic1|int2|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[8]~53 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[8]~53_combout  = ((\U1|cic|cic1|int1|data_out [8] $ (\U1|cic|cic1|int2|data_out [8] $ (!\U1|cic|cic1|int2|data_out[7]~52 )))) # (GND)
// \U1|cic|cic1|int2|data_out[8]~54  = CARRY((\U1|cic|cic1|int1|data_out [8] & ((\U1|cic|cic1|int2|data_out [8]) # (!\U1|cic|cic1|int2|data_out[7]~52 ))) # (!\U1|cic|cic1|int1|data_out [8] & (\U1|cic|cic1|int2|data_out [8] & !\U1|cic|cic1|int2|data_out[7]~52 
// )))

	.dataa(\U1|cic|cic1|int1|data_out [8]),
	.datab(\U1|cic|cic1|int2|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[7]~52 ),
	.combout(\U1|cic|cic1|int2|data_out[8]~53_combout ),
	.cout(\U1|cic|cic1|int2|data_out[8]~54 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[8]~53 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N29
dffeas \U1|cic|cic1|int2|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[8]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[9]~55 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[9]~55_combout  = (\U1|cic|cic1|int2|data_out [9] & ((\U1|cic|cic1|int1|data_out [9] & (\U1|cic|cic1|int2|data_out[8]~54  & VCC)) # (!\U1|cic|cic1|int1|data_out [9] & (!\U1|cic|cic1|int2|data_out[8]~54 )))) # 
// (!\U1|cic|cic1|int2|data_out [9] & ((\U1|cic|cic1|int1|data_out [9] & (!\U1|cic|cic1|int2|data_out[8]~54 )) # (!\U1|cic|cic1|int1|data_out [9] & ((\U1|cic|cic1|int2|data_out[8]~54 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[9]~56  = CARRY((\U1|cic|cic1|int2|data_out [9] & (!\U1|cic|cic1|int1|data_out [9] & !\U1|cic|cic1|int2|data_out[8]~54 )) # (!\U1|cic|cic1|int2|data_out [9] & ((!\U1|cic|cic1|int2|data_out[8]~54 ) # (!\U1|cic|cic1|int1|data_out 
// [9]))))

	.dataa(\U1|cic|cic1|int2|data_out [9]),
	.datab(\U1|cic|cic1|int1|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[8]~54 ),
	.combout(\U1|cic|cic1|int2|data_out[9]~55_combout ),
	.cout(\U1|cic|cic1|int2|data_out[9]~56 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[9]~55 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y47_N31
dffeas \U1|cic|cic1|int2|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[9]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[10]~57 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[10]~57_combout  = ((\U1|cic|cic1|int1|data_out [10] $ (\U1|cic|cic1|int2|data_out [10] $ (!\U1|cic|cic1|int2|data_out[9]~56 )))) # (GND)
// \U1|cic|cic1|int2|data_out[10]~58  = CARRY((\U1|cic|cic1|int1|data_out [10] & ((\U1|cic|cic1|int2|data_out [10]) # (!\U1|cic|cic1|int2|data_out[9]~56 ))) # (!\U1|cic|cic1|int1|data_out [10] & (\U1|cic|cic1|int2|data_out [10] & 
// !\U1|cic|cic1|int2|data_out[9]~56 )))

	.dataa(\U1|cic|cic1|int1|data_out [10]),
	.datab(\U1|cic|cic1|int2|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[9]~56 ),
	.combout(\U1|cic|cic1|int2|data_out[10]~57_combout ),
	.cout(\U1|cic|cic1|int2|data_out[10]~58 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[10]~57 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N1
dffeas \U1|cic|cic1|int2|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[10]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[11]~59 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[11]~59_combout  = (\U1|cic|cic1|int1|data_out [11] & ((\U1|cic|cic1|int2|data_out [11] & (\U1|cic|cic1|int2|data_out[10]~58  & VCC)) # (!\U1|cic|cic1|int2|data_out [11] & (!\U1|cic|cic1|int2|data_out[10]~58 )))) # 
// (!\U1|cic|cic1|int1|data_out [11] & ((\U1|cic|cic1|int2|data_out [11] & (!\U1|cic|cic1|int2|data_out[10]~58 )) # (!\U1|cic|cic1|int2|data_out [11] & ((\U1|cic|cic1|int2|data_out[10]~58 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[11]~60  = CARRY((\U1|cic|cic1|int1|data_out [11] & (!\U1|cic|cic1|int2|data_out [11] & !\U1|cic|cic1|int2|data_out[10]~58 )) # (!\U1|cic|cic1|int1|data_out [11] & ((!\U1|cic|cic1|int2|data_out[10]~58 ) # 
// (!\U1|cic|cic1|int2|data_out [11]))))

	.dataa(\U1|cic|cic1|int1|data_out [11]),
	.datab(\U1|cic|cic1|int2|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[10]~58 ),
	.combout(\U1|cic|cic1|int2|data_out[11]~59_combout ),
	.cout(\U1|cic|cic1|int2|data_out[11]~60 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[11]~59 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N3
dffeas \U1|cic|cic1|int2|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[11]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[12]~61 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[12]~61_combout  = ((\U1|cic|cic1|int2|data_out [12] $ (\U1|cic|cic1|int1|data_out [12] $ (!\U1|cic|cic1|int2|data_out[11]~60 )))) # (GND)
// \U1|cic|cic1|int2|data_out[12]~62  = CARRY((\U1|cic|cic1|int2|data_out [12] & ((\U1|cic|cic1|int1|data_out [12]) # (!\U1|cic|cic1|int2|data_out[11]~60 ))) # (!\U1|cic|cic1|int2|data_out [12] & (\U1|cic|cic1|int1|data_out [12] & 
// !\U1|cic|cic1|int2|data_out[11]~60 )))

	.dataa(\U1|cic|cic1|int2|data_out [12]),
	.datab(\U1|cic|cic1|int1|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[11]~60 ),
	.combout(\U1|cic|cic1|int2|data_out[12]~61_combout ),
	.cout(\U1|cic|cic1|int2|data_out[12]~62 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[12]~61 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \U1|cic|cic1|int2|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[12]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[13]~63 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[13]~63_combout  = (\U1|cic|cic1|int2|data_out [13] & ((\U1|cic|cic1|int1|data_out [13] & (\U1|cic|cic1|int2|data_out[12]~62  & VCC)) # (!\U1|cic|cic1|int1|data_out [13] & (!\U1|cic|cic1|int2|data_out[12]~62 )))) # 
// (!\U1|cic|cic1|int2|data_out [13] & ((\U1|cic|cic1|int1|data_out [13] & (!\U1|cic|cic1|int2|data_out[12]~62 )) # (!\U1|cic|cic1|int1|data_out [13] & ((\U1|cic|cic1|int2|data_out[12]~62 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[13]~64  = CARRY((\U1|cic|cic1|int2|data_out [13] & (!\U1|cic|cic1|int1|data_out [13] & !\U1|cic|cic1|int2|data_out[12]~62 )) # (!\U1|cic|cic1|int2|data_out [13] & ((!\U1|cic|cic1|int2|data_out[12]~62 ) # 
// (!\U1|cic|cic1|int1|data_out [13]))))

	.dataa(\U1|cic|cic1|int2|data_out [13]),
	.datab(\U1|cic|cic1|int1|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[12]~62 ),
	.combout(\U1|cic|cic1|int2|data_out[13]~63_combout ),
	.cout(\U1|cic|cic1|int2|data_out[13]~64 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[13]~63 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N7
dffeas \U1|cic|cic1|int2|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[13]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[14]~65 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[14]~65_combout  = ((\U1|cic|cic1|int1|data_out [14] $ (\U1|cic|cic1|int2|data_out [14] $ (!\U1|cic|cic1|int2|data_out[13]~64 )))) # (GND)
// \U1|cic|cic1|int2|data_out[14]~66  = CARRY((\U1|cic|cic1|int1|data_out [14] & ((\U1|cic|cic1|int2|data_out [14]) # (!\U1|cic|cic1|int2|data_out[13]~64 ))) # (!\U1|cic|cic1|int1|data_out [14] & (\U1|cic|cic1|int2|data_out [14] & 
// !\U1|cic|cic1|int2|data_out[13]~64 )))

	.dataa(\U1|cic|cic1|int1|data_out [14]),
	.datab(\U1|cic|cic1|int2|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[13]~64 ),
	.combout(\U1|cic|cic1|int2|data_out[14]~65_combout ),
	.cout(\U1|cic|cic1|int2|data_out[14]~66 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[14]~65 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N9
dffeas \U1|cic|cic1|int2|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[15]~67 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[15]~67_combout  = (\U1|cic|cic1|int2|data_out [15] & ((\U1|cic|cic1|int1|data_out [15] & (\U1|cic|cic1|int2|data_out[14]~66  & VCC)) # (!\U1|cic|cic1|int1|data_out [15] & (!\U1|cic|cic1|int2|data_out[14]~66 )))) # 
// (!\U1|cic|cic1|int2|data_out [15] & ((\U1|cic|cic1|int1|data_out [15] & (!\U1|cic|cic1|int2|data_out[14]~66 )) # (!\U1|cic|cic1|int1|data_out [15] & ((\U1|cic|cic1|int2|data_out[14]~66 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[15]~68  = CARRY((\U1|cic|cic1|int2|data_out [15] & (!\U1|cic|cic1|int1|data_out [15] & !\U1|cic|cic1|int2|data_out[14]~66 )) # (!\U1|cic|cic1|int2|data_out [15] & ((!\U1|cic|cic1|int2|data_out[14]~66 ) # 
// (!\U1|cic|cic1|int1|data_out [15]))))

	.dataa(\U1|cic|cic1|int2|data_out [15]),
	.datab(\U1|cic|cic1|int1|data_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[14]~66 ),
	.combout(\U1|cic|cic1|int2|data_out[15]~67_combout ),
	.cout(\U1|cic|cic1|int2|data_out[15]~68 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[15]~67 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N11
dffeas \U1|cic|cic1|int2|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[15]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[16]~69 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[16]~69_combout  = ((\U1|cic|cic1|int1|data_out [16] $ (\U1|cic|cic1|int2|data_out [16] $ (!\U1|cic|cic1|int2|data_out[15]~68 )))) # (GND)
// \U1|cic|cic1|int2|data_out[16]~70  = CARRY((\U1|cic|cic1|int1|data_out [16] & ((\U1|cic|cic1|int2|data_out [16]) # (!\U1|cic|cic1|int2|data_out[15]~68 ))) # (!\U1|cic|cic1|int1|data_out [16] & (\U1|cic|cic1|int2|data_out [16] & 
// !\U1|cic|cic1|int2|data_out[15]~68 )))

	.dataa(\U1|cic|cic1|int1|data_out [16]),
	.datab(\U1|cic|cic1|int2|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[15]~68 ),
	.combout(\U1|cic|cic1|int2|data_out[16]~69_combout ),
	.cout(\U1|cic|cic1|int2|data_out[16]~70 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[16]~69 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N13
dffeas \U1|cic|cic1|int2|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[16]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[17]~71 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[17]~71_combout  = (\U1|cic|cic1|int1|data_out [17] & ((\U1|cic|cic1|int2|data_out [17] & (\U1|cic|cic1|int2|data_out[16]~70  & VCC)) # (!\U1|cic|cic1|int2|data_out [17] & (!\U1|cic|cic1|int2|data_out[16]~70 )))) # 
// (!\U1|cic|cic1|int1|data_out [17] & ((\U1|cic|cic1|int2|data_out [17] & (!\U1|cic|cic1|int2|data_out[16]~70 )) # (!\U1|cic|cic1|int2|data_out [17] & ((\U1|cic|cic1|int2|data_out[16]~70 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[17]~72  = CARRY((\U1|cic|cic1|int1|data_out [17] & (!\U1|cic|cic1|int2|data_out [17] & !\U1|cic|cic1|int2|data_out[16]~70 )) # (!\U1|cic|cic1|int1|data_out [17] & ((!\U1|cic|cic1|int2|data_out[16]~70 ) # 
// (!\U1|cic|cic1|int2|data_out [17]))))

	.dataa(\U1|cic|cic1|int1|data_out [17]),
	.datab(\U1|cic|cic1|int2|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[16]~70 ),
	.combout(\U1|cic|cic1|int2|data_out[17]~71_combout ),
	.cout(\U1|cic|cic1|int2|data_out[17]~72 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[17]~71 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N15
dffeas \U1|cic|cic1|int2|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[17]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[18]~73 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[18]~73_combout  = ((\U1|cic|cic1|int1|data_out [18] $ (\U1|cic|cic1|int2|data_out [18] $ (!\U1|cic|cic1|int2|data_out[17]~72 )))) # (GND)
// \U1|cic|cic1|int2|data_out[18]~74  = CARRY((\U1|cic|cic1|int1|data_out [18] & ((\U1|cic|cic1|int2|data_out [18]) # (!\U1|cic|cic1|int2|data_out[17]~72 ))) # (!\U1|cic|cic1|int1|data_out [18] & (\U1|cic|cic1|int2|data_out [18] & 
// !\U1|cic|cic1|int2|data_out[17]~72 )))

	.dataa(\U1|cic|cic1|int1|data_out [18]),
	.datab(\U1|cic|cic1|int2|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[17]~72 ),
	.combout(\U1|cic|cic1|int2|data_out[18]~73_combout ),
	.cout(\U1|cic|cic1|int2|data_out[18]~74 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[18]~73 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N17
dffeas \U1|cic|cic1|int2|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[18]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[19]~75 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[19]~75_combout  = (\U1|cic|cic1|int2|data_out [19] & ((\U1|cic|cic1|int1|data_out [19] & (\U1|cic|cic1|int2|data_out[18]~74  & VCC)) # (!\U1|cic|cic1|int1|data_out [19] & (!\U1|cic|cic1|int2|data_out[18]~74 )))) # 
// (!\U1|cic|cic1|int2|data_out [19] & ((\U1|cic|cic1|int1|data_out [19] & (!\U1|cic|cic1|int2|data_out[18]~74 )) # (!\U1|cic|cic1|int1|data_out [19] & ((\U1|cic|cic1|int2|data_out[18]~74 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[19]~76  = CARRY((\U1|cic|cic1|int2|data_out [19] & (!\U1|cic|cic1|int1|data_out [19] & !\U1|cic|cic1|int2|data_out[18]~74 )) # (!\U1|cic|cic1|int2|data_out [19] & ((!\U1|cic|cic1|int2|data_out[18]~74 ) # 
// (!\U1|cic|cic1|int1|data_out [19]))))

	.dataa(\U1|cic|cic1|int2|data_out [19]),
	.datab(\U1|cic|cic1|int1|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[18]~74 ),
	.combout(\U1|cic|cic1|int2|data_out[19]~75_combout ),
	.cout(\U1|cic|cic1|int2|data_out[19]~76 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[19]~75 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N19
dffeas \U1|cic|cic1|int2|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[19]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[20]~77 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[20]~77_combout  = ((\U1|cic|cic1|int1|data_out [20] $ (\U1|cic|cic1|int2|data_out [20] $ (!\U1|cic|cic1|int2|data_out[19]~76 )))) # (GND)
// \U1|cic|cic1|int2|data_out[20]~78  = CARRY((\U1|cic|cic1|int1|data_out [20] & ((\U1|cic|cic1|int2|data_out [20]) # (!\U1|cic|cic1|int2|data_out[19]~76 ))) # (!\U1|cic|cic1|int1|data_out [20] & (\U1|cic|cic1|int2|data_out [20] & 
// !\U1|cic|cic1|int2|data_out[19]~76 )))

	.dataa(\U1|cic|cic1|int1|data_out [20]),
	.datab(\U1|cic|cic1|int2|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[19]~76 ),
	.combout(\U1|cic|cic1|int2|data_out[20]~77_combout ),
	.cout(\U1|cic|cic1|int2|data_out[20]~78 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[20]~77 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N21
dffeas \U1|cic|cic1|int2|data_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[20]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[20] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[21]~79 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[21]~79_combout  = (\U1|cic|cic1|int2|data_out [21] & ((\U1|cic|cic1|int1|data_out [21] & (\U1|cic|cic1|int2|data_out[20]~78  & VCC)) # (!\U1|cic|cic1|int1|data_out [21] & (!\U1|cic|cic1|int2|data_out[20]~78 )))) # 
// (!\U1|cic|cic1|int2|data_out [21] & ((\U1|cic|cic1|int1|data_out [21] & (!\U1|cic|cic1|int2|data_out[20]~78 )) # (!\U1|cic|cic1|int1|data_out [21] & ((\U1|cic|cic1|int2|data_out[20]~78 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[21]~80  = CARRY((\U1|cic|cic1|int2|data_out [21] & (!\U1|cic|cic1|int1|data_out [21] & !\U1|cic|cic1|int2|data_out[20]~78 )) # (!\U1|cic|cic1|int2|data_out [21] & ((!\U1|cic|cic1|int2|data_out[20]~78 ) # 
// (!\U1|cic|cic1|int1|data_out [21]))))

	.dataa(\U1|cic|cic1|int2|data_out [21]),
	.datab(\U1|cic|cic1|int1|data_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[20]~78 ),
	.combout(\U1|cic|cic1|int2|data_out[21]~79_combout ),
	.cout(\U1|cic|cic1|int2|data_out[21]~80 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[21]~79 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \U1|cic|cic1|int2|data_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[21]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[21] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N12
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[0]~37 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[0]~37_combout  = (\U1|cic|cic1|int3|data_out [0] & (\U1|cic|cic1|int2|data_out [0] $ (VCC))) # (!\U1|cic|cic1|int3|data_out [0] & (\U1|cic|cic1|int2|data_out [0] & VCC))
// \U1|cic|cic1|int3|data_out[0]~38  = CARRY((\U1|cic|cic1|int3|data_out [0] & \U1|cic|cic1|int2|data_out [0]))

	.dataa(\U1|cic|cic1|int3|data_out [0]),
	.datab(\U1|cic|cic1|int2|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|cic|cic1|int3|data_out[0]~37_combout ),
	.cout(\U1|cic|cic1|int3|data_out[0]~38 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[0]~37 .lut_mask = 16'h6688;
defparam \U1|cic|cic1|int3|data_out[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \U1|cic|cic1|int2|val_out~0 (
// Equation(s):
// \U1|cic|cic1|int2|val_out~0_combout  = (\U1|cic|cic1|int1|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int1|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int2|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int2|val_out~0 .lut_mask = 16'hF000;
defparam \U1|cic|cic1|int2|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N15
dffeas \U1|cic|cic1|int2|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[26]~81 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[26]~81_combout  = (\U1|cic|cic1|int2|val_out~q ) # (!\U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|int2|val_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[26]~81 .lut_mask = 16'hAAFF;
defparam \U1|cic|cic1|int3|data_out[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N13
dffeas \U1|cic|cic1|int3|data_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[0]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[0] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N14
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[1]~39 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[1]~39_combout  = (\U1|cic|cic1|int2|data_out [1] & ((\U1|cic|cic1|int3|data_out [1] & (\U1|cic|cic1|int3|data_out[0]~38  & VCC)) # (!\U1|cic|cic1|int3|data_out [1] & (!\U1|cic|cic1|int3|data_out[0]~38 )))) # 
// (!\U1|cic|cic1|int2|data_out [1] & ((\U1|cic|cic1|int3|data_out [1] & (!\U1|cic|cic1|int3|data_out[0]~38 )) # (!\U1|cic|cic1|int3|data_out [1] & ((\U1|cic|cic1|int3|data_out[0]~38 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[1]~40  = CARRY((\U1|cic|cic1|int2|data_out [1] & (!\U1|cic|cic1|int3|data_out [1] & !\U1|cic|cic1|int3|data_out[0]~38 )) # (!\U1|cic|cic1|int2|data_out [1] & ((!\U1|cic|cic1|int3|data_out[0]~38 ) # (!\U1|cic|cic1|int3|data_out 
// [1]))))

	.dataa(\U1|cic|cic1|int2|data_out [1]),
	.datab(\U1|cic|cic1|int3|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[0]~38 ),
	.combout(\U1|cic|cic1|int3|data_out[1]~39_combout ),
	.cout(\U1|cic|cic1|int3|data_out[1]~40 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[1]~39 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[1]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N15
dffeas \U1|cic|cic1|int3|data_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[1]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[1] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N16
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[2]~41 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[2]~41_combout  = ((\U1|cic|cic1|int2|data_out [2] $ (\U1|cic|cic1|int3|data_out [2] $ (!\U1|cic|cic1|int3|data_out[1]~40 )))) # (GND)
// \U1|cic|cic1|int3|data_out[2]~42  = CARRY((\U1|cic|cic1|int2|data_out [2] & ((\U1|cic|cic1|int3|data_out [2]) # (!\U1|cic|cic1|int3|data_out[1]~40 ))) # (!\U1|cic|cic1|int2|data_out [2] & (\U1|cic|cic1|int3|data_out [2] & !\U1|cic|cic1|int3|data_out[1]~40 
// )))

	.dataa(\U1|cic|cic1|int2|data_out [2]),
	.datab(\U1|cic|cic1|int3|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[1]~40 ),
	.combout(\U1|cic|cic1|int3|data_out[2]~41_combout ),
	.cout(\U1|cic|cic1|int3|data_out[2]~42 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[2]~41 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[2]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N17
dffeas \U1|cic|cic1|int3|data_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[2] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N18
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[3]~43 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[3]~43_combout  = (\U1|cic|cic1|int3|data_out [3] & ((\U1|cic|cic1|int2|data_out [3] & (\U1|cic|cic1|int3|data_out[2]~42  & VCC)) # (!\U1|cic|cic1|int2|data_out [3] & (!\U1|cic|cic1|int3|data_out[2]~42 )))) # 
// (!\U1|cic|cic1|int3|data_out [3] & ((\U1|cic|cic1|int2|data_out [3] & (!\U1|cic|cic1|int3|data_out[2]~42 )) # (!\U1|cic|cic1|int2|data_out [3] & ((\U1|cic|cic1|int3|data_out[2]~42 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[3]~44  = CARRY((\U1|cic|cic1|int3|data_out [3] & (!\U1|cic|cic1|int2|data_out [3] & !\U1|cic|cic1|int3|data_out[2]~42 )) # (!\U1|cic|cic1|int3|data_out [3] & ((!\U1|cic|cic1|int3|data_out[2]~42 ) # (!\U1|cic|cic1|int2|data_out 
// [3]))))

	.dataa(\U1|cic|cic1|int3|data_out [3]),
	.datab(\U1|cic|cic1|int2|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[2]~42 ),
	.combout(\U1|cic|cic1|int3|data_out[3]~43_combout ),
	.cout(\U1|cic|cic1|int3|data_out[3]~44 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[3]~43 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[3]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N19
dffeas \U1|cic|cic1|int3|data_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[3]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[3] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N20
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[4]~45 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[4]~45_combout  = ((\U1|cic|cic1|int2|data_out [4] $ (\U1|cic|cic1|int3|data_out [4] $ (!\U1|cic|cic1|int3|data_out[3]~44 )))) # (GND)
// \U1|cic|cic1|int3|data_out[4]~46  = CARRY((\U1|cic|cic1|int2|data_out [4] & ((\U1|cic|cic1|int3|data_out [4]) # (!\U1|cic|cic1|int3|data_out[3]~44 ))) # (!\U1|cic|cic1|int2|data_out [4] & (\U1|cic|cic1|int3|data_out [4] & !\U1|cic|cic1|int3|data_out[3]~44 
// )))

	.dataa(\U1|cic|cic1|int2|data_out [4]),
	.datab(\U1|cic|cic1|int3|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[3]~44 ),
	.combout(\U1|cic|cic1|int3|data_out[4]~45_combout ),
	.cout(\U1|cic|cic1|int3|data_out[4]~46 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[4]~45 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[4]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N21
dffeas \U1|cic|cic1|int3|data_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[4] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N22
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[5]~47 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[5]~47_combout  = (\U1|cic|cic1|int3|data_out [5] & ((\U1|cic|cic1|int2|data_out [5] & (\U1|cic|cic1|int3|data_out[4]~46  & VCC)) # (!\U1|cic|cic1|int2|data_out [5] & (!\U1|cic|cic1|int3|data_out[4]~46 )))) # 
// (!\U1|cic|cic1|int3|data_out [5] & ((\U1|cic|cic1|int2|data_out [5] & (!\U1|cic|cic1|int3|data_out[4]~46 )) # (!\U1|cic|cic1|int2|data_out [5] & ((\U1|cic|cic1|int3|data_out[4]~46 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[5]~48  = CARRY((\U1|cic|cic1|int3|data_out [5] & (!\U1|cic|cic1|int2|data_out [5] & !\U1|cic|cic1|int3|data_out[4]~46 )) # (!\U1|cic|cic1|int3|data_out [5] & ((!\U1|cic|cic1|int3|data_out[4]~46 ) # (!\U1|cic|cic1|int2|data_out 
// [5]))))

	.dataa(\U1|cic|cic1|int3|data_out [5]),
	.datab(\U1|cic|cic1|int2|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[4]~46 ),
	.combout(\U1|cic|cic1|int3|data_out[5]~47_combout ),
	.cout(\U1|cic|cic1|int3|data_out[5]~48 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[5]~47 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N23
dffeas \U1|cic|cic1|int3|data_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[5]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[5] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N24
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[6]~49 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[6]~49_combout  = ((\U1|cic|cic1|int2|data_out [6] $ (\U1|cic|cic1|int3|data_out [6] $ (!\U1|cic|cic1|int3|data_out[5]~48 )))) # (GND)
// \U1|cic|cic1|int3|data_out[6]~50  = CARRY((\U1|cic|cic1|int2|data_out [6] & ((\U1|cic|cic1|int3|data_out [6]) # (!\U1|cic|cic1|int3|data_out[5]~48 ))) # (!\U1|cic|cic1|int2|data_out [6] & (\U1|cic|cic1|int3|data_out [6] & !\U1|cic|cic1|int3|data_out[5]~48 
// )))

	.dataa(\U1|cic|cic1|int2|data_out [6]),
	.datab(\U1|cic|cic1|int3|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[5]~48 ),
	.combout(\U1|cic|cic1|int3|data_out[6]~49_combout ),
	.cout(\U1|cic|cic1|int3|data_out[6]~50 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[6]~49 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N25
dffeas \U1|cic|cic1|int3|data_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[6] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N26
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[7]~51 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[7]~51_combout  = (\U1|cic|cic1|int2|data_out [7] & ((\U1|cic|cic1|int3|data_out [7] & (\U1|cic|cic1|int3|data_out[6]~50  & VCC)) # (!\U1|cic|cic1|int3|data_out [7] & (!\U1|cic|cic1|int3|data_out[6]~50 )))) # 
// (!\U1|cic|cic1|int2|data_out [7] & ((\U1|cic|cic1|int3|data_out [7] & (!\U1|cic|cic1|int3|data_out[6]~50 )) # (!\U1|cic|cic1|int3|data_out [7] & ((\U1|cic|cic1|int3|data_out[6]~50 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[7]~52  = CARRY((\U1|cic|cic1|int2|data_out [7] & (!\U1|cic|cic1|int3|data_out [7] & !\U1|cic|cic1|int3|data_out[6]~50 )) # (!\U1|cic|cic1|int2|data_out [7] & ((!\U1|cic|cic1|int3|data_out[6]~50 ) # (!\U1|cic|cic1|int3|data_out 
// [7]))))

	.dataa(\U1|cic|cic1|int2|data_out [7]),
	.datab(\U1|cic|cic1|int3|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[6]~50 ),
	.combout(\U1|cic|cic1|int3|data_out[7]~51_combout ),
	.cout(\U1|cic|cic1|int3|data_out[7]~52 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[7]~51 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N27
dffeas \U1|cic|cic1|int3|data_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[7] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N28
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[8]~53 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[8]~53_combout  = ((\U1|cic|cic1|int2|data_out [8] $ (\U1|cic|cic1|int3|data_out [8] $ (!\U1|cic|cic1|int3|data_out[7]~52 )))) # (GND)
// \U1|cic|cic1|int3|data_out[8]~54  = CARRY((\U1|cic|cic1|int2|data_out [8] & ((\U1|cic|cic1|int3|data_out [8]) # (!\U1|cic|cic1|int3|data_out[7]~52 ))) # (!\U1|cic|cic1|int2|data_out [8] & (\U1|cic|cic1|int3|data_out [8] & !\U1|cic|cic1|int3|data_out[7]~52 
// )))

	.dataa(\U1|cic|cic1|int2|data_out [8]),
	.datab(\U1|cic|cic1|int3|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[7]~52 ),
	.combout(\U1|cic|cic1|int3|data_out[8]~53_combout ),
	.cout(\U1|cic|cic1|int3|data_out[8]~54 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[8]~53 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N29
dffeas \U1|cic|cic1|int3|data_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[8]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[8] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N30
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[9]~55 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[9]~55_combout  = (\U1|cic|cic1|int3|data_out [9] & ((\U1|cic|cic1|int2|data_out [9] & (\U1|cic|cic1|int3|data_out[8]~54  & VCC)) # (!\U1|cic|cic1|int2|data_out [9] & (!\U1|cic|cic1|int3|data_out[8]~54 )))) # 
// (!\U1|cic|cic1|int3|data_out [9] & ((\U1|cic|cic1|int2|data_out [9] & (!\U1|cic|cic1|int3|data_out[8]~54 )) # (!\U1|cic|cic1|int2|data_out [9] & ((\U1|cic|cic1|int3|data_out[8]~54 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[9]~56  = CARRY((\U1|cic|cic1|int3|data_out [9] & (!\U1|cic|cic1|int2|data_out [9] & !\U1|cic|cic1|int3|data_out[8]~54 )) # (!\U1|cic|cic1|int3|data_out [9] & ((!\U1|cic|cic1|int3|data_out[8]~54 ) # (!\U1|cic|cic1|int2|data_out 
// [9]))))

	.dataa(\U1|cic|cic1|int3|data_out [9]),
	.datab(\U1|cic|cic1|int2|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[8]~54 ),
	.combout(\U1|cic|cic1|int3|data_out[9]~55_combout ),
	.cout(\U1|cic|cic1|int3|data_out[9]~56 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[9]~55 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y47_N31
dffeas \U1|cic|cic1|int3|data_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[9]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[9] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N0
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[10]~57 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[10]~57_combout  = ((\U1|cic|cic1|int2|data_out [10] $ (\U1|cic|cic1|int3|data_out [10] $ (!\U1|cic|cic1|int3|data_out[9]~56 )))) # (GND)
// \U1|cic|cic1|int3|data_out[10]~58  = CARRY((\U1|cic|cic1|int2|data_out [10] & ((\U1|cic|cic1|int3|data_out [10]) # (!\U1|cic|cic1|int3|data_out[9]~56 ))) # (!\U1|cic|cic1|int2|data_out [10] & (\U1|cic|cic1|int3|data_out [10] & 
// !\U1|cic|cic1|int3|data_out[9]~56 )))

	.dataa(\U1|cic|cic1|int2|data_out [10]),
	.datab(\U1|cic|cic1|int3|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[9]~56 ),
	.combout(\U1|cic|cic1|int3|data_out[10]~57_combout ),
	.cout(\U1|cic|cic1|int3|data_out[10]~58 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[10]~57 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N1
dffeas \U1|cic|cic1|int3|data_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[10]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[10] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N2
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[11]~59 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[11]~59_combout  = (\U1|cic|cic1|int2|data_out [11] & ((\U1|cic|cic1|int3|data_out [11] & (\U1|cic|cic1|int3|data_out[10]~58  & VCC)) # (!\U1|cic|cic1|int3|data_out [11] & (!\U1|cic|cic1|int3|data_out[10]~58 )))) # 
// (!\U1|cic|cic1|int2|data_out [11] & ((\U1|cic|cic1|int3|data_out [11] & (!\U1|cic|cic1|int3|data_out[10]~58 )) # (!\U1|cic|cic1|int3|data_out [11] & ((\U1|cic|cic1|int3|data_out[10]~58 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[11]~60  = CARRY((\U1|cic|cic1|int2|data_out [11] & (!\U1|cic|cic1|int3|data_out [11] & !\U1|cic|cic1|int3|data_out[10]~58 )) # (!\U1|cic|cic1|int2|data_out [11] & ((!\U1|cic|cic1|int3|data_out[10]~58 ) # 
// (!\U1|cic|cic1|int3|data_out [11]))))

	.dataa(\U1|cic|cic1|int2|data_out [11]),
	.datab(\U1|cic|cic1|int3|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[10]~58 ),
	.combout(\U1|cic|cic1|int3|data_out[11]~59_combout ),
	.cout(\U1|cic|cic1|int3|data_out[11]~60 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[11]~59 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N3
dffeas \U1|cic|cic1|int3|data_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[11]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[11] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[12]~61 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[12]~61_combout  = ((\U1|cic|cic1|int3|data_out [12] $ (\U1|cic|cic1|int2|data_out [12] $ (!\U1|cic|cic1|int3|data_out[11]~60 )))) # (GND)
// \U1|cic|cic1|int3|data_out[12]~62  = CARRY((\U1|cic|cic1|int3|data_out [12] & ((\U1|cic|cic1|int2|data_out [12]) # (!\U1|cic|cic1|int3|data_out[11]~60 ))) # (!\U1|cic|cic1|int3|data_out [12] & (\U1|cic|cic1|int2|data_out [12] & 
// !\U1|cic|cic1|int3|data_out[11]~60 )))

	.dataa(\U1|cic|cic1|int3|data_out [12]),
	.datab(\U1|cic|cic1|int2|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[11]~60 ),
	.combout(\U1|cic|cic1|int3|data_out[12]~61_combout ),
	.cout(\U1|cic|cic1|int3|data_out[12]~62 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[12]~61 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N5
dffeas \U1|cic|cic1|int3|data_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[12]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[12] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[13]~63 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[13]~63_combout  = (\U1|cic|cic1|int3|data_out [13] & ((\U1|cic|cic1|int2|data_out [13] & (\U1|cic|cic1|int3|data_out[12]~62  & VCC)) # (!\U1|cic|cic1|int2|data_out [13] & (!\U1|cic|cic1|int3|data_out[12]~62 )))) # 
// (!\U1|cic|cic1|int3|data_out [13] & ((\U1|cic|cic1|int2|data_out [13] & (!\U1|cic|cic1|int3|data_out[12]~62 )) # (!\U1|cic|cic1|int2|data_out [13] & ((\U1|cic|cic1|int3|data_out[12]~62 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[13]~64  = CARRY((\U1|cic|cic1|int3|data_out [13] & (!\U1|cic|cic1|int2|data_out [13] & !\U1|cic|cic1|int3|data_out[12]~62 )) # (!\U1|cic|cic1|int3|data_out [13] & ((!\U1|cic|cic1|int3|data_out[12]~62 ) # 
// (!\U1|cic|cic1|int2|data_out [13]))))

	.dataa(\U1|cic|cic1|int3|data_out [13]),
	.datab(\U1|cic|cic1|int2|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[12]~62 ),
	.combout(\U1|cic|cic1|int3|data_out[13]~63_combout ),
	.cout(\U1|cic|cic1|int3|data_out[13]~64 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[13]~63 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N7
dffeas \U1|cic|cic1|int3|data_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[13]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[13] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[14]~65 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[14]~65_combout  = ((\U1|cic|cic1|int2|data_out [14] $ (\U1|cic|cic1|int3|data_out [14] $ (!\U1|cic|cic1|int3|data_out[13]~64 )))) # (GND)
// \U1|cic|cic1|int3|data_out[14]~66  = CARRY((\U1|cic|cic1|int2|data_out [14] & ((\U1|cic|cic1|int3|data_out [14]) # (!\U1|cic|cic1|int3|data_out[13]~64 ))) # (!\U1|cic|cic1|int2|data_out [14] & (\U1|cic|cic1|int3|data_out [14] & 
// !\U1|cic|cic1|int3|data_out[13]~64 )))

	.dataa(\U1|cic|cic1|int2|data_out [14]),
	.datab(\U1|cic|cic1|int3|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[13]~64 ),
	.combout(\U1|cic|cic1|int3|data_out[14]~65_combout ),
	.cout(\U1|cic|cic1|int3|data_out[14]~66 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[14]~65 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N9
dffeas \U1|cic|cic1|int3|data_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[14] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[15]~67 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[15]~67_combout  = (\U1|cic|cic1|int3|data_out [15] & ((\U1|cic|cic1|int2|data_out [15] & (\U1|cic|cic1|int3|data_out[14]~66  & VCC)) # (!\U1|cic|cic1|int2|data_out [15] & (!\U1|cic|cic1|int3|data_out[14]~66 )))) # 
// (!\U1|cic|cic1|int3|data_out [15] & ((\U1|cic|cic1|int2|data_out [15] & (!\U1|cic|cic1|int3|data_out[14]~66 )) # (!\U1|cic|cic1|int2|data_out [15] & ((\U1|cic|cic1|int3|data_out[14]~66 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[15]~68  = CARRY((\U1|cic|cic1|int3|data_out [15] & (!\U1|cic|cic1|int2|data_out [15] & !\U1|cic|cic1|int3|data_out[14]~66 )) # (!\U1|cic|cic1|int3|data_out [15] & ((!\U1|cic|cic1|int3|data_out[14]~66 ) # 
// (!\U1|cic|cic1|int2|data_out [15]))))

	.dataa(\U1|cic|cic1|int3|data_out [15]),
	.datab(\U1|cic|cic1|int2|data_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[14]~66 ),
	.combout(\U1|cic|cic1|int3|data_out[15]~67_combout ),
	.cout(\U1|cic|cic1|int3|data_out[15]~68 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[15]~67 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N11
dffeas \U1|cic|cic1|int3|data_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[15]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[15] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[16]~69 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[16]~69_combout  = ((\U1|cic|cic1|int3|data_out [16] $ (\U1|cic|cic1|int2|data_out [16] $ (!\U1|cic|cic1|int3|data_out[15]~68 )))) # (GND)
// \U1|cic|cic1|int3|data_out[16]~70  = CARRY((\U1|cic|cic1|int3|data_out [16] & ((\U1|cic|cic1|int2|data_out [16]) # (!\U1|cic|cic1|int3|data_out[15]~68 ))) # (!\U1|cic|cic1|int3|data_out [16] & (\U1|cic|cic1|int2|data_out [16] & 
// !\U1|cic|cic1|int3|data_out[15]~68 )))

	.dataa(\U1|cic|cic1|int3|data_out [16]),
	.datab(\U1|cic|cic1|int2|data_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[15]~68 ),
	.combout(\U1|cic|cic1|int3|data_out[16]~69_combout ),
	.cout(\U1|cic|cic1|int3|data_out[16]~70 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[16]~69 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N13
dffeas \U1|cic|cic1|int3|data_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[16]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[16] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[17]~71 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[17]~71_combout  = (\U1|cic|cic1|int2|data_out [17] & ((\U1|cic|cic1|int3|data_out [17] & (\U1|cic|cic1|int3|data_out[16]~70  & VCC)) # (!\U1|cic|cic1|int3|data_out [17] & (!\U1|cic|cic1|int3|data_out[16]~70 )))) # 
// (!\U1|cic|cic1|int2|data_out [17] & ((\U1|cic|cic1|int3|data_out [17] & (!\U1|cic|cic1|int3|data_out[16]~70 )) # (!\U1|cic|cic1|int3|data_out [17] & ((\U1|cic|cic1|int3|data_out[16]~70 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[17]~72  = CARRY((\U1|cic|cic1|int2|data_out [17] & (!\U1|cic|cic1|int3|data_out [17] & !\U1|cic|cic1|int3|data_out[16]~70 )) # (!\U1|cic|cic1|int2|data_out [17] & ((!\U1|cic|cic1|int3|data_out[16]~70 ) # 
// (!\U1|cic|cic1|int3|data_out [17]))))

	.dataa(\U1|cic|cic1|int2|data_out [17]),
	.datab(\U1|cic|cic1|int3|data_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[16]~70 ),
	.combout(\U1|cic|cic1|int3|data_out[17]~71_combout ),
	.cout(\U1|cic|cic1|int3|data_out[17]~72 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[17]~71 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N15
dffeas \U1|cic|cic1|int3|data_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[17]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[17] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[18]~73 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[18]~73_combout  = ((\U1|cic|cic1|int2|data_out [18] $ (\U1|cic|cic1|int3|data_out [18] $ (!\U1|cic|cic1|int3|data_out[17]~72 )))) # (GND)
// \U1|cic|cic1|int3|data_out[18]~74  = CARRY((\U1|cic|cic1|int2|data_out [18] & ((\U1|cic|cic1|int3|data_out [18]) # (!\U1|cic|cic1|int3|data_out[17]~72 ))) # (!\U1|cic|cic1|int2|data_out [18] & (\U1|cic|cic1|int3|data_out [18] & 
// !\U1|cic|cic1|int3|data_out[17]~72 )))

	.dataa(\U1|cic|cic1|int2|data_out [18]),
	.datab(\U1|cic|cic1|int3|data_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[17]~72 ),
	.combout(\U1|cic|cic1|int3|data_out[18]~73_combout ),
	.cout(\U1|cic|cic1|int3|data_out[18]~74 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[18]~73 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N17
dffeas \U1|cic|cic1|int3|data_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[18]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[18] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[19]~75 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[19]~75_combout  = (\U1|cic|cic1|int2|data_out [19] & ((\U1|cic|cic1|int3|data_out [19] & (\U1|cic|cic1|int3|data_out[18]~74  & VCC)) # (!\U1|cic|cic1|int3|data_out [19] & (!\U1|cic|cic1|int3|data_out[18]~74 )))) # 
// (!\U1|cic|cic1|int2|data_out [19] & ((\U1|cic|cic1|int3|data_out [19] & (!\U1|cic|cic1|int3|data_out[18]~74 )) # (!\U1|cic|cic1|int3|data_out [19] & ((\U1|cic|cic1|int3|data_out[18]~74 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[19]~76  = CARRY((\U1|cic|cic1|int2|data_out [19] & (!\U1|cic|cic1|int3|data_out [19] & !\U1|cic|cic1|int3|data_out[18]~74 )) # (!\U1|cic|cic1|int2|data_out [19] & ((!\U1|cic|cic1|int3|data_out[18]~74 ) # 
// (!\U1|cic|cic1|int3|data_out [19]))))

	.dataa(\U1|cic|cic1|int2|data_out [19]),
	.datab(\U1|cic|cic1|int3|data_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[18]~74 ),
	.combout(\U1|cic|cic1|int3|data_out[19]~75_combout ),
	.cout(\U1|cic|cic1|int3|data_out[19]~76 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[19]~75 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N19
dffeas \U1|cic|cic1|int3|data_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[19]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[19] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[20]~77 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[20]~77_combout  = ((\U1|cic|cic1|int2|data_out [20] $ (\U1|cic|cic1|int3|data_out [20] $ (!\U1|cic|cic1|int3|data_out[19]~76 )))) # (GND)
// \U1|cic|cic1|int3|data_out[20]~78  = CARRY((\U1|cic|cic1|int2|data_out [20] & ((\U1|cic|cic1|int3|data_out [20]) # (!\U1|cic|cic1|int3|data_out[19]~76 ))) # (!\U1|cic|cic1|int2|data_out [20] & (\U1|cic|cic1|int3|data_out [20] & 
// !\U1|cic|cic1|int3|data_out[19]~76 )))

	.dataa(\U1|cic|cic1|int2|data_out [20]),
	.datab(\U1|cic|cic1|int3|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[19]~76 ),
	.combout(\U1|cic|cic1|int3|data_out[20]~77_combout ),
	.cout(\U1|cic|cic1|int3|data_out[20]~78 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[20]~77 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N21
dffeas \U1|cic|cic1|int3|data_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[20]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[20] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[21]~79 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[21]~79_combout  = (\U1|cic|cic1|int3|data_out [21] & ((\U1|cic|cic1|int2|data_out [21] & (\U1|cic|cic1|int3|data_out[20]~78  & VCC)) # (!\U1|cic|cic1|int2|data_out [21] & (!\U1|cic|cic1|int3|data_out[20]~78 )))) # 
// (!\U1|cic|cic1|int3|data_out [21] & ((\U1|cic|cic1|int2|data_out [21] & (!\U1|cic|cic1|int3|data_out[20]~78 )) # (!\U1|cic|cic1|int2|data_out [21] & ((\U1|cic|cic1|int3|data_out[20]~78 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[21]~80  = CARRY((\U1|cic|cic1|int3|data_out [21] & (!\U1|cic|cic1|int2|data_out [21] & !\U1|cic|cic1|int3|data_out[20]~78 )) # (!\U1|cic|cic1|int3|data_out [21] & ((!\U1|cic|cic1|int3|data_out[20]~78 ) # 
// (!\U1|cic|cic1|int2|data_out [21]))))

	.dataa(\U1|cic|cic1|int3|data_out [21]),
	.datab(\U1|cic|cic1|int2|data_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[20]~78 ),
	.combout(\U1|cic|cic1|int3|data_out[21]~79_combout ),
	.cout(\U1|cic|cic1|int3|data_out[21]~80 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[21]~79 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N23
dffeas \U1|cic|cic1|int3|data_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[21]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[21] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
cycloneive_lcell_comb \U1|dp_mod|r4|Q[0]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[0]~feeder_combout  = \U1|cic|cic1|int3|data_out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [21]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N7
dffeas \U1|dp_mod|r4|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneive_lcell_comb \U1|dp_mod|r5|Q[0]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[0]~feeder_combout  = \U1|dp_mod|r4|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [0]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \U1|dp_mod|r5|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[22]~82 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[22]~82_combout  = ((\U1|cic|cic1|int1|data_out [22] $ (\U1|cic|cic1|RINT|data_out [20] $ (!\U1|cic|cic1|int1|data_out[21]~80 )))) # (GND)
// \U1|cic|cic1|int1|data_out[22]~83  = CARRY((\U1|cic|cic1|int1|data_out [22] & ((\U1|cic|cic1|RINT|data_out [20]) # (!\U1|cic|cic1|int1|data_out[21]~80 ))) # (!\U1|cic|cic1|int1|data_out [22] & (\U1|cic|cic1|RINT|data_out [20] & 
// !\U1|cic|cic1|int1|data_out[21]~80 )))

	.dataa(\U1|cic|cic1|int1|data_out [22]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[21]~80 ),
	.combout(\U1|cic|cic1|int1|data_out[22]~82_combout ),
	.cout(\U1|cic|cic1|int1|data_out[22]~83 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[22]~82 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N25
dffeas \U1|cic|cic1|int1|data_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[22]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[22] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[22]~82 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[22]~82_combout  = ((\U1|cic|cic1|int1|data_out [22] $ (\U1|cic|cic1|int2|data_out [22] $ (!\U1|cic|cic1|int2|data_out[21]~80 )))) # (GND)
// \U1|cic|cic1|int2|data_out[22]~83  = CARRY((\U1|cic|cic1|int1|data_out [22] & ((\U1|cic|cic1|int2|data_out [22]) # (!\U1|cic|cic1|int2|data_out[21]~80 ))) # (!\U1|cic|cic1|int1|data_out [22] & (\U1|cic|cic1|int2|data_out [22] & 
// !\U1|cic|cic1|int2|data_out[21]~80 )))

	.dataa(\U1|cic|cic1|int1|data_out [22]),
	.datab(\U1|cic|cic1|int2|data_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[21]~80 ),
	.combout(\U1|cic|cic1|int2|data_out[22]~82_combout ),
	.cout(\U1|cic|cic1|int2|data_out[22]~83 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[22]~82 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \U1|cic|cic1|int2|data_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[22]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[22] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[22]~82 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[22]~82_combout  = ((\U1|cic|cic1|int2|data_out [22] $ (\U1|cic|cic1|int3|data_out [22] $ (!\U1|cic|cic1|int3|data_out[21]~80 )))) # (GND)
// \U1|cic|cic1|int3|data_out[22]~83  = CARRY((\U1|cic|cic1|int2|data_out [22] & ((\U1|cic|cic1|int3|data_out [22]) # (!\U1|cic|cic1|int3|data_out[21]~80 ))) # (!\U1|cic|cic1|int2|data_out [22] & (\U1|cic|cic1|int3|data_out [22] & 
// !\U1|cic|cic1|int3|data_out[21]~80 )))

	.dataa(\U1|cic|cic1|int2|data_out [22]),
	.datab(\U1|cic|cic1|int3|data_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[21]~80 ),
	.combout(\U1|cic|cic1|int3|data_out[22]~82_combout ),
	.cout(\U1|cic|cic1|int3|data_out[22]~83 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[22]~82 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N25
dffeas \U1|cic|cic1|int3|data_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[22]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[22] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneive_lcell_comb \U1|dp_mod|r4|Q[1]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[1]~feeder_combout  = \U1|cic|cic1|int3|data_out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int3|data_out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \U1|dp_mod|r4|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N17
dffeas \U1|dp_mod|r4|Q[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
cycloneive_lcell_comb \U1|dp_mod|r5|Q[1]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[1]~feeder_combout  = \U1|dp_mod|r4|Q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [1]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N19
dffeas \U1|dp_mod|r5|Q[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[23]~84 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[23]~84_combout  = (\U1|cic|cic1|int1|data_out [23] & ((\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out[22]~83  & VCC)) # (!\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[22]~83 )))) # 
// (!\U1|cic|cic1|int1|data_out [23] & ((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[22]~83 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out[22]~83 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[23]~85  = CARRY((\U1|cic|cic1|int1|data_out [23] & (!\U1|cic|cic1|RINT|data_out [20] & !\U1|cic|cic1|int1|data_out[22]~83 )) # (!\U1|cic|cic1|int1|data_out [23] & ((!\U1|cic|cic1|int1|data_out[22]~83 ) # 
// (!\U1|cic|cic1|RINT|data_out [20]))))

	.dataa(\U1|cic|cic1|int1|data_out [23]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[22]~83 ),
	.combout(\U1|cic|cic1|int1|data_out[23]~84_combout ),
	.cout(\U1|cic|cic1|int1|data_out[23]~85 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[23]~84 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N27
dffeas \U1|cic|cic1|int1|data_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[23]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[23] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[23]~84 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[23]~84_combout  = (\U1|cic|cic1|int1|data_out [23] & ((\U1|cic|cic1|int2|data_out [23] & (\U1|cic|cic1|int2|data_out[22]~83  & VCC)) # (!\U1|cic|cic1|int2|data_out [23] & (!\U1|cic|cic1|int2|data_out[22]~83 )))) # 
// (!\U1|cic|cic1|int1|data_out [23] & ((\U1|cic|cic1|int2|data_out [23] & (!\U1|cic|cic1|int2|data_out[22]~83 )) # (!\U1|cic|cic1|int2|data_out [23] & ((\U1|cic|cic1|int2|data_out[22]~83 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[23]~85  = CARRY((\U1|cic|cic1|int1|data_out [23] & (!\U1|cic|cic1|int2|data_out [23] & !\U1|cic|cic1|int2|data_out[22]~83 )) # (!\U1|cic|cic1|int1|data_out [23] & ((!\U1|cic|cic1|int2|data_out[22]~83 ) # 
// (!\U1|cic|cic1|int2|data_out [23]))))

	.dataa(\U1|cic|cic1|int1|data_out [23]),
	.datab(\U1|cic|cic1|int2|data_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[22]~83 ),
	.combout(\U1|cic|cic1|int2|data_out[23]~84_combout ),
	.cout(\U1|cic|cic1|int2|data_out[23]~85 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[23]~84 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N27
dffeas \U1|cic|cic1|int2|data_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[23]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[23] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[23]~84 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[23]~84_combout  = (\U1|cic|cic1|int2|data_out [23] & ((\U1|cic|cic1|int3|data_out [23] & (\U1|cic|cic1|int3|data_out[22]~83  & VCC)) # (!\U1|cic|cic1|int3|data_out [23] & (!\U1|cic|cic1|int3|data_out[22]~83 )))) # 
// (!\U1|cic|cic1|int2|data_out [23] & ((\U1|cic|cic1|int3|data_out [23] & (!\U1|cic|cic1|int3|data_out[22]~83 )) # (!\U1|cic|cic1|int3|data_out [23] & ((\U1|cic|cic1|int3|data_out[22]~83 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[23]~85  = CARRY((\U1|cic|cic1|int2|data_out [23] & (!\U1|cic|cic1|int3|data_out [23] & !\U1|cic|cic1|int3|data_out[22]~83 )) # (!\U1|cic|cic1|int2|data_out [23] & ((!\U1|cic|cic1|int3|data_out[22]~83 ) # 
// (!\U1|cic|cic1|int3|data_out [23]))))

	.dataa(\U1|cic|cic1|int2|data_out [23]),
	.datab(\U1|cic|cic1|int3|data_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[22]~83 ),
	.combout(\U1|cic|cic1|int3|data_out[23]~84_combout ),
	.cout(\U1|cic|cic1|int3|data_out[23]~85 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[23]~84 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N27
dffeas \U1|cic|cic1|int3|data_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[23]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[23] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneive_lcell_comb \U1|dp_mod|r4|Q[2]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[2]~feeder_combout  = \U1|cic|cic1|int3|data_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [23]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N27
dffeas \U1|dp_mod|r4|Q[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y47_N13
dffeas \U1|dp_mod|r5|Q[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r4|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[24]~86 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[24]~86_combout  = ((\U1|cic|cic1|int1|data_out [24] $ (\U1|cic|cic1|RINT|data_out [20] $ (!\U1|cic|cic1|int1|data_out[23]~85 )))) # (GND)
// \U1|cic|cic1|int1|data_out[24]~87  = CARRY((\U1|cic|cic1|int1|data_out [24] & ((\U1|cic|cic1|RINT|data_out [20]) # (!\U1|cic|cic1|int1|data_out[23]~85 ))) # (!\U1|cic|cic1|int1|data_out [24] & (\U1|cic|cic1|RINT|data_out [20] & 
// !\U1|cic|cic1|int1|data_out[23]~85 )))

	.dataa(\U1|cic|cic1|int1|data_out [24]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[23]~85 ),
	.combout(\U1|cic|cic1|int1|data_out[24]~86_combout ),
	.cout(\U1|cic|cic1|int1|data_out[24]~87 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[24]~86 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N29
dffeas \U1|cic|cic1|int1|data_out[24] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[24]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[24] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[24]~86 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[24]~86_combout  = ((\U1|cic|cic1|int1|data_out [24] $ (\U1|cic|cic1|int2|data_out [24] $ (!\U1|cic|cic1|int2|data_out[23]~85 )))) # (GND)
// \U1|cic|cic1|int2|data_out[24]~87  = CARRY((\U1|cic|cic1|int1|data_out [24] & ((\U1|cic|cic1|int2|data_out [24]) # (!\U1|cic|cic1|int2|data_out[23]~85 ))) # (!\U1|cic|cic1|int1|data_out [24] & (\U1|cic|cic1|int2|data_out [24] & 
// !\U1|cic|cic1|int2|data_out[23]~85 )))

	.dataa(\U1|cic|cic1|int1|data_out [24]),
	.datab(\U1|cic|cic1|int2|data_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[23]~85 ),
	.combout(\U1|cic|cic1|int2|data_out[24]~86_combout ),
	.cout(\U1|cic|cic1|int2|data_out[24]~87 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[24]~86 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N29
dffeas \U1|cic|cic1|int2|data_out[24] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[24]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[24] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[24]~86 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[24]~86_combout  = ((\U1|cic|cic1|int2|data_out [24] $ (\U1|cic|cic1|int3|data_out [24] $ (!\U1|cic|cic1|int3|data_out[23]~85 )))) # (GND)
// \U1|cic|cic1|int3|data_out[24]~87  = CARRY((\U1|cic|cic1|int2|data_out [24] & ((\U1|cic|cic1|int3|data_out [24]) # (!\U1|cic|cic1|int3|data_out[23]~85 ))) # (!\U1|cic|cic1|int2|data_out [24] & (\U1|cic|cic1|int3|data_out [24] & 
// !\U1|cic|cic1|int3|data_out[23]~85 )))

	.dataa(\U1|cic|cic1|int2|data_out [24]),
	.datab(\U1|cic|cic1|int3|data_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[23]~85 ),
	.combout(\U1|cic|cic1|int3|data_out[24]~86_combout ),
	.cout(\U1|cic|cic1|int3|data_out[24]~87 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[24]~86 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N29
dffeas \U1|cic|cic1|int3|data_out[24] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[24]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[24] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N28
cycloneive_lcell_comb \U1|dp_mod|r4|Q[3]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[3]~feeder_combout  = \U1|cic|cic1|int3|data_out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int3|data_out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \U1|dp_mod|r4|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N29
dffeas \U1|dp_mod|r4|Q[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneive_lcell_comb \U1|dp_mod|r5|Q[3]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[3]~feeder_combout  = \U1|dp_mod|r4|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [3]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N31
dffeas \U1|dp_mod|r5|Q[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[25]~88 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[25]~88_combout  = (\U1|cic|cic1|int1|data_out [25] & ((\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out[24]~87  & VCC)) # (!\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[24]~87 )))) # 
// (!\U1|cic|cic1|int1|data_out [25] & ((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[24]~87 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out[24]~87 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[25]~89  = CARRY((\U1|cic|cic1|int1|data_out [25] & (!\U1|cic|cic1|RINT|data_out [20] & !\U1|cic|cic1|int1|data_out[24]~87 )) # (!\U1|cic|cic1|int1|data_out [25] & ((!\U1|cic|cic1|int1|data_out[24]~87 ) # 
// (!\U1|cic|cic1|RINT|data_out [20]))))

	.dataa(\U1|cic|cic1|int1|data_out [25]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[24]~87 ),
	.combout(\U1|cic|cic1|int1|data_out[25]~88_combout ),
	.cout(\U1|cic|cic1|int1|data_out[25]~89 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[25]~88 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y46_N31
dffeas \U1|cic|cic1|int1|data_out[25] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[25]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[25] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[25]~88 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[25]~88_combout  = (\U1|cic|cic1|int2|data_out [25] & ((\U1|cic|cic1|int1|data_out [25] & (\U1|cic|cic1|int2|data_out[24]~87  & VCC)) # (!\U1|cic|cic1|int1|data_out [25] & (!\U1|cic|cic1|int2|data_out[24]~87 )))) # 
// (!\U1|cic|cic1|int2|data_out [25] & ((\U1|cic|cic1|int1|data_out [25] & (!\U1|cic|cic1|int2|data_out[24]~87 )) # (!\U1|cic|cic1|int1|data_out [25] & ((\U1|cic|cic1|int2|data_out[24]~87 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[25]~89  = CARRY((\U1|cic|cic1|int2|data_out [25] & (!\U1|cic|cic1|int1|data_out [25] & !\U1|cic|cic1|int2|data_out[24]~87 )) # (!\U1|cic|cic1|int2|data_out [25] & ((!\U1|cic|cic1|int2|data_out[24]~87 ) # 
// (!\U1|cic|cic1|int1|data_out [25]))))

	.dataa(\U1|cic|cic1|int2|data_out [25]),
	.datab(\U1|cic|cic1|int1|data_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[24]~87 ),
	.combout(\U1|cic|cic1|int2|data_out[25]~88_combout ),
	.cout(\U1|cic|cic1|int2|data_out[25]~89 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[25]~88 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y46_N31
dffeas \U1|cic|cic1|int2|data_out[25] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[25]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[25] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[25]~88 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[25]~88_combout  = (\U1|cic|cic1|int3|data_out [25] & ((\U1|cic|cic1|int2|data_out [25] & (\U1|cic|cic1|int3|data_out[24]~87  & VCC)) # (!\U1|cic|cic1|int2|data_out [25] & (!\U1|cic|cic1|int3|data_out[24]~87 )))) # 
// (!\U1|cic|cic1|int3|data_out [25] & ((\U1|cic|cic1|int2|data_out [25] & (!\U1|cic|cic1|int3|data_out[24]~87 )) # (!\U1|cic|cic1|int2|data_out [25] & ((\U1|cic|cic1|int3|data_out[24]~87 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[25]~89  = CARRY((\U1|cic|cic1|int3|data_out [25] & (!\U1|cic|cic1|int2|data_out [25] & !\U1|cic|cic1|int3|data_out[24]~87 )) # (!\U1|cic|cic1|int3|data_out [25] & ((!\U1|cic|cic1|int3|data_out[24]~87 ) # 
// (!\U1|cic|cic1|int2|data_out [25]))))

	.dataa(\U1|cic|cic1|int3|data_out [25]),
	.datab(\U1|cic|cic1|int2|data_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[24]~87 ),
	.combout(\U1|cic|cic1|int3|data_out[25]~88_combout ),
	.cout(\U1|cic|cic1|int3|data_out[25]~89 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[25]~88 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y46_N31
dffeas \U1|cic|cic1|int3|data_out[25] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[25]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[25] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneive_lcell_comb \U1|dp_mod|r4|Q[4]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[4]~feeder_combout  = \U1|cic|cic1|int3|data_out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [25]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N11
dffeas \U1|dp_mod|r4|Q[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneive_lcell_comb \U1|dp_mod|r5|Q[4]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[4]~feeder_combout  = \U1|dp_mod|r4|Q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [4]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N21
dffeas \U1|dp_mod|r5|Q[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[26]~90 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[26]~90_combout  = ((\U1|cic|cic1|RINT|data_out [20] $ (\U1|cic|cic1|int1|data_out [26] $ (!\U1|cic|cic1|int1|data_out[25]~89 )))) # (GND)
// \U1|cic|cic1|int1|data_out[26]~91  = CARRY((\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [26]) # (!\U1|cic|cic1|int1|data_out[25]~89 ))) # (!\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out [26] & 
// !\U1|cic|cic1|int1|data_out[25]~89 )))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[25]~89 ),
	.combout(\U1|cic|cic1|int1|data_out[26]~90_combout ),
	.cout(\U1|cic|cic1|int1|data_out[26]~91 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[26]~90 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N1
dffeas \U1|cic|cic1|int1|data_out[26] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[26]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[26] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[26]~90 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[26]~90_combout  = ((\U1|cic|cic1|int1|data_out [26] $ (\U1|cic|cic1|int2|data_out [26] $ (!\U1|cic|cic1|int2|data_out[25]~89 )))) # (GND)
// \U1|cic|cic1|int2|data_out[26]~91  = CARRY((\U1|cic|cic1|int1|data_out [26] & ((\U1|cic|cic1|int2|data_out [26]) # (!\U1|cic|cic1|int2|data_out[25]~89 ))) # (!\U1|cic|cic1|int1|data_out [26] & (\U1|cic|cic1|int2|data_out [26] & 
// !\U1|cic|cic1|int2|data_out[25]~89 )))

	.dataa(\U1|cic|cic1|int1|data_out [26]),
	.datab(\U1|cic|cic1|int2|data_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[25]~89 ),
	.combout(\U1|cic|cic1|int2|data_out[26]~90_combout ),
	.cout(\U1|cic|cic1|int2|data_out[26]~91 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[26]~90 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \U1|cic|cic1|int2|data_out[26] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[26]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[26] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[26]~90 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[26]~90_combout  = ((\U1|cic|cic1|int2|data_out [26] $ (\U1|cic|cic1|int3|data_out [26] $ (!\U1|cic|cic1|int3|data_out[25]~89 )))) # (GND)
// \U1|cic|cic1|int3|data_out[26]~91  = CARRY((\U1|cic|cic1|int2|data_out [26] & ((\U1|cic|cic1|int3|data_out [26]) # (!\U1|cic|cic1|int3|data_out[25]~89 ))) # (!\U1|cic|cic1|int2|data_out [26] & (\U1|cic|cic1|int3|data_out [26] & 
// !\U1|cic|cic1|int3|data_out[25]~89 )))

	.dataa(\U1|cic|cic1|int2|data_out [26]),
	.datab(\U1|cic|cic1|int3|data_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[25]~89 ),
	.combout(\U1|cic|cic1|int3|data_out[26]~90_combout ),
	.cout(\U1|cic|cic1|int3|data_out[26]~91 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[26]~90 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N1
dffeas \U1|cic|cic1|int3|data_out[26] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[26]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[26] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \U1|dp_mod|r4|Q[5]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[5]~feeder_combout  = \U1|cic|cic1|int3|data_out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int3|data_out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \U1|dp_mod|r4|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N29
dffeas \U1|dp_mod|r4|Q[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneive_lcell_comb \U1|dp_mod|r5|Q[5]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[5]~feeder_combout  = \U1|dp_mod|r4|Q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [5]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N25
dffeas \U1|dp_mod|r5|Q[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[27]~92 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[27]~92_combout  = (\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [27] & (\U1|cic|cic1|int1|data_out[26]~91  & VCC)) # (!\U1|cic|cic1|int1|data_out [27] & (!\U1|cic|cic1|int1|data_out[26]~91 )))) # 
// (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [27] & (!\U1|cic|cic1|int1|data_out[26]~91 )) # (!\U1|cic|cic1|int1|data_out [27] & ((\U1|cic|cic1|int1|data_out[26]~91 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[27]~93  = CARRY((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out [27] & !\U1|cic|cic1|int1|data_out[26]~91 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((!\U1|cic|cic1|int1|data_out[26]~91 ) # 
// (!\U1|cic|cic1|int1|data_out [27]))))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[26]~91 ),
	.combout(\U1|cic|cic1|int1|data_out[27]~92_combout ),
	.cout(\U1|cic|cic1|int1|data_out[27]~93 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[27]~92 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N3
dffeas \U1|cic|cic1|int1|data_out[27] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[27] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[27]~92 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[27]~92_combout  = (\U1|cic|cic1|int1|data_out [27] & ((\U1|cic|cic1|int2|data_out [27] & (\U1|cic|cic1|int2|data_out[26]~91  & VCC)) # (!\U1|cic|cic1|int2|data_out [27] & (!\U1|cic|cic1|int2|data_out[26]~91 )))) # 
// (!\U1|cic|cic1|int1|data_out [27] & ((\U1|cic|cic1|int2|data_out [27] & (!\U1|cic|cic1|int2|data_out[26]~91 )) # (!\U1|cic|cic1|int2|data_out [27] & ((\U1|cic|cic1|int2|data_out[26]~91 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[27]~93  = CARRY((\U1|cic|cic1|int1|data_out [27] & (!\U1|cic|cic1|int2|data_out [27] & !\U1|cic|cic1|int2|data_out[26]~91 )) # (!\U1|cic|cic1|int1|data_out [27] & ((!\U1|cic|cic1|int2|data_out[26]~91 ) # 
// (!\U1|cic|cic1|int2|data_out [27]))))

	.dataa(\U1|cic|cic1|int1|data_out [27]),
	.datab(\U1|cic|cic1|int2|data_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[26]~91 ),
	.combout(\U1|cic|cic1|int2|data_out[27]~92_combout ),
	.cout(\U1|cic|cic1|int2|data_out[27]~93 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[27]~92 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N3
dffeas \U1|cic|cic1|int2|data_out[27] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[27] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[27]~92 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[27]~92_combout  = (\U1|cic|cic1|int2|data_out [27] & ((\U1|cic|cic1|int3|data_out [27] & (\U1|cic|cic1|int3|data_out[26]~91  & VCC)) # (!\U1|cic|cic1|int3|data_out [27] & (!\U1|cic|cic1|int3|data_out[26]~91 )))) # 
// (!\U1|cic|cic1|int2|data_out [27] & ((\U1|cic|cic1|int3|data_out [27] & (!\U1|cic|cic1|int3|data_out[26]~91 )) # (!\U1|cic|cic1|int3|data_out [27] & ((\U1|cic|cic1|int3|data_out[26]~91 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[27]~93  = CARRY((\U1|cic|cic1|int2|data_out [27] & (!\U1|cic|cic1|int3|data_out [27] & !\U1|cic|cic1|int3|data_out[26]~91 )) # (!\U1|cic|cic1|int2|data_out [27] & ((!\U1|cic|cic1|int3|data_out[26]~91 ) # 
// (!\U1|cic|cic1|int3|data_out [27]))))

	.dataa(\U1|cic|cic1|int2|data_out [27]),
	.datab(\U1|cic|cic1|int3|data_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[26]~91 ),
	.combout(\U1|cic|cic1|int3|data_out[27]~92_combout ),
	.cout(\U1|cic|cic1|int3|data_out[27]~93 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[27]~92 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N3
dffeas \U1|cic|cic1|int3|data_out[27] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[27] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N4
cycloneive_lcell_comb \U1|dp_mod|r4|Q[6]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[6]~feeder_combout  = \U1|cic|cic1|int3|data_out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [27]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N5
dffeas \U1|dp_mod|r4|Q[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N0
cycloneive_lcell_comb \U1|dp_mod|r5|Q[6]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[6]~feeder_combout  = \U1|dp_mod|r4|Q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r4|Q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \U1|dp_mod|r5|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N1
dffeas \U1|dp_mod|r5|Q[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[28]~94 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[28]~94_combout  = ((\U1|cic|cic1|RINT|data_out [20] $ (\U1|cic|cic1|int1|data_out [28] $ (!\U1|cic|cic1|int1|data_out[27]~93 )))) # (GND)
// \U1|cic|cic1|int1|data_out[28]~95  = CARRY((\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [28]) # (!\U1|cic|cic1|int1|data_out[27]~93 ))) # (!\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out [28] & 
// !\U1|cic|cic1|int1|data_out[27]~93 )))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[27]~93 ),
	.combout(\U1|cic|cic1|int1|data_out[28]~94_combout ),
	.cout(\U1|cic|cic1|int1|data_out[28]~95 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[28]~94 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N5
dffeas \U1|cic|cic1|int1|data_out[28] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[28]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[28] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[28]~94 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[28]~94_combout  = ((\U1|cic|cic1|int2|data_out [28] $ (\U1|cic|cic1|int1|data_out [28] $ (!\U1|cic|cic1|int2|data_out[27]~93 )))) # (GND)
// \U1|cic|cic1|int2|data_out[28]~95  = CARRY((\U1|cic|cic1|int2|data_out [28] & ((\U1|cic|cic1|int1|data_out [28]) # (!\U1|cic|cic1|int2|data_out[27]~93 ))) # (!\U1|cic|cic1|int2|data_out [28] & (\U1|cic|cic1|int1|data_out [28] & 
// !\U1|cic|cic1|int2|data_out[27]~93 )))

	.dataa(\U1|cic|cic1|int2|data_out [28]),
	.datab(\U1|cic|cic1|int1|data_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[27]~93 ),
	.combout(\U1|cic|cic1|int2|data_out[28]~94_combout ),
	.cout(\U1|cic|cic1|int2|data_out[28]~95 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[28]~94 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N5
dffeas \U1|cic|cic1|int2|data_out[28] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[28]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[28] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[28]~94 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[28]~94_combout  = ((\U1|cic|cic1|int3|data_out [28] $ (\U1|cic|cic1|int2|data_out [28] $ (!\U1|cic|cic1|int3|data_out[27]~93 )))) # (GND)
// \U1|cic|cic1|int3|data_out[28]~95  = CARRY((\U1|cic|cic1|int3|data_out [28] & ((\U1|cic|cic1|int2|data_out [28]) # (!\U1|cic|cic1|int3|data_out[27]~93 ))) # (!\U1|cic|cic1|int3|data_out [28] & (\U1|cic|cic1|int2|data_out [28] & 
// !\U1|cic|cic1|int3|data_out[27]~93 )))

	.dataa(\U1|cic|cic1|int3|data_out [28]),
	.datab(\U1|cic|cic1|int2|data_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[27]~93 ),
	.combout(\U1|cic|cic1|int3|data_out[28]~94_combout ),
	.cout(\U1|cic|cic1|int3|data_out[28]~95 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[28]~94 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N5
dffeas \U1|cic|cic1|int3|data_out[28] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[28]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[28] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \U1|dp_mod|r4|Q[7]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[7]~feeder_combout  = \U1|cic|cic1|int3|data_out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [28]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N19
dffeas \U1|dp_mod|r4|Q[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneive_lcell_comb \U1|dp_mod|r5|Q[7]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[7]~feeder_combout  = \U1|dp_mod|r4|Q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [7]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N15
dffeas \U1|dp_mod|r5|Q[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N6
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[29]~96 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[29]~96_combout  = (\U1|cic|cic1|int1|data_out [29] & ((\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out[28]~95  & VCC)) # (!\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[28]~95 )))) # 
// (!\U1|cic|cic1|int1|data_out [29] & ((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[28]~95 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out[28]~95 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[29]~97  = CARRY((\U1|cic|cic1|int1|data_out [29] & (!\U1|cic|cic1|RINT|data_out [20] & !\U1|cic|cic1|int1|data_out[28]~95 )) # (!\U1|cic|cic1|int1|data_out [29] & ((!\U1|cic|cic1|int1|data_out[28]~95 ) # 
// (!\U1|cic|cic1|RINT|data_out [20]))))

	.dataa(\U1|cic|cic1|int1|data_out [29]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[28]~95 ),
	.combout(\U1|cic|cic1|int1|data_out[29]~96_combout ),
	.cout(\U1|cic|cic1|int1|data_out[29]~97 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[29]~96 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N7
dffeas \U1|cic|cic1|int1|data_out[29] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[29]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[29] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[29]~96 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[29]~96_combout  = (\U1|cic|cic1|int2|data_out [29] & ((\U1|cic|cic1|int1|data_out [29] & (\U1|cic|cic1|int2|data_out[28]~95  & VCC)) # (!\U1|cic|cic1|int1|data_out [29] & (!\U1|cic|cic1|int2|data_out[28]~95 )))) # 
// (!\U1|cic|cic1|int2|data_out [29] & ((\U1|cic|cic1|int1|data_out [29] & (!\U1|cic|cic1|int2|data_out[28]~95 )) # (!\U1|cic|cic1|int1|data_out [29] & ((\U1|cic|cic1|int2|data_out[28]~95 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[29]~97  = CARRY((\U1|cic|cic1|int2|data_out [29] & (!\U1|cic|cic1|int1|data_out [29] & !\U1|cic|cic1|int2|data_out[28]~95 )) # (!\U1|cic|cic1|int2|data_out [29] & ((!\U1|cic|cic1|int2|data_out[28]~95 ) # 
// (!\U1|cic|cic1|int1|data_out [29]))))

	.dataa(\U1|cic|cic1|int2|data_out [29]),
	.datab(\U1|cic|cic1|int1|data_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[28]~95 ),
	.combout(\U1|cic|cic1|int2|data_out[29]~96_combout ),
	.cout(\U1|cic|cic1|int2|data_out[29]~97 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[29]~96 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N7
dffeas \U1|cic|cic1|int2|data_out[29] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[29]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[29] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[29]~96 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[29]~96_combout  = (\U1|cic|cic1|int3|data_out [29] & ((\U1|cic|cic1|int2|data_out [29] & (\U1|cic|cic1|int3|data_out[28]~95  & VCC)) # (!\U1|cic|cic1|int2|data_out [29] & (!\U1|cic|cic1|int3|data_out[28]~95 )))) # 
// (!\U1|cic|cic1|int3|data_out [29] & ((\U1|cic|cic1|int2|data_out [29] & (!\U1|cic|cic1|int3|data_out[28]~95 )) # (!\U1|cic|cic1|int2|data_out [29] & ((\U1|cic|cic1|int3|data_out[28]~95 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[29]~97  = CARRY((\U1|cic|cic1|int3|data_out [29] & (!\U1|cic|cic1|int2|data_out [29] & !\U1|cic|cic1|int3|data_out[28]~95 )) # (!\U1|cic|cic1|int3|data_out [29] & ((!\U1|cic|cic1|int3|data_out[28]~95 ) # 
// (!\U1|cic|cic1|int2|data_out [29]))))

	.dataa(\U1|cic|cic1|int3|data_out [29]),
	.datab(\U1|cic|cic1|int2|data_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[28]~95 ),
	.combout(\U1|cic|cic1|int3|data_out[29]~96_combout ),
	.cout(\U1|cic|cic1|int3|data_out[29]~97 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[29]~96 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N7
dffeas \U1|cic|cic1|int3|data_out[29] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[29]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[29] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N10
cycloneive_lcell_comb \U1|dp_mod|r4|Q[8]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[8]~feeder_combout  = \U1|cic|cic1|int3|data_out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [29]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N11
dffeas \U1|dp_mod|r4|Q[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N6
cycloneive_lcell_comb \U1|dp_mod|r5|Q[8]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[8]~feeder_combout  = \U1|dp_mod|r4|Q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [8]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N7
dffeas \U1|dp_mod|r5|Q[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[30]~98 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[30]~98_combout  = ((\U1|cic|cic1|RINT|data_out [20] $ (\U1|cic|cic1|int1|data_out [30] $ (!\U1|cic|cic1|int1|data_out[29]~97 )))) # (GND)
// \U1|cic|cic1|int1|data_out[30]~99  = CARRY((\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [30]) # (!\U1|cic|cic1|int1|data_out[29]~97 ))) # (!\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out [30] & 
// !\U1|cic|cic1|int1|data_out[29]~97 )))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[29]~97 ),
	.combout(\U1|cic|cic1|int1|data_out[30]~98_combout ),
	.cout(\U1|cic|cic1|int1|data_out[30]~99 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[30]~98 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N9
dffeas \U1|cic|cic1|int1|data_out[30] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[30]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[30] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[30]~98 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[30]~98_combout  = ((\U1|cic|cic1|int1|data_out [30] $ (\U1|cic|cic1|int2|data_out [30] $ (!\U1|cic|cic1|int2|data_out[29]~97 )))) # (GND)
// \U1|cic|cic1|int2|data_out[30]~99  = CARRY((\U1|cic|cic1|int1|data_out [30] & ((\U1|cic|cic1|int2|data_out [30]) # (!\U1|cic|cic1|int2|data_out[29]~97 ))) # (!\U1|cic|cic1|int1|data_out [30] & (\U1|cic|cic1|int2|data_out [30] & 
// !\U1|cic|cic1|int2|data_out[29]~97 )))

	.dataa(\U1|cic|cic1|int1|data_out [30]),
	.datab(\U1|cic|cic1|int2|data_out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[29]~97 ),
	.combout(\U1|cic|cic1|int2|data_out[30]~98_combout ),
	.cout(\U1|cic|cic1|int2|data_out[30]~99 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[30]~98 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N9
dffeas \U1|cic|cic1|int2|data_out[30] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[30]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[30] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[30]~98 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[30]~98_combout  = ((\U1|cic|cic1|int2|data_out [30] $ (\U1|cic|cic1|int3|data_out [30] $ (!\U1|cic|cic1|int3|data_out[29]~97 )))) # (GND)
// \U1|cic|cic1|int3|data_out[30]~99  = CARRY((\U1|cic|cic1|int2|data_out [30] & ((\U1|cic|cic1|int3|data_out [30]) # (!\U1|cic|cic1|int3|data_out[29]~97 ))) # (!\U1|cic|cic1|int2|data_out [30] & (\U1|cic|cic1|int3|data_out [30] & 
// !\U1|cic|cic1|int3|data_out[29]~97 )))

	.dataa(\U1|cic|cic1|int2|data_out [30]),
	.datab(\U1|cic|cic1|int3|data_out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[29]~97 ),
	.combout(\U1|cic|cic1|int3|data_out[30]~98_combout ),
	.cout(\U1|cic|cic1|int3|data_out[30]~99 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[30]~98 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N9
dffeas \U1|cic|cic1|int3|data_out[30] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[30]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[30] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneive_lcell_comb \U1|dp_mod|r4|Q[9]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[9]~feeder_combout  = \U1|cic|cic1|int3|data_out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int3|data_out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \U1|dp_mod|r4|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N29
dffeas \U1|dp_mod|r4|Q[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneive_lcell_comb \U1|dp_mod|r5|Q[9]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[9]~feeder_combout  = \U1|dp_mod|r4|Q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [9]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N27
dffeas \U1|dp_mod|r5|Q[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N10
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[31]~100 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[31]~100_combout  = (\U1|cic|cic1|int1|data_out [31] & ((\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out[30]~99  & VCC)) # (!\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[30]~99 )))) # 
// (!\U1|cic|cic1|int1|data_out [31] & ((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out[30]~99 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out[30]~99 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[31]~101  = CARRY((\U1|cic|cic1|int1|data_out [31] & (!\U1|cic|cic1|RINT|data_out [20] & !\U1|cic|cic1|int1|data_out[30]~99 )) # (!\U1|cic|cic1|int1|data_out [31] & ((!\U1|cic|cic1|int1|data_out[30]~99 ) # 
// (!\U1|cic|cic1|RINT|data_out [20]))))

	.dataa(\U1|cic|cic1|int1|data_out [31]),
	.datab(\U1|cic|cic1|RINT|data_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[30]~99 ),
	.combout(\U1|cic|cic1|int1|data_out[31]~100_combout ),
	.cout(\U1|cic|cic1|int1|data_out[31]~101 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[31]~100 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N11
dffeas \U1|cic|cic1|int1|data_out[31] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[31]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[31] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[31]~100 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[31]~100_combout  = (\U1|cic|cic1|int2|data_out [31] & ((\U1|cic|cic1|int1|data_out [31] & (\U1|cic|cic1|int2|data_out[30]~99  & VCC)) # (!\U1|cic|cic1|int1|data_out [31] & (!\U1|cic|cic1|int2|data_out[30]~99 )))) # 
// (!\U1|cic|cic1|int2|data_out [31] & ((\U1|cic|cic1|int1|data_out [31] & (!\U1|cic|cic1|int2|data_out[30]~99 )) # (!\U1|cic|cic1|int1|data_out [31] & ((\U1|cic|cic1|int2|data_out[30]~99 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[31]~101  = CARRY((\U1|cic|cic1|int2|data_out [31] & (!\U1|cic|cic1|int1|data_out [31] & !\U1|cic|cic1|int2|data_out[30]~99 )) # (!\U1|cic|cic1|int2|data_out [31] & ((!\U1|cic|cic1|int2|data_out[30]~99 ) # 
// (!\U1|cic|cic1|int1|data_out [31]))))

	.dataa(\U1|cic|cic1|int2|data_out [31]),
	.datab(\U1|cic|cic1|int1|data_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[30]~99 ),
	.combout(\U1|cic|cic1|int2|data_out[31]~100_combout ),
	.cout(\U1|cic|cic1|int2|data_out[31]~101 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[31]~100 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N11
dffeas \U1|cic|cic1|int2|data_out[31] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[31]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[31] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[31]~100 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[31]~100_combout  = (\U1|cic|cic1|int3|data_out [31] & ((\U1|cic|cic1|int2|data_out [31] & (\U1|cic|cic1|int3|data_out[30]~99  & VCC)) # (!\U1|cic|cic1|int2|data_out [31] & (!\U1|cic|cic1|int3|data_out[30]~99 )))) # 
// (!\U1|cic|cic1|int3|data_out [31] & ((\U1|cic|cic1|int2|data_out [31] & (!\U1|cic|cic1|int3|data_out[30]~99 )) # (!\U1|cic|cic1|int2|data_out [31] & ((\U1|cic|cic1|int3|data_out[30]~99 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[31]~101  = CARRY((\U1|cic|cic1|int3|data_out [31] & (!\U1|cic|cic1|int2|data_out [31] & !\U1|cic|cic1|int3|data_out[30]~99 )) # (!\U1|cic|cic1|int3|data_out [31] & ((!\U1|cic|cic1|int3|data_out[30]~99 ) # 
// (!\U1|cic|cic1|int2|data_out [31]))))

	.dataa(\U1|cic|cic1|int3|data_out [31]),
	.datab(\U1|cic|cic1|int2|data_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[30]~99 ),
	.combout(\U1|cic|cic1|int3|data_out[31]~100_combout ),
	.cout(\U1|cic|cic1|int3|data_out[31]~101 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[31]~100 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N11
dffeas \U1|cic|cic1|int3|data_out[31] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[31]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[31] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \U1|dp_mod|r4|Q[10]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[10]~feeder_combout  = \U1|cic|cic1|int3|data_out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [31]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N13
dffeas \U1|dp_mod|r4|Q[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \U1|dp_mod|r5|Q[10]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[10]~feeder_combout  = \U1|dp_mod|r4|Q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [10]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N21
dffeas \U1|dp_mod|r5|Q[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[32]~102 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[32]~102_combout  = ((\U1|cic|cic1|RINT|data_out [20] $ (\U1|cic|cic1|int1|data_out [32] $ (!\U1|cic|cic1|int1|data_out[31]~101 )))) # (GND)
// \U1|cic|cic1|int1|data_out[32]~103  = CARRY((\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [32]) # (!\U1|cic|cic1|int1|data_out[31]~101 ))) # (!\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out [32] & 
// !\U1|cic|cic1|int1|data_out[31]~101 )))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[31]~101 ),
	.combout(\U1|cic|cic1|int1|data_out[32]~102_combout ),
	.cout(\U1|cic|cic1|int1|data_out[32]~103 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[32]~102 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[32]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N13
dffeas \U1|cic|cic1|int1|data_out[32] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[32]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[32] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[32]~102 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[32]~102_combout  = ((\U1|cic|cic1|int1|data_out [32] $ (\U1|cic|cic1|int2|data_out [32] $ (!\U1|cic|cic1|int2|data_out[31]~101 )))) # (GND)
// \U1|cic|cic1|int2|data_out[32]~103  = CARRY((\U1|cic|cic1|int1|data_out [32] & ((\U1|cic|cic1|int2|data_out [32]) # (!\U1|cic|cic1|int2|data_out[31]~101 ))) # (!\U1|cic|cic1|int1|data_out [32] & (\U1|cic|cic1|int2|data_out [32] & 
// !\U1|cic|cic1|int2|data_out[31]~101 )))

	.dataa(\U1|cic|cic1|int1|data_out [32]),
	.datab(\U1|cic|cic1|int2|data_out [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[31]~101 ),
	.combout(\U1|cic|cic1|int2|data_out[32]~102_combout ),
	.cout(\U1|cic|cic1|int2|data_out[32]~103 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[32]~102 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[32]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \U1|cic|cic1|int2|data_out[32] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[32]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[32] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[32]~102 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[32]~102_combout  = ((\U1|cic|cic1|int2|data_out [32] $ (\U1|cic|cic1|int3|data_out [32] $ (!\U1|cic|cic1|int3|data_out[31]~101 )))) # (GND)
// \U1|cic|cic1|int3|data_out[32]~103  = CARRY((\U1|cic|cic1|int2|data_out [32] & ((\U1|cic|cic1|int3|data_out [32]) # (!\U1|cic|cic1|int3|data_out[31]~101 ))) # (!\U1|cic|cic1|int2|data_out [32] & (\U1|cic|cic1|int3|data_out [32] & 
// !\U1|cic|cic1|int3|data_out[31]~101 )))

	.dataa(\U1|cic|cic1|int2|data_out [32]),
	.datab(\U1|cic|cic1|int3|data_out [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[31]~101 ),
	.combout(\U1|cic|cic1|int3|data_out[32]~102_combout ),
	.cout(\U1|cic|cic1|int3|data_out[32]~103 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[32]~102 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[32]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N13
dffeas \U1|cic|cic1|int3|data_out[32] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[32]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[32] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneive_lcell_comb \U1|dp_mod|r4|Q[11]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[11]~feeder_combout  = \U1|cic|cic1|int3|data_out [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [32]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N29
dffeas \U1|dp_mod|r4|Q[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \U1|dp_mod|r5|Q[11]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[11]~feeder_combout  = \U1|dp_mod|r4|Q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [11]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N9
dffeas \U1|dp_mod|r5|Q[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[33]~104 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[33]~104_combout  = (\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [33] & (\U1|cic|cic1|int1|data_out[32]~103  & VCC)) # (!\U1|cic|cic1|int1|data_out [33] & (!\U1|cic|cic1|int1|data_out[32]~103 )))) # 
// (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [33] & (!\U1|cic|cic1|int1|data_out[32]~103 )) # (!\U1|cic|cic1|int1|data_out [33] & ((\U1|cic|cic1|int1|data_out[32]~103 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[33]~105  = CARRY((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out [33] & !\U1|cic|cic1|int1|data_out[32]~103 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((!\U1|cic|cic1|int1|data_out[32]~103 ) # 
// (!\U1|cic|cic1|int1|data_out [33]))))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[32]~103 ),
	.combout(\U1|cic|cic1|int1|data_out[33]~104_combout ),
	.cout(\U1|cic|cic1|int1|data_out[33]~105 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[33]~104 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[33]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N15
dffeas \U1|cic|cic1|int1|data_out[33] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[33]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[33] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[33]~104 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[33]~104_combout  = (\U1|cic|cic1|int1|data_out [33] & ((\U1|cic|cic1|int2|data_out [33] & (\U1|cic|cic1|int2|data_out[32]~103  & VCC)) # (!\U1|cic|cic1|int2|data_out [33] & (!\U1|cic|cic1|int2|data_out[32]~103 )))) # 
// (!\U1|cic|cic1|int1|data_out [33] & ((\U1|cic|cic1|int2|data_out [33] & (!\U1|cic|cic1|int2|data_out[32]~103 )) # (!\U1|cic|cic1|int2|data_out [33] & ((\U1|cic|cic1|int2|data_out[32]~103 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[33]~105  = CARRY((\U1|cic|cic1|int1|data_out [33] & (!\U1|cic|cic1|int2|data_out [33] & !\U1|cic|cic1|int2|data_out[32]~103 )) # (!\U1|cic|cic1|int1|data_out [33] & ((!\U1|cic|cic1|int2|data_out[32]~103 ) # 
// (!\U1|cic|cic1|int2|data_out [33]))))

	.dataa(\U1|cic|cic1|int1|data_out [33]),
	.datab(\U1|cic|cic1|int2|data_out [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[32]~103 ),
	.combout(\U1|cic|cic1|int2|data_out[33]~104_combout ),
	.cout(\U1|cic|cic1|int2|data_out[33]~105 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[33]~104 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[33]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \U1|cic|cic1|int2|data_out[33] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[33]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[33] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[33]~104 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[33]~104_combout  = (\U1|cic|cic1|int2|data_out [33] & ((\U1|cic|cic1|int3|data_out [33] & (\U1|cic|cic1|int3|data_out[32]~103  & VCC)) # (!\U1|cic|cic1|int3|data_out [33] & (!\U1|cic|cic1|int3|data_out[32]~103 )))) # 
// (!\U1|cic|cic1|int2|data_out [33] & ((\U1|cic|cic1|int3|data_out [33] & (!\U1|cic|cic1|int3|data_out[32]~103 )) # (!\U1|cic|cic1|int3|data_out [33] & ((\U1|cic|cic1|int3|data_out[32]~103 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[33]~105  = CARRY((\U1|cic|cic1|int2|data_out [33] & (!\U1|cic|cic1|int3|data_out [33] & !\U1|cic|cic1|int3|data_out[32]~103 )) # (!\U1|cic|cic1|int2|data_out [33] & ((!\U1|cic|cic1|int3|data_out[32]~103 ) # 
// (!\U1|cic|cic1|int3|data_out [33]))))

	.dataa(\U1|cic|cic1|int2|data_out [33]),
	.datab(\U1|cic|cic1|int3|data_out [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[32]~103 ),
	.combout(\U1|cic|cic1|int3|data_out[33]~104_combout ),
	.cout(\U1|cic|cic1|int3|data_out[33]~105 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[33]~104 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[33]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N15
dffeas \U1|cic|cic1|int3|data_out[33] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[33]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[33] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \U1|dp_mod|r4|Q[12]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[12]~feeder_combout  = \U1|cic|cic1|int3|data_out [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [33]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N19
dffeas \U1|dp_mod|r4|Q[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneive_lcell_comb \U1|dp_mod|r5|Q[12]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[12]~feeder_combout  = \U1|dp_mod|r4|Q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [12]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N27
dffeas \U1|dp_mod|r5|Q[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[34]~106 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[34]~106_combout  = ((\U1|cic|cic1|RINT|data_out [20] $ (\U1|cic|cic1|int1|data_out [34] $ (!\U1|cic|cic1|int1|data_out[33]~105 )))) # (GND)
// \U1|cic|cic1|int1|data_out[34]~107  = CARRY((\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [34]) # (!\U1|cic|cic1|int1|data_out[33]~105 ))) # (!\U1|cic|cic1|RINT|data_out [20] & (\U1|cic|cic1|int1|data_out [34] & 
// !\U1|cic|cic1|int1|data_out[33]~105 )))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[33]~105 ),
	.combout(\U1|cic|cic1|int1|data_out[34]~106_combout ),
	.cout(\U1|cic|cic1|int1|data_out[34]~107 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[34]~106 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int1|data_out[34]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N17
dffeas \U1|cic|cic1|int1|data_out[34] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[34]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[34] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[34]~106 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[34]~106_combout  = ((\U1|cic|cic1|int1|data_out [34] $ (\U1|cic|cic1|int2|data_out [34] $ (!\U1|cic|cic1|int2|data_out[33]~105 )))) # (GND)
// \U1|cic|cic1|int2|data_out[34]~107  = CARRY((\U1|cic|cic1|int1|data_out [34] & ((\U1|cic|cic1|int2|data_out [34]) # (!\U1|cic|cic1|int2|data_out[33]~105 ))) # (!\U1|cic|cic1|int1|data_out [34] & (\U1|cic|cic1|int2|data_out [34] & 
// !\U1|cic|cic1|int2|data_out[33]~105 )))

	.dataa(\U1|cic|cic1|int1|data_out [34]),
	.datab(\U1|cic|cic1|int2|data_out [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[33]~105 ),
	.combout(\U1|cic|cic1|int2|data_out[34]~106_combout ),
	.cout(\U1|cic|cic1|int2|data_out[34]~107 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[34]~106 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int2|data_out[34]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \U1|cic|cic1|int2|data_out[34] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[34]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[34] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[34]~106 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[34]~106_combout  = ((\U1|cic|cic1|int2|data_out [34] $ (\U1|cic|cic1|int3|data_out [34] $ (!\U1|cic|cic1|int3|data_out[33]~105 )))) # (GND)
// \U1|cic|cic1|int3|data_out[34]~107  = CARRY((\U1|cic|cic1|int2|data_out [34] & ((\U1|cic|cic1|int3|data_out [34]) # (!\U1|cic|cic1|int3|data_out[33]~105 ))) # (!\U1|cic|cic1|int2|data_out [34] & (\U1|cic|cic1|int3|data_out [34] & 
// !\U1|cic|cic1|int3|data_out[33]~105 )))

	.dataa(\U1|cic|cic1|int2|data_out [34]),
	.datab(\U1|cic|cic1|int3|data_out [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[33]~105 ),
	.combout(\U1|cic|cic1|int3|data_out[34]~106_combout ),
	.cout(\U1|cic|cic1|int3|data_out[34]~107 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[34]~106 .lut_mask = 16'h698E;
defparam \U1|cic|cic1|int3|data_out[34]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \U1|cic|cic1|int3|data_out[34] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[34]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[34] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \U1|dp_mod|r4|Q[13]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[13]~feeder_combout  = \U1|cic|cic1|int3|data_out [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [34]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N13
dffeas \U1|dp_mod|r4|Q[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[13] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneive_lcell_comb \U1|dp_mod|r5|Q[13]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[13]~feeder_combout  = \U1|dp_mod|r4|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [13]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N5
dffeas \U1|dp_mod|r5|Q[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[13] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N18
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[35]~108 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[35]~108_combout  = (\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [35] & (\U1|cic|cic1|int1|data_out[34]~107  & VCC)) # (!\U1|cic|cic1|int1|data_out [35] & (!\U1|cic|cic1|int1|data_out[34]~107 )))) # 
// (!\U1|cic|cic1|RINT|data_out [20] & ((\U1|cic|cic1|int1|data_out [35] & (!\U1|cic|cic1|int1|data_out[34]~107 )) # (!\U1|cic|cic1|int1|data_out [35] & ((\U1|cic|cic1|int1|data_out[34]~107 ) # (GND)))))
// \U1|cic|cic1|int1|data_out[35]~109  = CARRY((\U1|cic|cic1|RINT|data_out [20] & (!\U1|cic|cic1|int1|data_out [35] & !\U1|cic|cic1|int1|data_out[34]~107 )) # (!\U1|cic|cic1|RINT|data_out [20] & ((!\U1|cic|cic1|int1|data_out[34]~107 ) # 
// (!\U1|cic|cic1|int1|data_out [35]))))

	.dataa(\U1|cic|cic1|RINT|data_out [20]),
	.datab(\U1|cic|cic1|int1|data_out [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int1|data_out[34]~107 ),
	.combout(\U1|cic|cic1|int1|data_out[35]~108_combout ),
	.cout(\U1|cic|cic1|int1|data_out[35]~109 ));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[35]~108 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int1|data_out[35]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N19
dffeas \U1|cic|cic1|int1|data_out[35] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[35]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[35] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[35]~108 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[35]~108_combout  = (\U1|cic|cic1|int2|data_out [35] & ((\U1|cic|cic1|int1|data_out [35] & (\U1|cic|cic1|int2|data_out[34]~107  & VCC)) # (!\U1|cic|cic1|int1|data_out [35] & (!\U1|cic|cic1|int2|data_out[34]~107 )))) # 
// (!\U1|cic|cic1|int2|data_out [35] & ((\U1|cic|cic1|int1|data_out [35] & (!\U1|cic|cic1|int2|data_out[34]~107 )) # (!\U1|cic|cic1|int1|data_out [35] & ((\U1|cic|cic1|int2|data_out[34]~107 ) # (GND)))))
// \U1|cic|cic1|int2|data_out[35]~109  = CARRY((\U1|cic|cic1|int2|data_out [35] & (!\U1|cic|cic1|int1|data_out [35] & !\U1|cic|cic1|int2|data_out[34]~107 )) # (!\U1|cic|cic1|int2|data_out [35] & ((!\U1|cic|cic1|int2|data_out[34]~107 ) # 
// (!\U1|cic|cic1|int1|data_out [35]))))

	.dataa(\U1|cic|cic1|int2|data_out [35]),
	.datab(\U1|cic|cic1|int1|data_out [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int2|data_out[34]~107 ),
	.combout(\U1|cic|cic1|int2|data_out[35]~108_combout ),
	.cout(\U1|cic|cic1|int2|data_out[35]~109 ));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[35]~108 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int2|data_out[35]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \U1|cic|cic1|int2|data_out[35] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[35]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[35] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[35]~108 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[35]~108_combout  = (\U1|cic|cic1|int3|data_out [35] & ((\U1|cic|cic1|int2|data_out [35] & (\U1|cic|cic1|int3|data_out[34]~107  & VCC)) # (!\U1|cic|cic1|int2|data_out [35] & (!\U1|cic|cic1|int3|data_out[34]~107 )))) # 
// (!\U1|cic|cic1|int3|data_out [35] & ((\U1|cic|cic1|int2|data_out [35] & (!\U1|cic|cic1|int3|data_out[34]~107 )) # (!\U1|cic|cic1|int2|data_out [35] & ((\U1|cic|cic1|int3|data_out[34]~107 ) # (GND)))))
// \U1|cic|cic1|int3|data_out[35]~109  = CARRY((\U1|cic|cic1|int3|data_out [35] & (!\U1|cic|cic1|int2|data_out [35] & !\U1|cic|cic1|int3|data_out[34]~107 )) # (!\U1|cic|cic1|int3|data_out [35] & ((!\U1|cic|cic1|int3|data_out[34]~107 ) # 
// (!\U1|cic|cic1|int2|data_out [35]))))

	.dataa(\U1|cic|cic1|int3|data_out [35]),
	.datab(\U1|cic|cic1|int2|data_out [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|cic|cic1|int3|data_out[34]~107 ),
	.combout(\U1|cic|cic1|int3|data_out[35]~108_combout ),
	.cout(\U1|cic|cic1|int3|data_out[35]~109 ));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[35]~108 .lut_mask = 16'h9617;
defparam \U1|cic|cic1|int3|data_out[35]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N19
dffeas \U1|cic|cic1|int3|data_out[35] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[35]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[35] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \U1|dp_mod|r4|Q[14]~feeder (
// Equation(s):
// \U1|dp_mod|r4|Q[14]~feeder_combout  = \U1|cic|cic1|int3|data_out [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cic|cic1|int3|data_out [35]),
	.cin(gnd),
	.combout(\U1|dp_mod|r4|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r4|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N11
dffeas \U1|dp_mod|r4|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r4|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \U1|dp_mod|r5|Q[14]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[14]~feeder_combout  = \U1|dp_mod|r4|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [14]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N15
dffeas \U1|dp_mod|r5|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \U1|cic|cic1|int1|data_out[36]~110 (
// Equation(s):
// \U1|cic|cic1|int1|data_out[36]~110_combout  = \U1|cic|cic1|int1|data_out [36] $ (\U1|cic|cic1|int1|data_out[35]~109  $ (!\U1|cic|cic1|RINT|data_out [20]))

	.dataa(gnd),
	.datab(\U1|cic|cic1|int1|data_out [36]),
	.datac(gnd),
	.datad(\U1|cic|cic1|RINT|data_out [20]),
	.cin(\U1|cic|cic1|int1|data_out[35]~109 ),
	.combout(\U1|cic|cic1|int1|data_out[36]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[36]~110 .lut_mask = 16'h3CC3;
defparam \U1|cic|cic1|int1|data_out[36]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y45_N21
dffeas \U1|cic|cic1|int1|data_out[36] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int1|data_out[36]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int1|data_out[37]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int1|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int1|data_out[36] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int1|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \U1|cic|cic1|int2|data_out[36]~110 (
// Equation(s):
// \U1|cic|cic1|int2|data_out[36]~110_combout  = \U1|cic|cic1|int2|data_out [36] $ (\U1|cic|cic1|int2|data_out[35]~109  $ (!\U1|cic|cic1|int1|data_out [36]))

	.dataa(gnd),
	.datab(\U1|cic|cic1|int2|data_out [36]),
	.datac(gnd),
	.datad(\U1|cic|cic1|int1|data_out [36]),
	.cin(\U1|cic|cic1|int2|data_out[35]~109 ),
	.combout(\U1|cic|cic1|int2|data_out[36]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[36]~110 .lut_mask = 16'h3CC3;
defparam \U1|cic|cic1|int2|data_out[36]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N21
dffeas \U1|cic|cic1|int2|data_out[36] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int2|data_out[36]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int2|data_out[23]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int2|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int2|data_out[36] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int2|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
cycloneive_lcell_comb \U1|cic|cic1|int3|data_out[36]~110 (
// Equation(s):
// \U1|cic|cic1|int3|data_out[36]~110_combout  = \U1|cic|cic1|int3|data_out [36] $ (\U1|cic|cic1|int3|data_out[35]~109  $ (!\U1|cic|cic1|int2|data_out [36]))

	.dataa(gnd),
	.datab(\U1|cic|cic1|int3|data_out [36]),
	.datac(gnd),
	.datad(\U1|cic|cic1|int2|data_out [36]),
	.cin(\U1|cic|cic1|int3|data_out[35]~109 ),
	.combout(\U1|cic|cic1|int3|data_out[36]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[36]~110 .lut_mask = 16'h3CC3;
defparam \U1|cic|cic1|int3|data_out[36]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y45_N21
dffeas \U1|cic|cic1|int3|data_out[36] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|data_out[36]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|C2|reg_array_confregs[10][0]~q ),
	.sload(gnd),
	.ena(\U1|cic|cic1|int3|data_out[26]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|data_out[36] .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N11
dffeas \U1|dp_mod|r4|Q[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|cic|cic1|int3|data_out [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r4|Q[15] .is_wysiwyg = "true";
defparam \U1|dp_mod|r4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
cycloneive_lcell_comb \U1|dp_mod|r5|Q[15]~feeder (
// Equation(s):
// \U1|dp_mod|r5|Q[15]~feeder_combout  = \U1|dp_mod|r4|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r4|Q [15]),
	.cin(gnd),
	.combout(\U1|dp_mod|r5|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r5|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N31
dffeas \U1|dp_mod|r5|Q[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r5|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r5|Q[15] .is_wysiwyg = "true";
defparam \U1|dp_mod|r5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X71_Y43_N0
cycloneive_mac_mult \U1|dp_mod|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\U2|C2|reg_array_confregs[7][7]~q ,\U2|C2|reg_array_confregs[7][6]~q ,\U2|C2|reg_array_confregs[7][5]~q ,\U2|C2|reg_array_confregs[7][4]~q ,\U2|C2|reg_array_confregs[7][3]~q ,\U2|C2|reg_array_confregs[7][2]~q ,\U2|C2|reg_array_confregs[7][1]~q ,
\U2|C2|reg_array_confregs[7][0]~q ,\U2|C2|reg_array_confregs[6][7]~q ,\U2|C2|reg_array_confregs[6][6]~q ,\U2|C2|reg_array_confregs[6][5]~q ,\U2|C2|reg_array_confregs[6][4]~q ,\U2|C2|reg_array_confregs[6][3]~q ,\U2|C2|reg_array_confregs[6][2]~q ,
\U2|C2|reg_array_confregs[6][1]~q ,\U2|C2|reg_array_confregs[6][0]~q ,gnd}),
	.datab({\U1|dp_mod|r5|Q [15],\U1|dp_mod|r5|Q [14],\U1|dp_mod|r5|Q [13],\U1|dp_mod|r5|Q [12],\U1|dp_mod|r5|Q [11],\U1|dp_mod|r5|Q [10],\U1|dp_mod|r5|Q [9],\U1|dp_mod|r5|Q [8],\U1|dp_mod|r5|Q [7],\U1|dp_mod|r5|Q [6],\U1|dp_mod|r5|Q [5],\U1|dp_mod|r5|Q [4],\U1|dp_mod|r5|Q [3],\U1|dp_mod|r5|Q [2],\U1|dp_mod|r5|Q [1],\U1|dp_mod|r5|Q [0],
gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .datab_clock = "0";
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \U1|dp_mod|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y43_N2
cycloneive_mac_out \U1|dp_mod|Mult1|auto_generated|mac_out2 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT31 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT29 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT26 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT25 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT17 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT13 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT9 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~dataout ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~2 ,
\U1|dp_mod|Mult1|auto_generated|mac_mult1~1 ,\U1|dp_mod|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \U1|dp_mod|Mult1|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: FF_X70_Y49_N23
dffeas \U1|dp_mod|r8|Q[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N22
cycloneive_lcell_comb \U1|dp_mod|m2|out[1]~1 (
// Equation(s):
// \U1|dp_mod|m2|out[1]~1_combout  = (\U1|dp_mod|r8|Q [2] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [2]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[1]~1 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N29
dffeas \U1|dp_mod|r8|Q[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N28
cycloneive_lcell_comb \U1|dp_mod|m2|out[2]~2 (
// Equation(s):
// \U1|dp_mod|m2|out[2]~2_combout  = (\U1|dp_mod|r8|Q [3] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [3]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[2]~2 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N11
dffeas \U1|dp_mod|r8|Q[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N10
cycloneive_lcell_comb \U1|dp_mod|m2|out[3]~3 (
// Equation(s):
// \U1|dp_mod|m2|out[3]~3_combout  = (\U1|dp_mod|r8|Q [4] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [4]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[3]~3 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N5
dffeas \U1|dp_mod|r8|Q[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N4
cycloneive_lcell_comb \U1|dp_mod|m2|out[4]~4 (
// Equation(s):
// \U1|dp_mod|m2|out[4]~4_combout  = (\U1|dp_mod|r8|Q [5] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [5]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[4]~4 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N15
dffeas \U1|dp_mod|r8|Q[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N14
cycloneive_lcell_comb \U1|dp_mod|m2|out[5]~5 (
// Equation(s):
// \U1|dp_mod|m2|out[5]~5_combout  = (\U1|dp_mod|r8|Q [6] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [6]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[5]~5 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N17
dffeas \U1|dp_mod|r8|Q[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N16
cycloneive_lcell_comb \U1|dp_mod|m2|out[6]~6 (
// Equation(s):
// \U1|dp_mod|m2|out[6]~6_combout  = (\U1|dp_mod|r8|Q [7] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [7]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[6]~6 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N7
dffeas \U1|dp_mod|r8|Q[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N6
cycloneive_lcell_comb \U1|dp_mod|m2|out[7]~7 (
// Equation(s):
// \U1|dp_mod|m2|out[7]~7_combout  = (\U1|dp_mod|r8|Q [8] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [8]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[7]~7 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N21
dffeas \U1|dp_mod|r8|Q[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N20
cycloneive_lcell_comb \U1|dp_mod|m2|out[8]~8 (
// Equation(s):
// \U1|dp_mod|m2|out[8]~8_combout  = (\U1|dp_mod|r8|Q [9] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [9]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[8]~8 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N3
dffeas \U1|dp_mod|r8|Q[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N2
cycloneive_lcell_comb \U1|dp_mod|m2|out[9]~9 (
// Equation(s):
// \U1|dp_mod|m2|out[9]~9_combout  = (\U1|dp_mod|r8|Q [10] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [10]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[9]~9 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N25
dffeas \U1|dp_mod|r8|Q[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N24
cycloneive_lcell_comb \U1|dp_mod|m2|out[10]~10 (
// Equation(s):
// \U1|dp_mod|m2|out[10]~10_combout  = (\U1|dp_mod|r8|Q [11] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [11]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[10]~10 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N27
dffeas \U1|dp_mod|r8|Q[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N26
cycloneive_lcell_comb \U1|dp_mod|m2|out[11]~11 (
// Equation(s):
// \U1|dp_mod|m2|out[11]~11_combout  = (\U1|dp_mod|r8|Q [12] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [12]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[11]~11 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N9
dffeas \U1|dp_mod|r8|Q[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[13] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N8
cycloneive_lcell_comb \U1|dp_mod|m2|out[12]~12 (
// Equation(s):
// \U1|dp_mod|m2|out[12]~12_combout  = (\U1|dp_mod|r8|Q [13] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [13]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[12]~12 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N31
dffeas \U1|dp_mod|r8|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N30
cycloneive_lcell_comb \U1|dp_mod|m2|out[13]~13 (
// Equation(s):
// \U1|dp_mod|m2|out[13]~13_combout  = (\U1|dp_mod|r8|Q [14] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [14]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[13]~13 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N12
cycloneive_lcell_comb \U1|dp_mod|r8|Q[15]~0 (
// Equation(s):
// \U1|dp_mod|r8|Q[15]~0_combout  = !\U1|dp_mod|r7|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r7|Q [15]),
	.cin(gnd),
	.combout(\U1|dp_mod|r8|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[15]~0 .lut_mask = 16'h00FF;
defparam \U1|dp_mod|r8|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N13
dffeas \U1|dp_mod|r8|Q[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r8|Q[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[15] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N18
cycloneive_lcell_comb \U1|dp_mod|m2|out[14]~14 (
// Equation(s):
// \U1|dp_mod|m2|out[14]~14_combout  = (\U1|dp_mod|r8|Q [15] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(\U1|dp_mod|r8|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[14]~14 .lut_mask = 16'h00AA;
defparam \U1|dp_mod|m2|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \U1|dp_mod|m1|out[1]~1 (
// Equation(s):
// \U1|dp_mod|m1|out[1]~1_combout  = (\U2|C2|reg_array_confregs[8][1]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][1]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[1]~1 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \U1|dp_mod|m1|out[2]~2 (
// Equation(s):
// \U1|dp_mod|m1|out[2]~2_combout  = (\U2|C2|reg_array_confregs[8][2]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[2]~2 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneive_lcell_comb \U1|dp_mod|m1|out[3]~3 (
// Equation(s):
// \U1|dp_mod|m1|out[3]~3_combout  = (\U2|C2|reg_array_confregs[8][3]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][3]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[3]~3 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneive_lcell_comb \U1|dp_mod|m1|out[4]~4 (
// Equation(s):
// \U1|dp_mod|m1|out[4]~4_combout  = (\U2|C2|reg_array_confregs[8][4]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][4]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[4]~4 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \U1|dp_mod|m1|out[5]~5 (
// Equation(s):
// \U1|dp_mod|m1|out[5]~5_combout  = (\U2|C2|reg_array_confregs[8][5]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][5]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[5]~5 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \U1|dp_mod|m1|out[6]~6 (
// Equation(s):
// \U1|dp_mod|m1|out[6]~6_combout  = (\U2|C2|reg_array_confregs[8][6]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][6]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[6]~6 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneive_lcell_comb \U1|dp_mod|m1|out[7]~7 (
// Equation(s):
// \U1|dp_mod|m1|out[7]~7_combout  = (\U2|C2|reg_array_confregs[8][7]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][7]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[7]~7 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \U1|dp_mod|m1|out[8]~8 (
// Equation(s):
// \U1|dp_mod|m1|out[8]~8_combout  = (\U2|C2|reg_array_confregs[9][0]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][0]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[8]~8 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \U1|dp_mod|m1|out[9]~9 (
// Equation(s):
// \U1|dp_mod|m1|out[9]~9_combout  = (\U2|C2|reg_array_confregs[9][1]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][1]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[9]~9 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneive_lcell_comb \U1|dp_mod|m1|out[10]~10 (
// Equation(s):
// \U1|dp_mod|m1|out[10]~10_combout  = (\U2|C2|reg_array_confregs[9][2]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][2]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[10]~10 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneive_lcell_comb \U1|dp_mod|m1|out[11]~11 (
// Equation(s):
// \U1|dp_mod|m1|out[11]~11_combout  = (\U2|C2|reg_array_confregs[9][3]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][3]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[11]~11 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \U1|dp_mod|m1|out[12]~12 (
// Equation(s):
// \U1|dp_mod|m1|out[12]~12_combout  = (\U2|C2|reg_array_confregs[9][4]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][4]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[12]~12 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneive_lcell_comb \U1|dp_mod|m1|out[13]~13 (
// Equation(s):
// \U1|dp_mod|m1|out[13]~13_combout  = (\U2|C2|reg_array_confregs[9][5]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][5]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[13]~13 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \U1|dp_mod|m1|out[14]~14 (
// Equation(s):
// \U1|dp_mod|m1|out[14]~14_combout  = (\U2|C2|reg_array_confregs[9][6]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][6]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[14]~14 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneive_lcell_comb \U1|dp_mod|m1|out[15]~15 (
// Equation(s):
// \U1|dp_mod|m1|out[15]~15_combout  = (\U2|C2|reg_array_confregs[9][7]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[9][7]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[15]~15 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \U1|dp_mod|m1|out[0]~0 (
// Equation(s):
// \U1|dp_mod|m1|out[0]~0_combout  = (\U2|C2|reg_array_confregs[8][0]~q  & \U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C2|reg_array_confregs[8][0]~q ),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m1|out[0]~0 .lut_mask = 16'hF000;
defparam \U1|dp_mod|m1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y44_N0
cycloneive_mac_mult \U1|dp_mod|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\U1|dp_mod|m1|out[15]~15_combout ,\U1|dp_mod|m1|out[14]~14_combout ,\U1|dp_mod|m1|out[13]~13_combout ,\U1|dp_mod|m1|out[12]~12_combout ,\U1|dp_mod|m1|out[11]~11_combout ,\U1|dp_mod|m1|out[10]~10_combout ,\U1|dp_mod|m1|out[9]~9_combout ,
\U1|dp_mod|m1|out[8]~8_combout ,\U1|dp_mod|m1|out[7]~7_combout ,\U1|dp_mod|m1|out[6]~6_combout ,\U1|dp_mod|m1|out[5]~5_combout ,\U1|dp_mod|m1|out[4]~4_combout ,\U1|dp_mod|m1|out[3]~3_combout ,\U1|dp_mod|m1|out[2]~2_combout ,\U1|dp_mod|m1|out[1]~1_combout ,
\U1|dp_mod|m1|out[0]~0_combout ,gnd}),
	.datab({\U1|cic|cic1|int3|data_out [36],\U1|cic|cic1|int3|data_out [35],\U1|cic|cic1|int3|data_out [34],\U1|cic|cic1|int3|data_out [33],\U1|cic|cic1|int3|data_out [32],\U1|cic|cic1|int3|data_out [31],\U1|cic|cic1|int3|data_out [30],\U1|cic|cic1|int3|data_out [29],\U1|cic|cic1|int3|data_out [28],
\U1|cic|cic1|int3|data_out [27],\U1|cic|cic1|int3|data_out [26],\U1|cic|cic1|int3|data_out [25],\U1|cic|cic1|int3|data_out [24],\U1|cic|cic1|int3|data_out [23],\U1|cic|cic1|int3|data_out [22],\U1|cic|cic1|int3|data_out [21],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \U1|dp_mod|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y44_N2
cycloneive_mac_out \U1|dp_mod|Mult0|auto_generated|mac_out2 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~dataout ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~2 ,
\U1|dp_mod|Mult0|auto_generated|mac_mult1~1 ,\U1|dp_mod|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \U1|dp_mod|Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneive_lcell_comb \U1|dp_mod|r3|Q[0]~24 (
// Equation(s):
// \U1|dp_mod|r3|Q[0]~24_combout  = (\U1|dp_mod|r2|Q [0] & (\U2|C2|reg_array_confregs[3][0]~q  $ (VCC))) # (!\U1|dp_mod|r2|Q [0] & (\U2|C2|reg_array_confregs[3][0]~q  & VCC))
// \U1|dp_mod|r3|Q[0]~25  = CARRY((\U1|dp_mod|r2|Q [0] & \U2|C2|reg_array_confregs[3][0]~q ))

	.dataa(\U1|dp_mod|r2|Q [0]),
	.datab(\U2|C2|reg_array_confregs[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|dp_mod|r3|Q[0]~24_combout ),
	.cout(\U1|dp_mod|r3|Q[0]~25 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[0]~24 .lut_mask = 16'h6688;
defparam \U1|dp_mod|r3|Q[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneive_lcell_comb \U1|dp_mod|r3|Q[1]~26 (
// Equation(s):
// \U1|dp_mod|r3|Q[1]~26_combout  = (\U2|C2|reg_array_confregs[3][1]~q  & ((\U1|dp_mod|r2|Q [1] & (\U1|dp_mod|r3|Q[0]~25  & VCC)) # (!\U1|dp_mod|r2|Q [1] & (!\U1|dp_mod|r3|Q[0]~25 )))) # (!\U2|C2|reg_array_confregs[3][1]~q  & ((\U1|dp_mod|r2|Q [1] & 
// (!\U1|dp_mod|r3|Q[0]~25 )) # (!\U1|dp_mod|r2|Q [1] & ((\U1|dp_mod|r3|Q[0]~25 ) # (GND)))))
// \U1|dp_mod|r3|Q[1]~27  = CARRY((\U2|C2|reg_array_confregs[3][1]~q  & (!\U1|dp_mod|r2|Q [1] & !\U1|dp_mod|r3|Q[0]~25 )) # (!\U2|C2|reg_array_confregs[3][1]~q  & ((!\U1|dp_mod|r3|Q[0]~25 ) # (!\U1|dp_mod|r2|Q [1]))))

	.dataa(\U2|C2|reg_array_confregs[3][1]~q ),
	.datab(\U1|dp_mod|r2|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[0]~25 ),
	.combout(\U1|dp_mod|r3|Q[1]~26_combout ),
	.cout(\U1|dp_mod|r3|Q[1]~27 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[1]~26 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneive_lcell_comb \U1|dp_mod|r3|Q[2]~28 (
// Equation(s):
// \U1|dp_mod|r3|Q[2]~28_combout  = ((\U1|dp_mod|r2|Q [2] $ (\U2|C2|reg_array_confregs[3][2]~q  $ (!\U1|dp_mod|r3|Q[1]~27 )))) # (GND)
// \U1|dp_mod|r3|Q[2]~29  = CARRY((\U1|dp_mod|r2|Q [2] & ((\U2|C2|reg_array_confregs[3][2]~q ) # (!\U1|dp_mod|r3|Q[1]~27 ))) # (!\U1|dp_mod|r2|Q [2] & (\U2|C2|reg_array_confregs[3][2]~q  & !\U1|dp_mod|r3|Q[1]~27 )))

	.dataa(\U1|dp_mod|r2|Q [2]),
	.datab(\U2|C2|reg_array_confregs[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[1]~27 ),
	.combout(\U1|dp_mod|r3|Q[2]~28_combout ),
	.cout(\U1|dp_mod|r3|Q[2]~29 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[2]~28 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneive_lcell_comb \U1|dp_mod|r3|Q[3]~30 (
// Equation(s):
// \U1|dp_mod|r3|Q[3]~30_combout  = (\U2|C2|reg_array_confregs[3][3]~q  & ((\U1|dp_mod|r2|Q [3] & (\U1|dp_mod|r3|Q[2]~29  & VCC)) # (!\U1|dp_mod|r2|Q [3] & (!\U1|dp_mod|r3|Q[2]~29 )))) # (!\U2|C2|reg_array_confregs[3][3]~q  & ((\U1|dp_mod|r2|Q [3] & 
// (!\U1|dp_mod|r3|Q[2]~29 )) # (!\U1|dp_mod|r2|Q [3] & ((\U1|dp_mod|r3|Q[2]~29 ) # (GND)))))
// \U1|dp_mod|r3|Q[3]~31  = CARRY((\U2|C2|reg_array_confregs[3][3]~q  & (!\U1|dp_mod|r2|Q [3] & !\U1|dp_mod|r3|Q[2]~29 )) # (!\U2|C2|reg_array_confregs[3][3]~q  & ((!\U1|dp_mod|r3|Q[2]~29 ) # (!\U1|dp_mod|r2|Q [3]))))

	.dataa(\U2|C2|reg_array_confregs[3][3]~q ),
	.datab(\U1|dp_mod|r2|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[2]~29 ),
	.combout(\U1|dp_mod|r3|Q[3]~30_combout ),
	.cout(\U1|dp_mod|r3|Q[3]~31 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[3]~30 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneive_lcell_comb \U1|dp_mod|r3|Q[4]~32 (
// Equation(s):
// \U1|dp_mod|r3|Q[4]~32_combout  = ((\U1|dp_mod|r2|Q [4] $ (\U2|C2|reg_array_confregs[3][4]~q  $ (!\U1|dp_mod|r3|Q[3]~31 )))) # (GND)
// \U1|dp_mod|r3|Q[4]~33  = CARRY((\U1|dp_mod|r2|Q [4] & ((\U2|C2|reg_array_confregs[3][4]~q ) # (!\U1|dp_mod|r3|Q[3]~31 ))) # (!\U1|dp_mod|r2|Q [4] & (\U2|C2|reg_array_confregs[3][4]~q  & !\U1|dp_mod|r3|Q[3]~31 )))

	.dataa(\U1|dp_mod|r2|Q [4]),
	.datab(\U2|C2|reg_array_confregs[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[3]~31 ),
	.combout(\U1|dp_mod|r3|Q[4]~32_combout ),
	.cout(\U1|dp_mod|r3|Q[4]~33 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[4]~32 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneive_lcell_comb \U1|dp_mod|r3|Q[5]~34 (
// Equation(s):
// \U1|dp_mod|r3|Q[5]~34_combout  = (\U1|dp_mod|r2|Q [5] & ((\U2|C2|reg_array_confregs[3][5]~q  & (\U1|dp_mod|r3|Q[4]~33  & VCC)) # (!\U2|C2|reg_array_confregs[3][5]~q  & (!\U1|dp_mod|r3|Q[4]~33 )))) # (!\U1|dp_mod|r2|Q [5] & 
// ((\U2|C2|reg_array_confregs[3][5]~q  & (!\U1|dp_mod|r3|Q[4]~33 )) # (!\U2|C2|reg_array_confregs[3][5]~q  & ((\U1|dp_mod|r3|Q[4]~33 ) # (GND)))))
// \U1|dp_mod|r3|Q[5]~35  = CARRY((\U1|dp_mod|r2|Q [5] & (!\U2|C2|reg_array_confregs[3][5]~q  & !\U1|dp_mod|r3|Q[4]~33 )) # (!\U1|dp_mod|r2|Q [5] & ((!\U1|dp_mod|r3|Q[4]~33 ) # (!\U2|C2|reg_array_confregs[3][5]~q ))))

	.dataa(\U1|dp_mod|r2|Q [5]),
	.datab(\U2|C2|reg_array_confregs[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[4]~33 ),
	.combout(\U1|dp_mod|r3|Q[5]~34_combout ),
	.cout(\U1|dp_mod|r3|Q[5]~35 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[5]~34 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneive_lcell_comb \U1|dp_mod|r3|Q[6]~36 (
// Equation(s):
// \U1|dp_mod|r3|Q[6]~36_combout  = ((\U1|dp_mod|r2|Q [6] $ (\U2|C2|reg_array_confregs[3][6]~q  $ (!\U1|dp_mod|r3|Q[5]~35 )))) # (GND)
// \U1|dp_mod|r3|Q[6]~37  = CARRY((\U1|dp_mod|r2|Q [6] & ((\U2|C2|reg_array_confregs[3][6]~q ) # (!\U1|dp_mod|r3|Q[5]~35 ))) # (!\U1|dp_mod|r2|Q [6] & (\U2|C2|reg_array_confregs[3][6]~q  & !\U1|dp_mod|r3|Q[5]~35 )))

	.dataa(\U1|dp_mod|r2|Q [6]),
	.datab(\U2|C2|reg_array_confregs[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[5]~35 ),
	.combout(\U1|dp_mod|r3|Q[6]~36_combout ),
	.cout(\U1|dp_mod|r3|Q[6]~37 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[6]~36 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneive_lcell_comb \U1|dp_mod|r3|Q[7]~38 (
// Equation(s):
// \U1|dp_mod|r3|Q[7]~38_combout  = (\U1|dp_mod|r2|Q [7] & ((\U2|C2|reg_array_confregs[3][7]~q  & (\U1|dp_mod|r3|Q[6]~37  & VCC)) # (!\U2|C2|reg_array_confregs[3][7]~q  & (!\U1|dp_mod|r3|Q[6]~37 )))) # (!\U1|dp_mod|r2|Q [7] & 
// ((\U2|C2|reg_array_confregs[3][7]~q  & (!\U1|dp_mod|r3|Q[6]~37 )) # (!\U2|C2|reg_array_confregs[3][7]~q  & ((\U1|dp_mod|r3|Q[6]~37 ) # (GND)))))
// \U1|dp_mod|r3|Q[7]~39  = CARRY((\U1|dp_mod|r2|Q [7] & (!\U2|C2|reg_array_confregs[3][7]~q  & !\U1|dp_mod|r3|Q[6]~37 )) # (!\U1|dp_mod|r2|Q [7] & ((!\U1|dp_mod|r3|Q[6]~37 ) # (!\U2|C2|reg_array_confregs[3][7]~q ))))

	.dataa(\U1|dp_mod|r2|Q [7]),
	.datab(\U2|C2|reg_array_confregs[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[6]~37 ),
	.combout(\U1|dp_mod|r3|Q[7]~38_combout ),
	.cout(\U1|dp_mod|r3|Q[7]~39 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[7]~38 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneive_lcell_comb \U1|dp_mod|r3|Q[8]~40 (
// Equation(s):
// \U1|dp_mod|r3|Q[8]~40_combout  = ((\U2|C2|reg_array_confregs[4][0]~q  $ (\U1|dp_mod|r2|Q [8] $ (!\U1|dp_mod|r3|Q[7]~39 )))) # (GND)
// \U1|dp_mod|r3|Q[8]~41  = CARRY((\U2|C2|reg_array_confregs[4][0]~q  & ((\U1|dp_mod|r2|Q [8]) # (!\U1|dp_mod|r3|Q[7]~39 ))) # (!\U2|C2|reg_array_confregs[4][0]~q  & (\U1|dp_mod|r2|Q [8] & !\U1|dp_mod|r3|Q[7]~39 )))

	.dataa(\U2|C2|reg_array_confregs[4][0]~q ),
	.datab(\U1|dp_mod|r2|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[7]~39 ),
	.combout(\U1|dp_mod|r3|Q[8]~40_combout ),
	.cout(\U1|dp_mod|r3|Q[8]~41 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[8]~40 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneive_lcell_comb \U1|dp_mod|r3|Q[9]~42 (
// Equation(s):
// \U1|dp_mod|r3|Q[9]~42_combout  = (\U1|dp_mod|r2|Q [9] & ((\U2|C2|reg_array_confregs[4][1]~q  & (\U1|dp_mod|r3|Q[8]~41  & VCC)) # (!\U2|C2|reg_array_confregs[4][1]~q  & (!\U1|dp_mod|r3|Q[8]~41 )))) # (!\U1|dp_mod|r2|Q [9] & 
// ((\U2|C2|reg_array_confregs[4][1]~q  & (!\U1|dp_mod|r3|Q[8]~41 )) # (!\U2|C2|reg_array_confregs[4][1]~q  & ((\U1|dp_mod|r3|Q[8]~41 ) # (GND)))))
// \U1|dp_mod|r3|Q[9]~43  = CARRY((\U1|dp_mod|r2|Q [9] & (!\U2|C2|reg_array_confregs[4][1]~q  & !\U1|dp_mod|r3|Q[8]~41 )) # (!\U1|dp_mod|r2|Q [9] & ((!\U1|dp_mod|r3|Q[8]~41 ) # (!\U2|C2|reg_array_confregs[4][1]~q ))))

	.dataa(\U1|dp_mod|r2|Q [9]),
	.datab(\U2|C2|reg_array_confregs[4][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[8]~41 ),
	.combout(\U1|dp_mod|r3|Q[9]~42_combout ),
	.cout(\U1|dp_mod|r3|Q[9]~43 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[9]~42 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N28
cycloneive_lcell_comb \U1|dp_mod|r3|Q[10]~44 (
// Equation(s):
// \U1|dp_mod|r3|Q[10]~44_combout  = ((\U1|dp_mod|r2|Q [10] $ (\U2|C2|reg_array_confregs[4][2]~q  $ (!\U1|dp_mod|r3|Q[9]~43 )))) # (GND)
// \U1|dp_mod|r3|Q[10]~45  = CARRY((\U1|dp_mod|r2|Q [10] & ((\U2|C2|reg_array_confregs[4][2]~q ) # (!\U1|dp_mod|r3|Q[9]~43 ))) # (!\U1|dp_mod|r2|Q [10] & (\U2|C2|reg_array_confregs[4][2]~q  & !\U1|dp_mod|r3|Q[9]~43 )))

	.dataa(\U1|dp_mod|r2|Q [10]),
	.datab(\U2|C2|reg_array_confregs[4][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[9]~43 ),
	.combout(\U1|dp_mod|r3|Q[10]~44_combout ),
	.cout(\U1|dp_mod|r3|Q[10]~45 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[10]~44 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneive_lcell_comb \U1|dp_mod|r3|Q[11]~46 (
// Equation(s):
// \U1|dp_mod|r3|Q[11]~46_combout  = (\U2|C2|reg_array_confregs[4][3]~q  & ((\U1|dp_mod|r2|Q [11] & (\U1|dp_mod|r3|Q[10]~45  & VCC)) # (!\U1|dp_mod|r2|Q [11] & (!\U1|dp_mod|r3|Q[10]~45 )))) # (!\U2|C2|reg_array_confregs[4][3]~q  & ((\U1|dp_mod|r2|Q [11] & 
// (!\U1|dp_mod|r3|Q[10]~45 )) # (!\U1|dp_mod|r2|Q [11] & ((\U1|dp_mod|r3|Q[10]~45 ) # (GND)))))
// \U1|dp_mod|r3|Q[11]~47  = CARRY((\U2|C2|reg_array_confregs[4][3]~q  & (!\U1|dp_mod|r2|Q [11] & !\U1|dp_mod|r3|Q[10]~45 )) # (!\U2|C2|reg_array_confregs[4][3]~q  & ((!\U1|dp_mod|r3|Q[10]~45 ) # (!\U1|dp_mod|r2|Q [11]))))

	.dataa(\U2|C2|reg_array_confregs[4][3]~q ),
	.datab(\U1|dp_mod|r2|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[10]~45 ),
	.combout(\U1|dp_mod|r3|Q[11]~46_combout ),
	.cout(\U1|dp_mod|r3|Q[11]~47 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[11]~46 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \U1|dp_mod|r3|Q[12]~48 (
// Equation(s):
// \U1|dp_mod|r3|Q[12]~48_combout  = ((\U2|C2|reg_array_confregs[4][4]~q  $ (\U1|dp_mod|r2|Q [12] $ (!\U1|dp_mod|r3|Q[11]~47 )))) # (GND)
// \U1|dp_mod|r3|Q[12]~49  = CARRY((\U2|C2|reg_array_confregs[4][4]~q  & ((\U1|dp_mod|r2|Q [12]) # (!\U1|dp_mod|r3|Q[11]~47 ))) # (!\U2|C2|reg_array_confregs[4][4]~q  & (\U1|dp_mod|r2|Q [12] & !\U1|dp_mod|r3|Q[11]~47 )))

	.dataa(\U2|C2|reg_array_confregs[4][4]~q ),
	.datab(\U1|dp_mod|r2|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[11]~47 ),
	.combout(\U1|dp_mod|r3|Q[12]~48_combout ),
	.cout(\U1|dp_mod|r3|Q[12]~49 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[12]~48 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneive_lcell_comb \U1|dp_mod|r3|Q[13]~50 (
// Equation(s):
// \U1|dp_mod|r3|Q[13]~50_combout  = (\U1|dp_mod|r2|Q [13] & ((\U2|C2|reg_array_confregs[4][5]~q  & (\U1|dp_mod|r3|Q[12]~49  & VCC)) # (!\U2|C2|reg_array_confregs[4][5]~q  & (!\U1|dp_mod|r3|Q[12]~49 )))) # (!\U1|dp_mod|r2|Q [13] & 
// ((\U2|C2|reg_array_confregs[4][5]~q  & (!\U1|dp_mod|r3|Q[12]~49 )) # (!\U2|C2|reg_array_confregs[4][5]~q  & ((\U1|dp_mod|r3|Q[12]~49 ) # (GND)))))
// \U1|dp_mod|r3|Q[13]~51  = CARRY((\U1|dp_mod|r2|Q [13] & (!\U2|C2|reg_array_confregs[4][5]~q  & !\U1|dp_mod|r3|Q[12]~49 )) # (!\U1|dp_mod|r2|Q [13] & ((!\U1|dp_mod|r3|Q[12]~49 ) # (!\U2|C2|reg_array_confregs[4][5]~q ))))

	.dataa(\U1|dp_mod|r2|Q [13]),
	.datab(\U2|C2|reg_array_confregs[4][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[12]~49 ),
	.combout(\U1|dp_mod|r3|Q[13]~50_combout ),
	.cout(\U1|dp_mod|r3|Q[13]~51 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[13]~50 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneive_lcell_comb \U1|dp_mod|r3|Q[14]~52 (
// Equation(s):
// \U1|dp_mod|r3|Q[14]~52_combout  = ((\U2|C2|reg_array_confregs[4][6]~q  $ (\U1|dp_mod|r2|Q [14] $ (!\U1|dp_mod|r3|Q[13]~51 )))) # (GND)
// \U1|dp_mod|r3|Q[14]~53  = CARRY((\U2|C2|reg_array_confregs[4][6]~q  & ((\U1|dp_mod|r2|Q [14]) # (!\U1|dp_mod|r3|Q[13]~51 ))) # (!\U2|C2|reg_array_confregs[4][6]~q  & (\U1|dp_mod|r2|Q [14] & !\U1|dp_mod|r3|Q[13]~51 )))

	.dataa(\U2|C2|reg_array_confregs[4][6]~q ),
	.datab(\U1|dp_mod|r2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[13]~51 ),
	.combout(\U1|dp_mod|r3|Q[14]~52_combout ),
	.cout(\U1|dp_mod|r3|Q[14]~53 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[14]~52 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N6
cycloneive_lcell_comb \U1|dp_mod|r3|Q[15]~54 (
// Equation(s):
// \U1|dp_mod|r3|Q[15]~54_combout  = (\U1|dp_mod|r2|Q [15] & ((\U2|C2|reg_array_confregs[4][7]~q  & (\U1|dp_mod|r3|Q[14]~53  & VCC)) # (!\U2|C2|reg_array_confregs[4][7]~q  & (!\U1|dp_mod|r3|Q[14]~53 )))) # (!\U1|dp_mod|r2|Q [15] & 
// ((\U2|C2|reg_array_confregs[4][7]~q  & (!\U1|dp_mod|r3|Q[14]~53 )) # (!\U2|C2|reg_array_confregs[4][7]~q  & ((\U1|dp_mod|r3|Q[14]~53 ) # (GND)))))
// \U1|dp_mod|r3|Q[15]~55  = CARRY((\U1|dp_mod|r2|Q [15] & (!\U2|C2|reg_array_confregs[4][7]~q  & !\U1|dp_mod|r3|Q[14]~53 )) # (!\U1|dp_mod|r2|Q [15] & ((!\U1|dp_mod|r3|Q[14]~53 ) # (!\U2|C2|reg_array_confregs[4][7]~q ))))

	.dataa(\U1|dp_mod|r2|Q [15]),
	.datab(\U2|C2|reg_array_confregs[4][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[14]~53 ),
	.combout(\U1|dp_mod|r3|Q[15]~54_combout ),
	.cout(\U1|dp_mod|r3|Q[15]~55 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[15]~54 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneive_lcell_comb \U1|dp_mod|r3|Q[16]~56 (
// Equation(s):
// \U1|dp_mod|r3|Q[16]~56_combout  = ((\U1|dp_mod|r2|Q [16] $ (\U2|C2|reg_array_confregs[5][0]~q  $ (!\U1|dp_mod|r3|Q[15]~55 )))) # (GND)
// \U1|dp_mod|r3|Q[16]~57  = CARRY((\U1|dp_mod|r2|Q [16] & ((\U2|C2|reg_array_confregs[5][0]~q ) # (!\U1|dp_mod|r3|Q[15]~55 ))) # (!\U1|dp_mod|r2|Q [16] & (\U2|C2|reg_array_confregs[5][0]~q  & !\U1|dp_mod|r3|Q[15]~55 )))

	.dataa(\U1|dp_mod|r2|Q [16]),
	.datab(\U2|C2|reg_array_confregs[5][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[15]~55 ),
	.combout(\U1|dp_mod|r3|Q[16]~56_combout ),
	.cout(\U1|dp_mod|r3|Q[16]~57 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[16]~56 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \U1|dp_mod|r3|Q[17]~58 (
// Equation(s):
// \U1|dp_mod|r3|Q[17]~58_combout  = (\U1|dp_mod|r2|Q [17] & ((\U2|C2|reg_array_confregs[5][1]~q  & (\U1|dp_mod|r3|Q[16]~57  & VCC)) # (!\U2|C2|reg_array_confregs[5][1]~q  & (!\U1|dp_mod|r3|Q[16]~57 )))) # (!\U1|dp_mod|r2|Q [17] & 
// ((\U2|C2|reg_array_confregs[5][1]~q  & (!\U1|dp_mod|r3|Q[16]~57 )) # (!\U2|C2|reg_array_confregs[5][1]~q  & ((\U1|dp_mod|r3|Q[16]~57 ) # (GND)))))
// \U1|dp_mod|r3|Q[17]~59  = CARRY((\U1|dp_mod|r2|Q [17] & (!\U2|C2|reg_array_confregs[5][1]~q  & !\U1|dp_mod|r3|Q[16]~57 )) # (!\U1|dp_mod|r2|Q [17] & ((!\U1|dp_mod|r3|Q[16]~57 ) # (!\U2|C2|reg_array_confregs[5][1]~q ))))

	.dataa(\U1|dp_mod|r2|Q [17]),
	.datab(\U2|C2|reg_array_confregs[5][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[16]~57 ),
	.combout(\U1|dp_mod|r3|Q[17]~58_combout ),
	.cout(\U1|dp_mod|r3|Q[17]~59 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[17]~58 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneive_lcell_comb \U1|dp_mod|r3|Q[18]~60 (
// Equation(s):
// \U1|dp_mod|r3|Q[18]~60_combout  = ((\U2|C2|reg_array_confregs[5][2]~q  $ (\U1|dp_mod|r2|Q [18] $ (!\U1|dp_mod|r3|Q[17]~59 )))) # (GND)
// \U1|dp_mod|r3|Q[18]~61  = CARRY((\U2|C2|reg_array_confregs[5][2]~q  & ((\U1|dp_mod|r2|Q [18]) # (!\U1|dp_mod|r3|Q[17]~59 ))) # (!\U2|C2|reg_array_confregs[5][2]~q  & (\U1|dp_mod|r2|Q [18] & !\U1|dp_mod|r3|Q[17]~59 )))

	.dataa(\U2|C2|reg_array_confregs[5][2]~q ),
	.datab(\U1|dp_mod|r2|Q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[17]~59 ),
	.combout(\U1|dp_mod|r3|Q[18]~60_combout ),
	.cout(\U1|dp_mod|r3|Q[18]~61 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[18]~60 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \U1|dp_mod|r3|Q[19]~62 (
// Equation(s):
// \U1|dp_mod|r3|Q[19]~62_combout  = (\U1|dp_mod|r2|Q [19] & ((\U2|C2|reg_array_confregs[5][3]~q  & (\U1|dp_mod|r3|Q[18]~61  & VCC)) # (!\U2|C2|reg_array_confregs[5][3]~q  & (!\U1|dp_mod|r3|Q[18]~61 )))) # (!\U1|dp_mod|r2|Q [19] & 
// ((\U2|C2|reg_array_confregs[5][3]~q  & (!\U1|dp_mod|r3|Q[18]~61 )) # (!\U2|C2|reg_array_confregs[5][3]~q  & ((\U1|dp_mod|r3|Q[18]~61 ) # (GND)))))
// \U1|dp_mod|r3|Q[19]~63  = CARRY((\U1|dp_mod|r2|Q [19] & (!\U2|C2|reg_array_confregs[5][3]~q  & !\U1|dp_mod|r3|Q[18]~61 )) # (!\U1|dp_mod|r2|Q [19] & ((!\U1|dp_mod|r3|Q[18]~61 ) # (!\U2|C2|reg_array_confregs[5][3]~q ))))

	.dataa(\U1|dp_mod|r2|Q [19]),
	.datab(\U2|C2|reg_array_confregs[5][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[18]~61 ),
	.combout(\U1|dp_mod|r3|Q[19]~62_combout ),
	.cout(\U1|dp_mod|r3|Q[19]~63 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[19]~62 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \U1|dp_mod|r3|Q[20]~64 (
// Equation(s):
// \U1|dp_mod|r3|Q[20]~64_combout  = ((\U1|dp_mod|r2|Q [20] $ (\U2|C2|reg_array_confregs[5][4]~q  $ (!\U1|dp_mod|r3|Q[19]~63 )))) # (GND)
// \U1|dp_mod|r3|Q[20]~65  = CARRY((\U1|dp_mod|r2|Q [20] & ((\U2|C2|reg_array_confregs[5][4]~q ) # (!\U1|dp_mod|r3|Q[19]~63 ))) # (!\U1|dp_mod|r2|Q [20] & (\U2|C2|reg_array_confregs[5][4]~q  & !\U1|dp_mod|r3|Q[19]~63 )))

	.dataa(\U1|dp_mod|r2|Q [20]),
	.datab(\U2|C2|reg_array_confregs[5][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[19]~63 ),
	.combout(\U1|dp_mod|r3|Q[20]~64_combout ),
	.cout(\U1|dp_mod|r3|Q[20]~65 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[20]~64 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \U1|dp_mod|r3|Q[21]~66 (
// Equation(s):
// \U1|dp_mod|r3|Q[21]~66_combout  = (\U1|dp_mod|r2|Q [21] & ((\U2|C2|reg_array_confregs[5][5]~q  & (\U1|dp_mod|r3|Q[20]~65  & VCC)) # (!\U2|C2|reg_array_confregs[5][5]~q  & (!\U1|dp_mod|r3|Q[20]~65 )))) # (!\U1|dp_mod|r2|Q [21] & 
// ((\U2|C2|reg_array_confregs[5][5]~q  & (!\U1|dp_mod|r3|Q[20]~65 )) # (!\U2|C2|reg_array_confregs[5][5]~q  & ((\U1|dp_mod|r3|Q[20]~65 ) # (GND)))))
// \U1|dp_mod|r3|Q[21]~67  = CARRY((\U1|dp_mod|r2|Q [21] & (!\U2|C2|reg_array_confregs[5][5]~q  & !\U1|dp_mod|r3|Q[20]~65 )) # (!\U1|dp_mod|r2|Q [21] & ((!\U1|dp_mod|r3|Q[20]~65 ) # (!\U2|C2|reg_array_confregs[5][5]~q ))))

	.dataa(\U1|dp_mod|r2|Q [21]),
	.datab(\U2|C2|reg_array_confregs[5][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[20]~65 ),
	.combout(\U1|dp_mod|r3|Q[21]~66_combout ),
	.cout(\U1|dp_mod|r3|Q[21]~67 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[21]~66 .lut_mask = 16'h9617;
defparam \U1|dp_mod|r3|Q[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \U1|dp_mod|r3|Q[22]~68 (
// Equation(s):
// \U1|dp_mod|r3|Q[22]~68_combout  = ((\U2|C2|reg_array_confregs[5][6]~q  $ (\U1|dp_mod|r2|Q [22] $ (!\U1|dp_mod|r3|Q[21]~67 )))) # (GND)
// \U1|dp_mod|r3|Q[22]~69  = CARRY((\U2|C2|reg_array_confregs[5][6]~q  & ((\U1|dp_mod|r2|Q [22]) # (!\U1|dp_mod|r3|Q[21]~67 ))) # (!\U2|C2|reg_array_confregs[5][6]~q  & (\U1|dp_mod|r2|Q [22] & !\U1|dp_mod|r3|Q[21]~67 )))

	.dataa(\U2|C2|reg_array_confregs[5][6]~q ),
	.datab(\U1|dp_mod|r2|Q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|r3|Q[21]~67 ),
	.combout(\U1|dp_mod|r3|Q[22]~68_combout ),
	.cout(\U1|dp_mod|r3|Q[22]~69 ));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[22]~68 .lut_mask = 16'h698E;
defparam \U1|dp_mod|r3|Q[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneive_lcell_comb \U1|dp_mod|r3|Q[23]~70 (
// Equation(s):
// \U1|dp_mod|r3|Q[23]~70_combout  = \U1|dp_mod|r2|Q [23] $ (\U1|dp_mod|r3|Q[22]~69  $ (\U2|C2|reg_array_confregs[5][7]~q ))

	.dataa(gnd),
	.datab(\U1|dp_mod|r2|Q [23]),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[5][7]~q ),
	.cin(\U1|dp_mod|r3|Q[22]~69 ),
	.combout(\U1|dp_mod|r3|Q[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[23]~70 .lut_mask = 16'hC33C;
defparam \U1|dp_mod|r3|Q[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y43_N23
dffeas \U1|dp_mod|r3|Q[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[23] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N21
dffeas \U1|dp_mod|r3|Q[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[22] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N19
dffeas \U1|dp_mod|r3|Q[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[21] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N17
dffeas \U1|dp_mod|r3|Q[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[20] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N15
dffeas \U1|dp_mod|r3|Q[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[19] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N13
dffeas \U1|dp_mod|r3|Q[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[18] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N11
dffeas \U1|dp_mod|r3|Q[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[17] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N9
dffeas \U1|dp_mod|r3|Q[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[16] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N7
dffeas \U1|dp_mod|r3|Q[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[15] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N5
dffeas \U1|dp_mod|r3|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N3
dffeas \U1|dp_mod|r3|Q[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[13] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N1
dffeas \U1|dp_mod|r3|Q[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N31
dffeas \U1|dp_mod|r3|Q[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N29
dffeas \U1|dp_mod|r3|Q[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N27
dffeas \U1|dp_mod|r3|Q[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N25
dffeas \U1|dp_mod|r3|Q[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N23
dffeas \U1|dp_mod|r3|Q[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N21
dffeas \U1|dp_mod|r3|Q[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N19
dffeas \U1|dp_mod|r3|Q[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N17
dffeas \U1|dp_mod|r3|Q[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N15
dffeas \U1|dp_mod|r3|Q[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N13
dffeas \U1|dp_mod|r3|Q[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N11
dffeas \U1|dp_mod|r3|Q[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N9
dffeas \U1|dp_mod|r3|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r3|Q[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r3|Q[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|r3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[0]~24 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[0]~24_combout  = (\U1|dp_mod|r3|Q [0] & (\U1|dp_mod|D1|acc_out [0] $ (VCC))) # (!\U1|dp_mod|r3|Q [0] & (\U1|dp_mod|D1|acc_out [0] & VCC))
// \U1|dp_mod|D1|acc_out[0]~25  = CARRY((\U1|dp_mod|r3|Q [0] & \U1|dp_mod|D1|acc_out [0]))

	.dataa(\U1|dp_mod|r3|Q [0]),
	.datab(\U1|dp_mod|D1|acc_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|acc_out[0]~24_combout ),
	.cout(\U1|dp_mod|D1|acc_out[0]~25 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[0]~24 .lut_mask = 16'h6688;
defparam \U1|dp_mod|D1|acc_out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \U1|cic|cic1|int3|val_out~0 (
// Equation(s):
// \U1|cic|cic1|int3|val_out~0_combout  = (\U1|cic|cic1|int2|val_out~q  & \U2|C2|reg_array_confregs[10][0]~q )

	.dataa(\U1|cic|cic1|int2|val_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|cic|cic1|int3|val_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cic|cic1|int3|val_out~0 .lut_mask = 16'hAA00;
defparam \U1|cic|cic1|int3|val_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N9
dffeas \U1|cic|cic1|int3|val_out (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cic|cic1|int3|val_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cic|cic1|int3|val_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cic|cic1|int3|val_out .is_wysiwyg = "true";
defparam \U1|cic|cic1|int3|val_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \U1|rst_dp (
// Equation(s):
// \U1|rst_dp~combout  = (!\U2|C2|reg_array_confregs[10][0]~q ) # (!\U1|cic|cic1|int3|val_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cic|cic1|int3|val_out~q ),
	.datad(\U2|C2|reg_array_confregs[10][0]~q ),
	.cin(gnd),
	.combout(\U1|rst_dp~combout ),
	.cout());
// synopsys translate_off
defparam \U1|rst_dp .lut_mask = 16'h0FFF;
defparam \U1|rst_dp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N15
dffeas \U1|dp_mod|r9|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|rst_dp~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r9|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r9|Q[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|r9|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \U1|dp_mod|r10|Q[0]~feeder (
// Equation(s):
// \U1|dp_mod|r10|Q[0]~feeder_combout  = \U1|dp_mod|r9|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r9|Q [0]),
	.cin(gnd),
	.combout(\U1|dp_mod|r10|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|r10|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|r10|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N7
dffeas \U1|dp_mod|r10|Q[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r10|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r10|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r10|Q[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|r10|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \U1|dp_mod|D1|acc_out[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[1]~26 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[1]~26_combout  = (\U1|dp_mod|D1|acc_out [1] & ((\U1|dp_mod|r3|Q [1] & (\U1|dp_mod|D1|acc_out[0]~25  & VCC)) # (!\U1|dp_mod|r3|Q [1] & (!\U1|dp_mod|D1|acc_out[0]~25 )))) # (!\U1|dp_mod|D1|acc_out [1] & ((\U1|dp_mod|r3|Q [1] & 
// (!\U1|dp_mod|D1|acc_out[0]~25 )) # (!\U1|dp_mod|r3|Q [1] & ((\U1|dp_mod|D1|acc_out[0]~25 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[1]~27  = CARRY((\U1|dp_mod|D1|acc_out [1] & (!\U1|dp_mod|r3|Q [1] & !\U1|dp_mod|D1|acc_out[0]~25 )) # (!\U1|dp_mod|D1|acc_out [1] & ((!\U1|dp_mod|D1|acc_out[0]~25 ) # (!\U1|dp_mod|r3|Q [1]))))

	.dataa(\U1|dp_mod|D1|acc_out [1]),
	.datab(\U1|dp_mod|r3|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[0]~25 ),
	.combout(\U1|dp_mod|D1|acc_out[1]~26_combout ),
	.cout(\U1|dp_mod|D1|acc_out[1]~27 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[1]~26 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N11
dffeas \U1|dp_mod|D1|acc_out[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[2]~28 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[2]~28_combout  = ((\U1|dp_mod|D1|acc_out [2] $ (\U1|dp_mod|r3|Q [2] $ (!\U1|dp_mod|D1|acc_out[1]~27 )))) # (GND)
// \U1|dp_mod|D1|acc_out[2]~29  = CARRY((\U1|dp_mod|D1|acc_out [2] & ((\U1|dp_mod|r3|Q [2]) # (!\U1|dp_mod|D1|acc_out[1]~27 ))) # (!\U1|dp_mod|D1|acc_out [2] & (\U1|dp_mod|r3|Q [2] & !\U1|dp_mod|D1|acc_out[1]~27 )))

	.dataa(\U1|dp_mod|D1|acc_out [2]),
	.datab(\U1|dp_mod|r3|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[1]~27 ),
	.combout(\U1|dp_mod|D1|acc_out[2]~28_combout ),
	.cout(\U1|dp_mod|D1|acc_out[2]~29 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[2]~28 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N13
dffeas \U1|dp_mod|D1|acc_out[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[3]~30 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[3]~30_combout  = (\U1|dp_mod|r3|Q [3] & ((\U1|dp_mod|D1|acc_out [3] & (\U1|dp_mod|D1|acc_out[2]~29  & VCC)) # (!\U1|dp_mod|D1|acc_out [3] & (!\U1|dp_mod|D1|acc_out[2]~29 )))) # (!\U1|dp_mod|r3|Q [3] & ((\U1|dp_mod|D1|acc_out [3] & 
// (!\U1|dp_mod|D1|acc_out[2]~29 )) # (!\U1|dp_mod|D1|acc_out [3] & ((\U1|dp_mod|D1|acc_out[2]~29 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[3]~31  = CARRY((\U1|dp_mod|r3|Q [3] & (!\U1|dp_mod|D1|acc_out [3] & !\U1|dp_mod|D1|acc_out[2]~29 )) # (!\U1|dp_mod|r3|Q [3] & ((!\U1|dp_mod|D1|acc_out[2]~29 ) # (!\U1|dp_mod|D1|acc_out [3]))))

	.dataa(\U1|dp_mod|r3|Q [3]),
	.datab(\U1|dp_mod|D1|acc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[2]~29 ),
	.combout(\U1|dp_mod|D1|acc_out[3]~30_combout ),
	.cout(\U1|dp_mod|D1|acc_out[3]~31 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[3]~30 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N15
dffeas \U1|dp_mod|D1|acc_out[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[4]~32 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[4]~32_combout  = ((\U1|dp_mod|D1|acc_out [4] $ (\U1|dp_mod|r3|Q [4] $ (!\U1|dp_mod|D1|acc_out[3]~31 )))) # (GND)
// \U1|dp_mod|D1|acc_out[4]~33  = CARRY((\U1|dp_mod|D1|acc_out [4] & ((\U1|dp_mod|r3|Q [4]) # (!\U1|dp_mod|D1|acc_out[3]~31 ))) # (!\U1|dp_mod|D1|acc_out [4] & (\U1|dp_mod|r3|Q [4] & !\U1|dp_mod|D1|acc_out[3]~31 )))

	.dataa(\U1|dp_mod|D1|acc_out [4]),
	.datab(\U1|dp_mod|r3|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[3]~31 ),
	.combout(\U1|dp_mod|D1|acc_out[4]~32_combout ),
	.cout(\U1|dp_mod|D1|acc_out[4]~33 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[4]~32 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N17
dffeas \U1|dp_mod|D1|acc_out[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[5]~34 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[5]~34_combout  = (\U1|dp_mod|r3|Q [5] & ((\U1|dp_mod|D1|acc_out [5] & (\U1|dp_mod|D1|acc_out[4]~33  & VCC)) # (!\U1|dp_mod|D1|acc_out [5] & (!\U1|dp_mod|D1|acc_out[4]~33 )))) # (!\U1|dp_mod|r3|Q [5] & ((\U1|dp_mod|D1|acc_out [5] & 
// (!\U1|dp_mod|D1|acc_out[4]~33 )) # (!\U1|dp_mod|D1|acc_out [5] & ((\U1|dp_mod|D1|acc_out[4]~33 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[5]~35  = CARRY((\U1|dp_mod|r3|Q [5] & (!\U1|dp_mod|D1|acc_out [5] & !\U1|dp_mod|D1|acc_out[4]~33 )) # (!\U1|dp_mod|r3|Q [5] & ((!\U1|dp_mod|D1|acc_out[4]~33 ) # (!\U1|dp_mod|D1|acc_out [5]))))

	.dataa(\U1|dp_mod|r3|Q [5]),
	.datab(\U1|dp_mod|D1|acc_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[4]~33 ),
	.combout(\U1|dp_mod|D1|acc_out[5]~34_combout ),
	.cout(\U1|dp_mod|D1|acc_out[5]~35 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[5]~34 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N19
dffeas \U1|dp_mod|D1|acc_out[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[6]~36 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[6]~36_combout  = ((\U1|dp_mod|r3|Q [6] $ (\U1|dp_mod|D1|acc_out [6] $ (!\U1|dp_mod|D1|acc_out[5]~35 )))) # (GND)
// \U1|dp_mod|D1|acc_out[6]~37  = CARRY((\U1|dp_mod|r3|Q [6] & ((\U1|dp_mod|D1|acc_out [6]) # (!\U1|dp_mod|D1|acc_out[5]~35 ))) # (!\U1|dp_mod|r3|Q [6] & (\U1|dp_mod|D1|acc_out [6] & !\U1|dp_mod|D1|acc_out[5]~35 )))

	.dataa(\U1|dp_mod|r3|Q [6]),
	.datab(\U1|dp_mod|D1|acc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[5]~35 ),
	.combout(\U1|dp_mod|D1|acc_out[6]~36_combout ),
	.cout(\U1|dp_mod|D1|acc_out[6]~37 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[6]~36 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N21
dffeas \U1|dp_mod|D1|acc_out[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[7]~38 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[7]~38_combout  = (\U1|dp_mod|D1|acc_out [7] & ((\U1|dp_mod|r3|Q [7] & (\U1|dp_mod|D1|acc_out[6]~37  & VCC)) # (!\U1|dp_mod|r3|Q [7] & (!\U1|dp_mod|D1|acc_out[6]~37 )))) # (!\U1|dp_mod|D1|acc_out [7] & ((\U1|dp_mod|r3|Q [7] & 
// (!\U1|dp_mod|D1|acc_out[6]~37 )) # (!\U1|dp_mod|r3|Q [7] & ((\U1|dp_mod|D1|acc_out[6]~37 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[7]~39  = CARRY((\U1|dp_mod|D1|acc_out [7] & (!\U1|dp_mod|r3|Q [7] & !\U1|dp_mod|D1|acc_out[6]~37 )) # (!\U1|dp_mod|D1|acc_out [7] & ((!\U1|dp_mod|D1|acc_out[6]~37 ) # (!\U1|dp_mod|r3|Q [7]))))

	.dataa(\U1|dp_mod|D1|acc_out [7]),
	.datab(\U1|dp_mod|r3|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[6]~37 ),
	.combout(\U1|dp_mod|D1|acc_out[7]~38_combout ),
	.cout(\U1|dp_mod|D1|acc_out[7]~39 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[7]~38 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \U1|dp_mod|D1|acc_out[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[8]~40 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[8]~40_combout  = ((\U1|dp_mod|r3|Q [8] $ (\U1|dp_mod|D1|acc_out [8] $ (!\U1|dp_mod|D1|acc_out[7]~39 )))) # (GND)
// \U1|dp_mod|D1|acc_out[8]~41  = CARRY((\U1|dp_mod|r3|Q [8] & ((\U1|dp_mod|D1|acc_out [8]) # (!\U1|dp_mod|D1|acc_out[7]~39 ))) # (!\U1|dp_mod|r3|Q [8] & (\U1|dp_mod|D1|acc_out [8] & !\U1|dp_mod|D1|acc_out[7]~39 )))

	.dataa(\U1|dp_mod|r3|Q [8]),
	.datab(\U1|dp_mod|D1|acc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[7]~39 ),
	.combout(\U1|dp_mod|D1|acc_out[8]~40_combout ),
	.cout(\U1|dp_mod|D1|acc_out[8]~41 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[8]~40 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N25
dffeas \U1|dp_mod|D1|acc_out[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[9]~42 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[9]~42_combout  = (\U1|dp_mod|D1|acc_out [9] & ((\U1|dp_mod|r3|Q [9] & (\U1|dp_mod|D1|acc_out[8]~41  & VCC)) # (!\U1|dp_mod|r3|Q [9] & (!\U1|dp_mod|D1|acc_out[8]~41 )))) # (!\U1|dp_mod|D1|acc_out [9] & ((\U1|dp_mod|r3|Q [9] & 
// (!\U1|dp_mod|D1|acc_out[8]~41 )) # (!\U1|dp_mod|r3|Q [9] & ((\U1|dp_mod|D1|acc_out[8]~41 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[9]~43  = CARRY((\U1|dp_mod|D1|acc_out [9] & (!\U1|dp_mod|r3|Q [9] & !\U1|dp_mod|D1|acc_out[8]~41 )) # (!\U1|dp_mod|D1|acc_out [9] & ((!\U1|dp_mod|D1|acc_out[8]~41 ) # (!\U1|dp_mod|r3|Q [9]))))

	.dataa(\U1|dp_mod|D1|acc_out [9]),
	.datab(\U1|dp_mod|r3|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[8]~41 ),
	.combout(\U1|dp_mod|D1|acc_out[9]~42_combout ),
	.cout(\U1|dp_mod|D1|acc_out[9]~43 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[9]~42 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N27
dffeas \U1|dp_mod|D1|acc_out[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[10]~44 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[10]~44_combout  = ((\U1|dp_mod|r3|Q [10] $ (\U1|dp_mod|D1|acc_out [10] $ (!\U1|dp_mod|D1|acc_out[9]~43 )))) # (GND)
// \U1|dp_mod|D1|acc_out[10]~45  = CARRY((\U1|dp_mod|r3|Q [10] & ((\U1|dp_mod|D1|acc_out [10]) # (!\U1|dp_mod|D1|acc_out[9]~43 ))) # (!\U1|dp_mod|r3|Q [10] & (\U1|dp_mod|D1|acc_out [10] & !\U1|dp_mod|D1|acc_out[9]~43 )))

	.dataa(\U1|dp_mod|r3|Q [10]),
	.datab(\U1|dp_mod|D1|acc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[9]~43 ),
	.combout(\U1|dp_mod|D1|acc_out[10]~44_combout ),
	.cout(\U1|dp_mod|D1|acc_out[10]~45 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[10]~44 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N29
dffeas \U1|dp_mod|D1|acc_out[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[11]~46 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[11]~46_combout  = (\U1|dp_mod|D1|acc_out [11] & ((\U1|dp_mod|r3|Q [11] & (\U1|dp_mod|D1|acc_out[10]~45  & VCC)) # (!\U1|dp_mod|r3|Q [11] & (!\U1|dp_mod|D1|acc_out[10]~45 )))) # (!\U1|dp_mod|D1|acc_out [11] & ((\U1|dp_mod|r3|Q [11] & 
// (!\U1|dp_mod|D1|acc_out[10]~45 )) # (!\U1|dp_mod|r3|Q [11] & ((\U1|dp_mod|D1|acc_out[10]~45 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[11]~47  = CARRY((\U1|dp_mod|D1|acc_out [11] & (!\U1|dp_mod|r3|Q [11] & !\U1|dp_mod|D1|acc_out[10]~45 )) # (!\U1|dp_mod|D1|acc_out [11] & ((!\U1|dp_mod|D1|acc_out[10]~45 ) # (!\U1|dp_mod|r3|Q [11]))))

	.dataa(\U1|dp_mod|D1|acc_out [11]),
	.datab(\U1|dp_mod|r3|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[10]~45 ),
	.combout(\U1|dp_mod|D1|acc_out[11]~46_combout ),
	.cout(\U1|dp_mod|D1|acc_out[11]~47 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[11]~46 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y44_N31
dffeas \U1|dp_mod|D1|acc_out[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[12]~48 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[12]~48_combout  = ((\U1|dp_mod|D1|acc_out [12] $ (\U1|dp_mod|r3|Q [12] $ (!\U1|dp_mod|D1|acc_out[11]~47 )))) # (GND)
// \U1|dp_mod|D1|acc_out[12]~49  = CARRY((\U1|dp_mod|D1|acc_out [12] & ((\U1|dp_mod|r3|Q [12]) # (!\U1|dp_mod|D1|acc_out[11]~47 ))) # (!\U1|dp_mod|D1|acc_out [12] & (\U1|dp_mod|r3|Q [12] & !\U1|dp_mod|D1|acc_out[11]~47 )))

	.dataa(\U1|dp_mod|D1|acc_out [12]),
	.datab(\U1|dp_mod|r3|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[11]~47 ),
	.combout(\U1|dp_mod|D1|acc_out[12]~48_combout ),
	.cout(\U1|dp_mod|D1|acc_out[12]~49 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[12]~48 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N1
dffeas \U1|dp_mod|D1|acc_out[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[13]~50 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[13]~50_combout  = (\U1|dp_mod|r3|Q [13] & ((\U1|dp_mod|D1|acc_out [13] & (\U1|dp_mod|D1|acc_out[12]~49  & VCC)) # (!\U1|dp_mod|D1|acc_out [13] & (!\U1|dp_mod|D1|acc_out[12]~49 )))) # (!\U1|dp_mod|r3|Q [13] & ((\U1|dp_mod|D1|acc_out 
// [13] & (!\U1|dp_mod|D1|acc_out[12]~49 )) # (!\U1|dp_mod|D1|acc_out [13] & ((\U1|dp_mod|D1|acc_out[12]~49 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[13]~51  = CARRY((\U1|dp_mod|r3|Q [13] & (!\U1|dp_mod|D1|acc_out [13] & !\U1|dp_mod|D1|acc_out[12]~49 )) # (!\U1|dp_mod|r3|Q [13] & ((!\U1|dp_mod|D1|acc_out[12]~49 ) # (!\U1|dp_mod|D1|acc_out [13]))))

	.dataa(\U1|dp_mod|r3|Q [13]),
	.datab(\U1|dp_mod|D1|acc_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[12]~49 ),
	.combout(\U1|dp_mod|D1|acc_out[13]~50_combout ),
	.cout(\U1|dp_mod|D1|acc_out[13]~51 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[13]~50 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N3
dffeas \U1|dp_mod|D1|acc_out[13] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[13] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[14]~52 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[14]~52_combout  = ((\U1|dp_mod|r3|Q [14] $ (\U1|dp_mod|D1|acc_out [14] $ (!\U1|dp_mod|D1|acc_out[13]~51 )))) # (GND)
// \U1|dp_mod|D1|acc_out[14]~53  = CARRY((\U1|dp_mod|r3|Q [14] & ((\U1|dp_mod|D1|acc_out [14]) # (!\U1|dp_mod|D1|acc_out[13]~51 ))) # (!\U1|dp_mod|r3|Q [14] & (\U1|dp_mod|D1|acc_out [14] & !\U1|dp_mod|D1|acc_out[13]~51 )))

	.dataa(\U1|dp_mod|r3|Q [14]),
	.datab(\U1|dp_mod|D1|acc_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[13]~51 ),
	.combout(\U1|dp_mod|D1|acc_out[14]~52_combout ),
	.cout(\U1|dp_mod|D1|acc_out[14]~53 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[14]~52 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N5
dffeas \U1|dp_mod|D1|acc_out[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[15]~54 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[15]~54_combout  = (\U1|dp_mod|D1|acc_out [15] & ((\U1|dp_mod|r3|Q [15] & (\U1|dp_mod|D1|acc_out[14]~53  & VCC)) # (!\U1|dp_mod|r3|Q [15] & (!\U1|dp_mod|D1|acc_out[14]~53 )))) # (!\U1|dp_mod|D1|acc_out [15] & ((\U1|dp_mod|r3|Q [15] & 
// (!\U1|dp_mod|D1|acc_out[14]~53 )) # (!\U1|dp_mod|r3|Q [15] & ((\U1|dp_mod|D1|acc_out[14]~53 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[15]~55  = CARRY((\U1|dp_mod|D1|acc_out [15] & (!\U1|dp_mod|r3|Q [15] & !\U1|dp_mod|D1|acc_out[14]~53 )) # (!\U1|dp_mod|D1|acc_out [15] & ((!\U1|dp_mod|D1|acc_out[14]~53 ) # (!\U1|dp_mod|r3|Q [15]))))

	.dataa(\U1|dp_mod|D1|acc_out [15]),
	.datab(\U1|dp_mod|r3|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[14]~53 ),
	.combout(\U1|dp_mod|D1|acc_out[15]~54_combout ),
	.cout(\U1|dp_mod|D1|acc_out[15]~55 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[15]~54 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N7
dffeas \U1|dp_mod|D1|acc_out[15] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[15] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[16]~56 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[16]~56_combout  = ((\U1|dp_mod|D1|acc_out [16] $ (\U1|dp_mod|r3|Q [16] $ (!\U1|dp_mod|D1|acc_out[15]~55 )))) # (GND)
// \U1|dp_mod|D1|acc_out[16]~57  = CARRY((\U1|dp_mod|D1|acc_out [16] & ((\U1|dp_mod|r3|Q [16]) # (!\U1|dp_mod|D1|acc_out[15]~55 ))) # (!\U1|dp_mod|D1|acc_out [16] & (\U1|dp_mod|r3|Q [16] & !\U1|dp_mod|D1|acc_out[15]~55 )))

	.dataa(\U1|dp_mod|D1|acc_out [16]),
	.datab(\U1|dp_mod|r3|Q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[15]~55 ),
	.combout(\U1|dp_mod|D1|acc_out[16]~56_combout ),
	.cout(\U1|dp_mod|D1|acc_out[16]~57 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[16]~56 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N9
dffeas \U1|dp_mod|D1|acc_out[16] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[16] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[17]~58 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[17]~58_combout  = (\U1|dp_mod|D1|acc_out [17] & ((\U1|dp_mod|r3|Q [17] & (\U1|dp_mod|D1|acc_out[16]~57  & VCC)) # (!\U1|dp_mod|r3|Q [17] & (!\U1|dp_mod|D1|acc_out[16]~57 )))) # (!\U1|dp_mod|D1|acc_out [17] & ((\U1|dp_mod|r3|Q [17] & 
// (!\U1|dp_mod|D1|acc_out[16]~57 )) # (!\U1|dp_mod|r3|Q [17] & ((\U1|dp_mod|D1|acc_out[16]~57 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[17]~59  = CARRY((\U1|dp_mod|D1|acc_out [17] & (!\U1|dp_mod|r3|Q [17] & !\U1|dp_mod|D1|acc_out[16]~57 )) # (!\U1|dp_mod|D1|acc_out [17] & ((!\U1|dp_mod|D1|acc_out[16]~57 ) # (!\U1|dp_mod|r3|Q [17]))))

	.dataa(\U1|dp_mod|D1|acc_out [17]),
	.datab(\U1|dp_mod|r3|Q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[16]~57 ),
	.combout(\U1|dp_mod|D1|acc_out[17]~58_combout ),
	.cout(\U1|dp_mod|D1|acc_out[17]~59 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[17]~58 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N11
dffeas \U1|dp_mod|D1|acc_out[17] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[17] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[18]~60 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[18]~60_combout  = ((\U1|dp_mod|D1|acc_out [18] $ (\U1|dp_mod|r3|Q [18] $ (!\U1|dp_mod|D1|acc_out[17]~59 )))) # (GND)
// \U1|dp_mod|D1|acc_out[18]~61  = CARRY((\U1|dp_mod|D1|acc_out [18] & ((\U1|dp_mod|r3|Q [18]) # (!\U1|dp_mod|D1|acc_out[17]~59 ))) # (!\U1|dp_mod|D1|acc_out [18] & (\U1|dp_mod|r3|Q [18] & !\U1|dp_mod|D1|acc_out[17]~59 )))

	.dataa(\U1|dp_mod|D1|acc_out [18]),
	.datab(\U1|dp_mod|r3|Q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[17]~59 ),
	.combout(\U1|dp_mod|D1|acc_out[18]~60_combout ),
	.cout(\U1|dp_mod|D1|acc_out[18]~61 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[18]~60 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N13
dffeas \U1|dp_mod|D1|acc_out[18] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[18] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[19]~62 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[19]~62_combout  = (\U1|dp_mod|r3|Q [19] & ((\U1|dp_mod|D1|acc_out [19] & (\U1|dp_mod|D1|acc_out[18]~61  & VCC)) # (!\U1|dp_mod|D1|acc_out [19] & (!\U1|dp_mod|D1|acc_out[18]~61 )))) # (!\U1|dp_mod|r3|Q [19] & ((\U1|dp_mod|D1|acc_out 
// [19] & (!\U1|dp_mod|D1|acc_out[18]~61 )) # (!\U1|dp_mod|D1|acc_out [19] & ((\U1|dp_mod|D1|acc_out[18]~61 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[19]~63  = CARRY((\U1|dp_mod|r3|Q [19] & (!\U1|dp_mod|D1|acc_out [19] & !\U1|dp_mod|D1|acc_out[18]~61 )) # (!\U1|dp_mod|r3|Q [19] & ((!\U1|dp_mod|D1|acc_out[18]~61 ) # (!\U1|dp_mod|D1|acc_out [19]))))

	.dataa(\U1|dp_mod|r3|Q [19]),
	.datab(\U1|dp_mod|D1|acc_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[18]~61 ),
	.combout(\U1|dp_mod|D1|acc_out[19]~62_combout ),
	.cout(\U1|dp_mod|D1|acc_out[19]~63 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[19]~62 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N15
dffeas \U1|dp_mod|D1|acc_out[19] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[19] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[20]~64 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[20]~64_combout  = ((\U1|dp_mod|D1|acc_out [20] $ (\U1|dp_mod|r3|Q [20] $ (!\U1|dp_mod|D1|acc_out[19]~63 )))) # (GND)
// \U1|dp_mod|D1|acc_out[20]~65  = CARRY((\U1|dp_mod|D1|acc_out [20] & ((\U1|dp_mod|r3|Q [20]) # (!\U1|dp_mod|D1|acc_out[19]~63 ))) # (!\U1|dp_mod|D1|acc_out [20] & (\U1|dp_mod|r3|Q [20] & !\U1|dp_mod|D1|acc_out[19]~63 )))

	.dataa(\U1|dp_mod|D1|acc_out [20]),
	.datab(\U1|dp_mod|r3|Q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[19]~63 ),
	.combout(\U1|dp_mod|D1|acc_out[20]~64_combout ),
	.cout(\U1|dp_mod|D1|acc_out[20]~65 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[20]~64 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N17
dffeas \U1|dp_mod|D1|acc_out[20] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[20] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[21]~66 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[21]~66_combout  = (\U1|dp_mod|r3|Q [21] & ((\U1|dp_mod|D1|acc_out [21] & (\U1|dp_mod|D1|acc_out[20]~65  & VCC)) # (!\U1|dp_mod|D1|acc_out [21] & (!\U1|dp_mod|D1|acc_out[20]~65 )))) # (!\U1|dp_mod|r3|Q [21] & ((\U1|dp_mod|D1|acc_out 
// [21] & (!\U1|dp_mod|D1|acc_out[20]~65 )) # (!\U1|dp_mod|D1|acc_out [21] & ((\U1|dp_mod|D1|acc_out[20]~65 ) # (GND)))))
// \U1|dp_mod|D1|acc_out[21]~67  = CARRY((\U1|dp_mod|r3|Q [21] & (!\U1|dp_mod|D1|acc_out [21] & !\U1|dp_mod|D1|acc_out[20]~65 )) # (!\U1|dp_mod|r3|Q [21] & ((!\U1|dp_mod|D1|acc_out[20]~65 ) # (!\U1|dp_mod|D1|acc_out [21]))))

	.dataa(\U1|dp_mod|r3|Q [21]),
	.datab(\U1|dp_mod|D1|acc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[20]~65 ),
	.combout(\U1|dp_mod|D1|acc_out[21]~66_combout ),
	.cout(\U1|dp_mod|D1|acc_out[21]~67 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[21]~66 .lut_mask = 16'h9617;
defparam \U1|dp_mod|D1|acc_out[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N19
dffeas \U1|dp_mod|D1|acc_out[21] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[21] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[22]~68 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[22]~68_combout  = ((\U1|dp_mod|r3|Q [22] $ (\U1|dp_mod|D1|acc_out [22] $ (!\U1|dp_mod|D1|acc_out[21]~67 )))) # (GND)
// \U1|dp_mod|D1|acc_out[22]~69  = CARRY((\U1|dp_mod|r3|Q [22] & ((\U1|dp_mod|D1|acc_out [22]) # (!\U1|dp_mod|D1|acc_out[21]~67 ))) # (!\U1|dp_mod|r3|Q [22] & (\U1|dp_mod|D1|acc_out [22] & !\U1|dp_mod|D1|acc_out[21]~67 )))

	.dataa(\U1|dp_mod|r3|Q [22]),
	.datab(\U1|dp_mod|D1|acc_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|acc_out[21]~67 ),
	.combout(\U1|dp_mod|D1|acc_out[22]~68_combout ),
	.cout(\U1|dp_mod|D1|acc_out[22]~69 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[22]~68 .lut_mask = 16'h698E;
defparam \U1|dp_mod|D1|acc_out[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N21
dffeas \U1|dp_mod|D1|acc_out[22] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[22] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \U1|dp_mod|D1|acc_out[23]~70 (
// Equation(s):
// \U1|dp_mod|D1|acc_out[23]~70_combout  = \U1|dp_mod|D1|acc_out [23] $ (\U1|dp_mod|D1|acc_out[22]~69  $ (\U1|dp_mod|r3|Q [23]))

	.dataa(\U1|dp_mod|D1|acc_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|r3|Q [23]),
	.cin(\U1|dp_mod|D1|acc_out[22]~69 ),
	.combout(\U1|dp_mod|D1|acc_out[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[23]~70 .lut_mask = 16'hA55A;
defparam \U1|dp_mod|D1|acc_out[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y43_N23
dffeas \U1|dp_mod|D1|acc_out[23] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|acc_out[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|dp_mod|r10|Q [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|acc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|acc_out[23] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|acc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneive_lcell_comb \U1|dp_mod|D1|ra1|Q[14]~feeder (
// Equation(s):
// \U1|dp_mod|D1|ra1|Q[14]~feeder_combout  = \U1|dp_mod|D1|acc_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|acc_out [23]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|ra1|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|ra1|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \U1|dp_mod|D1|ra1|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N25
dffeas \U1|dp_mod|D1|ra1|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|ra1|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|ra1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|ra1|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|ra1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y49_N25
dffeas \U1|dp_mod|D1|ra2|Q[14] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|D1|ra1|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|ra2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|ra2|Q[14] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|ra2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~0 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~0_combout  = \U1|dp_mod|D1|acc_out [9] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [9]),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~0 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \U1|dp_mod|D1|wire_b[0] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[0] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~1 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~1_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [10])

	.dataa(\U1|dp_mod|D1|acc_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|acc_out [10]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~1 .lut_mask = 16'h55AA;
defparam \U1|dp_mod|D1|wire_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N3
dffeas \U1|dp_mod|D1|wire_b[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~2 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~2_combout  = \U1|dp_mod|D1|acc_out [11] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [11]),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~2 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N5
dffeas \U1|dp_mod|D1|wire_b[2] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[2] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N4
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~3 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~3_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [12])

	.dataa(\U1|dp_mod|D1|acc_out [22]),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~3 .lut_mask = 16'h5A5A;
defparam \U1|dp_mod|D1|wire_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N5
dffeas \U1|dp_mod|D1|wire_b[3] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[3] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N2
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~4 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~4_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [22]),
	.datad(\U1|dp_mod|D1|acc_out [13]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~4 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N3
dffeas \U1|dp_mod|D1|wire_b[4] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[4] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~5 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~5_combout  = \U1|dp_mod|D1|acc_out [14] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [14]),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~5 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N25
dffeas \U1|dp_mod|D1|wire_b[5] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[5] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~6 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~6_combout  = \U1|dp_mod|D1|acc_out [15] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(\U1|dp_mod|D1|acc_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~6 .lut_mask = 16'h55AA;
defparam \U1|dp_mod|D1|wire_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N31
dffeas \U1|dp_mod|D1|wire_b[6] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[6] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N12
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~7 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~7_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [22]),
	.datad(\U1|dp_mod|D1|acc_out [16]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~7 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N13
dffeas \U1|dp_mod|D1|wire_b[7] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[7] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N22
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~8 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~8_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [22]),
	.datad(\U1|dp_mod|D1|acc_out [17]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~8 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N23
dffeas \U1|dp_mod|D1|wire_b[8] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[8] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N20
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~9 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~9_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [18])

	.dataa(\U1|dp_mod|D1|acc_out [22]),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~9 .lut_mask = 16'h5A5A;
defparam \U1|dp_mod|D1|wire_b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N21
dffeas \U1|dp_mod|D1|wire_b[9] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[9] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~10 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~10_combout  = \U1|dp_mod|D1|acc_out [19] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [19]),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~10 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N29
dffeas \U1|dp_mod|D1|wire_b[10] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[10] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N10
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~11 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~11_combout  = \U1|dp_mod|D1|acc_out [22] $ (\U1|dp_mod|D1|acc_out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|D1|acc_out [22]),
	.datad(\U1|dp_mod|D1|acc_out [20]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~11 .lut_mask = 16'h0FF0;
defparam \U1|dp_mod|D1|wire_b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N11
dffeas \U1|dp_mod|D1|wire_b[11] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[11] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \U1|dp_mod|D1|wire_b~12 (
// Equation(s):
// \U1|dp_mod|D1|wire_b~12_combout  = \U1|dp_mod|D1|acc_out [21] $ (\U1|dp_mod|D1|acc_out [22])

	.dataa(gnd),
	.datab(\U1|dp_mod|D1|acc_out [21]),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|acc_out [22]),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|wire_b~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b~12 .lut_mask = 16'h33CC;
defparam \U1|dp_mod|D1|wire_b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N27
dffeas \U1|dp_mod|D1|wire_b[12] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|D1|wire_b~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|D1|wire_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|D1|wire_b[12] .is_wysiwyg = "true";
defparam \U1|dp_mod|D1|wire_b[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFC000FFF003FF00FF01FC0FC0FC1F03C1F0F87C3C3C3878F1E3C71E38E38E31C738C739CE7398CE633199CCCCCE66664CCCCD99B3264C99364D936C936DB24924925B6D25B49692D2D2D696B4A5294AD6A56AD4A956A954AAD55AAAD5554AAAAAAAAAAAAAAAAAAA55556AAB554AA552AD52A54AD4AD4A5294A52D69696969692D25B6924B6DB6DB24936C936C9B264D9B3266CCD99999B333199999CCC663398CE739CE738C738E39C71C38E3870E3C387870F0787C3E1F07C0F81F81F80FE01FE00FFC007FFC0001FFFFFFFFF807FFFFFFFFE00007FFC007FE00FF00FE03F01F83F07C1F07C3E1E1E1E1E1E3C78F1C78E38E38E38E71CE318C63;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h18C67319CCC6673333319999333336664CD99326CD9364D926D924DB6DB6DB6DB492DA4B696D2D2D2D296B4A5294A52B52B52A56A952A956AA554AAA5554AAAAA9555555555555556AAAAAD555AAAD55AA954AB54A952A56A56B5294A5294B5A52D2D2D2DA5B496D24B6DB4924936DB64936C9B64D9366C9933664CD999B33333333333331998CCE67319CC6739CE738C738C71CE38E38E3871C78F1E3C7870F0F0F0F0783C1F07C1F07E07E07E03F00FE01FF007FF001FFF0000FFFFFE000000000000000001FFFFFC0003FFE001FF801FE00FE01FC07E07E07E0FC1F07C1E0F0783C3C3C3C3878F0E1C78E1C71E38E38E39C71CE31CE318E739CC6339CC663;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h3198CCC66666333333333266666CCC99B3266CD9B264D9364D926C936D9249B6DB6DB6DB692496DA4B692D25A5B4B4B4B5A5AD296B5AD295AD6A52B52B52A56AD52A55AA552A955AAB556AAA5554AAAA95555554AAAAAAAAAAAAAAAA55555552AAAAD555AAA9556AAD54AA552AD52AD52A54AD5A95A95A94AD6A5294A52D6B4A5A52D2D6969692D2D25B4B692DB496DB492496DB6DB6DB64924DB6C936C936C9B26D9326C9B366C993366CC99B332666CCCC99999999999999999999CCCCE66733399CCE67319CC67318C6739CE739CE318E718E71CE39C718E38E38E38E38E38E1C71E3871E3870E1C3878F0E1E1E3C3C3C3C3C1E1E0F0F87C3E0F07C1F07C1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hF07C0F83F03E07E07E07F03F81FC07F01FE03FC03FC01FF007FC00FFC007FF000FFF0007FFF0001FFFF800007FFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFE00000FFFFE0001FFFE0003FFE000FFF000FFF003FF801FF801FF007FC01FF00FF007F80FF00FE01FC07F01FC07F03F81FC0FE07E07E03F03E07E07E0FC0F81F03E07C1F83E0F81F07C1F07C1F07C3E0F83C1F0783E1F0F83C1E0F0783C3E1F0F078783C3E1E1E0F0F0F078787878787878787878787878787870F0F0F1E1E1E3C3C387870F0E1E1C3C3878F0E1E1C3C7870E1E3C3878F1E1C3878F1E1C3870F1E3C7870E1C3878F1E3C78F0E1C3870E1C3C78F1E3;
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N4
cycloneive_lcell_comb \U1|dp_mod|D1|Add1~0 (
// Equation(s):
// \U1|dp_mod|D1|Add1~0_combout  = \U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|Add1~0 .lut_mask = 16'h33CC;
defparam \U1|dp_mod|D1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N0
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[0]~16 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[0]~16_combout  = (\U1|dp_mod|D1|Add1~0_combout  & (\U1|dp_mod|D1|ra2|Q [14] $ (VCC))) # (!\U1|dp_mod|D1|Add1~0_combout  & (\U1|dp_mod|D1|ra2|Q [14] & VCC))
// \U1|dp_mod|D1|sin_wave[0]~17  = CARRY((\U1|dp_mod|D1|Add1~0_combout  & \U1|dp_mod|D1|ra2|Q [14]))

	.dataa(\U1|dp_mod|D1|Add1~0_combout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|dp_mod|D1|sin_wave[0]~16_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[0]~17 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[0]~16 .lut_mask = 16'h6688;
defparam \U1|dp_mod|D1|sin_wave[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF000003FFFF0001FFF000FFE003FE00FF803FC03F80FE03F81FC0FC0FC1F83F07C1F07C1F0F83C1E1F0F0F0787870F0F1E1C3C78F1E3871E38F1C71C38E38E39C71C638E71CE31CE718C739CE7318C67318CE673198CCE6633319998CCCCCCCCCCCCCCCCCCC9999B332666CC99B3664C99366C99364D93649B24DB24DB249B6DB24924924924925B6DA492DB496D25B4B696D2D2D25A5AD2D2D696B4A52D6B5AD6B5AD6A52B5295A952B52A54A952AD5AA552A954AA556AAD552AAD554AAAB55556AAAAA955555555555552AD55555555555552AAAAAD5555AAAA5556AAB556AAD54AAD56AB54AB54AB56AD5AB52A56A56A56A52B5A94A529;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h4A52D6B4A5AD2D69696B4B4B69696D2D25B4B6925B492DB4924B6DB6DB6DB6DB6DB64926DB249B649B64D926C9B26C99366C993264C99B3266CCD9993332666664CCCCCCCCCCCCCCE666663333999CCC6673398CC67319CE6318CE739CE738C631CE31CE39C738E31C71C738E38F1C71C70E3871C38F1E3870F1E3C387870F0F0F0F0F0F0F8783C1E0F07C3E0F83E0F83F07C0FC1F81F81F80FC07F01FC07F00FF00FF007FC00FFC00FFE001FFE000FFFE0000FFFFF000000FFFFFFFFFE000000000000000001FFFFFFFFFC000001FFFFE0000FFFE0007FF8007FF001FF801FF007FC03FC03FC07F00FE07F01F81FC0FC0FC1F81F03E0FC1F07C1F07C3E0F87C;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h3E1F0F078787C3C3C3C3C387878F0F1E3C3870E1C3871E3871E38F1C71E38E38E38E38E38E38E71C738E31C639C738C739C631CE739CE319CE739CC6339CC67319CC663399CCE66333998CCC6667333319999998CCCCCCCCCCCCCCCC9999999B33336666CCCD99B33666CC99B3664C99B366C99326CD9326C9B364D93649B26C93649B64DB24DB649B6D924DB6D924926DB6DB6DB6DB6DB6DB6924925B6DA492DB4925B492DA4B6D25A4B692D25A4B4B69692D2D2D2D2D2D2D2D2D2D69694B4A5A52D694B5A5296B5A5294A5294A5294A52B5AD4A56B5295AD4AD4AD4AD4AD4AD4A95AB52A54AD5AB56AD52A54AB54A956A956A954AB55AAD56AB55AA955AA95;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h5AA9552AA554AAB554AAA5552AA9555AAAB5556AAA95555AAAA955556AAAAA555555AAAAAAA555555552AAAAAAAAAA955555555555555555555555555555555555555555555555552AAAAAAAAAAA555555554AAAAAAA9555555AAAAAA555556AAAAB55554AAAAD5554AAAA55552AAA5555AAAB5552AAB5552AA9554AAA5552AAD556AA9552AAD55AAA554AA9552AB556AA554AAD54AAD54AAD56AA556AB552A954AA556AB55AAD56A954AA552AD56A954AB55AA55AAD52AD52AD52AD52AD52AD52AD52AD52A55AA54AB54A956A952AD5AA54AB56A952A55AB54A952AD5AB56A952A54AB56AD5AB54A952A54A952AD5AB56AD5AB56AD5AA54A952A54A952A54A9;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N2
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[1]~18 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[1]~18_combout  = (\U1|dp_mod|D1|sin_wave[0]~17  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ ((!\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[0]~17  & 
// ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])) # (GND)))
// \U1|dp_mod|D1|sin_wave[1]~19  = CARRY((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout  $ (!\U1|dp_mod|D1|ra2|Q [14])) # (!\U1|dp_mod|D1|sin_wave[0]~17 ))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[0]~17 ),
	.combout(\U1|dp_mod|D1|sin_wave[1]~18_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[1]~19 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[1]~18 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFF000003FFFF00003FFFC000FFFC001FFF000FFE003FF801FF801FF003FE01FF00FF807F80FF01FE03F80FE03F81FC0FE07E03F03F03E07E07C0F81F03E0F81F07C1F07C1F0783E0F0783E1F0F0783C3E1E1F0F0F0F0F0F0F0F0F0F0E1E1C3C3878F0E1C3878F1E3870E1C78E1C78E3C71C38E3C71C71C38E38E38E38E39C71C71CE38E71C638C718E31CE39C631CE318E738C6318C6318C6318C6339CE6319CC63398CE63319CC6633198CC66733199CCCE667333399998CCCCCE666666666666633666666666666664CCCCC9999933336664CCD99B33666CC99B3266CD993264C993264C9B364C9B364D9326C9B2;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h6C9B64D936C9B64DB24D926DB24DB649B6D924DB6D924926DB6DB6DB6DB6DB6DB6DB6DB492492DB6D2496DB492DB492DA4B6D25B496D2DA4B49692D25A5B4B4B49696969696969694B4B4B5A5AD2D696B4A5AD296B5A5294B5AD6B5AD6B5AD6B5A94A56B5295AD4A56A56A52B52A56A56A54AD5A952A54AD5AA54A952AD5AA55AA55AA55AAD52A954AA556AB552AB552AA556AA9552AAD552AA9555AAA9555AAAA5555AAAA955556AAAAB555554AAAAAAB555555555AAAAAAAAAAAAAAAB555555555555555554AAAAAAAAAAAAAAAB555555555AAAAAAAD555552AAAAB55554AAAAD5556AAA95552AAA5552AAB554AAA555AAB554AA955AAB552AB552A955AAD5;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h6AB55AAD52AD56A956A956AD52A55AB56A952A54A952B56AD4A95AB52B56A56A56A56A56A56A52B5295A94AD6B5295AD6B5294A5294A56B4A5294A5296B5AD294B5AD296B4A5AD29694B5A5AD2D29696B4B4B4B5A5A5A5A5A5A5A5A5B4B4B4B69696D2D25A5B4B696D2DA5B496D2DA4B692DA4B6925B496DA496D24B6D2496DA492DB6D2496DB6D24924B6DB6DB4924924924924924924924924924936DB6DB64924936DB64926DB6C926DB64936D926DB249B649B649B649B649B64DB24D926C9364DB26C9364D936C9B26C9B26C9B26C99364D9326C9B364D9B264D9B264D9B264C99366CD9B366CD9B366CD993264CD9B3264CD9933664CD9933664CC99B3;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h3664CC999332666CCD9993336664CCC999933326664CCCC9999B3333266666CCCCCC999999933333333666666666664CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCE6666666666633333333399999998CCCCCC66666633333199998CCCCC6666333339999CCCCE66633339998CCCE6673331998CCC666333199CCCE66733199CCC666333998CCE6733199CCC6633399CCC6633199CCE6733198CC6633198CC6633198CC663319CCE673398CC663399CCE63319CCE63319CCE63319CCE63319CC663398CC673198CE63399CC673198CE63398CC67319CC673198CE63398CE63398CC67319CC67319CC67319CC67319CC663398CE63398CE63398;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N4
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[2]~20 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[2]~20_combout  = (\U1|dp_mod|D1|sin_wave[1]~19  & ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[1]~19  & 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14] $ (VCC))))
// \U1|dp_mod|D1|sin_wave[2]~21  = CARRY((!\U1|dp_mod|D1|sin_wave[1]~19  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14]))))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[1]~19 ),
	.combout(\U1|dp_mod|D1|sin_wave[2]~20_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[2]~21 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[2]~20 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFC0000000FFFFFFE000000FFFFFC00001FFFFE00003FFFE0000FFFF8000FFFE0003FFF0003FFE000FFF8003FFC003FF8007FF001FFC00FFE007FE007FE007FC00FF803FE00FF803FC01FE00FF00FF00FF00FF00FF01FE03FC07F00FE03F80FE03F80FE07F01F80FC07E03F03F81F81FC0FC0FC0FC0FC1F81F81F03F07E07C0F81F03E0FC1F83E0FC1F07C0F83E0F83E0F83E0F83C1F07C1E0F83C1F0F83C1E0F87C3E1F0F8783C1E1F0F0787C3C3E1E1F0F0F0F87878787878783C7878787878787870F0F0E1E1E3C3C7878F0E1E3C3878F0E1C3C78F1E1C3870E1C3870E3C78F1C3871E3C70E3C;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h70E3871E38F1C78E3C71E38E3C71C78E38E1C71C71E38E38E38E38E38E38E38E38E38E38E38E31C71C718E38E31C71CE38C71C638E71CE38C718E31C639C738C718E718E718E718E738C739C631CE718C739CE318C639CE739CE739CE739CE739CE7398C6319CE7398C6739CC63398C67398CE6319CC67319CC67319CCE63399CC663399CCE633198CC6673399CCC66333998CCE66333199CCCE6663331999CCCC66663333199998CCCCC6666673333333999999999CCCCCCCCCCCCCCCC666666666666666666CCCCCCCCCCCCCCCD99999999933333336666664CCCCD99999333366664CCCD999B3336664CCD999333666CCD99933266CCD99B32664CD993366;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h4CD9933664C99B3264CD9B3664C993264CD9B366CD9B264C99326CD9B264C9B364C9B364C9B364D9B26CD9364D9B26C9B264D9364D9364D9364D9364DB26C9B26D9364DB26C9364DB26D936C9B64DB24D926D926C936C936C936C936D926D924DB249B64936D924DB64936D9249B6C924DB6C924DB6D924936DB649249B6DB6C9249249B6DB6DB64924924924926DB6DB6DB6DB6DB6DB6DB6DB6DB6DA4924924924925B6DB6DB4924924B6DB6DA4924B6DB6D2492DB6D2492DB6D2496DB6924B6DA496DB4925B6925B6D24B6D24B6D24B6D25B6925B492DA496D24B692DB496D24B692DA4B692DA4B692DA4B692DA4B696D25B49692DA5B49692DA5B49692D25;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hA4B696D2DA5B4B49692D25A5B4B69692D2DA5A4B4B69696D2D2DA5A5B4B4B4969696D2D2D2DA5A5A5A5B4B4B4B4B4B696969696969696969696969696969696969696969696969694B4B4B4B4B4B5A5A5A5A52D2D2D2D6969694B4B4B5A5A5AD2D2D69696B4B4A5A5AD2D29696B4B4A5A52D2D696B4B5A5A52D29694B4A5A52D696B4B5A5AD29694B4A5AD2D694B5A5AD29694B5A52D696B4A5AD296B4A5A52D694B5A52D694B5A52D694B5A5296B4A5AD296B4A52D694B5A5296B4A5AD694B5A5296B4A5AD694B5AD296B5A52D6B4A52D694A5AD294B5AD296B5A5296B5A52D6B4A52D6B4A52D694A5AD694A5AD694A5AD694A5AD694B5AD294B5AD294B5AD2;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N6
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[3]~22 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[3]~22_combout  = (\U1|dp_mod|D1|sin_wave[2]~21  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout  $ ((!\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[2]~21  & 
// ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])) # (GND)))
// \U1|dp_mod|D1|sin_wave[3]~23  = CARRY((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout  $ (!\U1|dp_mod|D1|ra2|Q [14])) # (!\U1|dp_mod|D1|sin_wave[2]~21 ))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[2]~21 ),
	.combout(\U1|dp_mod|D1|sin_wave[3]~22_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[3]~23 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[3]~22 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFF00000000001FFFFFFFFFC00000000FFFFFFFF00000003FFFFFFC000000FFFFFFC000003FFFFF800001FFFFF000007FFFF800007FFFF00003FFFF00003FFFE0000FFFF0000FFFF0000FFFE0003FFF8000FFFC000FFFC000FFF8001FFF0007FFC003FFE001FFF000FFF000FFE001FFE003FF8007FF001FFC00FFE003FF001FF800FFC00FFC00FFC00FFC01FF801FF003FE00FFC01FF007FC01FF007FC01FE00FF807FC03FE01FF00FF007F807F807F803F807F807F807F807F00FF01FE03FC07F80FF01FC03F80FF01FC07F01FE03F80FE03F80FC07F01FC07E03F80FC0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h7F03F81FC0FE07F03F81FC0FC07E07F03F01F81F81FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC1F81F81F03F03E07E0FC0F81F83F07E0FC0F81F03E07C1F83F07E0F81F07E0F81F07C0F83E07C1F07E0F83E0FC1F07C1F07C1F07C1F07C1F07C1F07C1F07C1E0F83E0F87C1F07C3E0F87C1F0F83E1F0783E1F0783E1F0F83C1E0F87C3E1F0F83C1E0F0787C3E1F0F87C3C1E0F0F87C3C1E1F0F0787C3C1E1E0F0F8787C3C3E1E1E0F0F0F878787C3C3C3C1E1E1E1E1F0F0F0F0F0F0F0F0787878787878787878F0F0F0F0F0F0F0F1E1E1E1E1E3C3C3C38787878F0F0E1E1E1C3C387878F0F1E1E3C3C7878F0E1E1C3C7870F1E1E3C3870F1E1C3C7870E1E3C78;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h70E1E3C7870E1C3C78F1E3C7870E1C3870E1C3870E1C3870E1C38F1E3C78F1C3870E3C78F1C3871E3C70E1C78E1C38F1C3871E3871E3871E3871E3871C38F1C38E1C78E3C70E3871C38E1C70E3871C38E1C71E38F1C70E38F1C70E38E1C71E38E3C71C78E38E1C71C78E38E1C71C70E38E38F1C71C71E38E38E3871C71C71C70E38E38E38E38E3871C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C638E38E38E38E38C71C71C71C738E38E38E31C71C71CE38E38E71C71C738E38E71C71C638E39C71C738E38C71C738E39C71C638E31C718E38C71CE38E71C738E31C738E31C738E31C738E31C738E71C638E71CE39C718E31C638E71CE39;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hC738E71CE39C738E71CE39C638C718E31CE39C738C718E71CE31C639C738C718E718E31CE31C639C639C738C738C738E718E718E718E718E718E718E718E718E718E718E718E718E738C738C738C639C639C631CE31CE718E718C738C639C631CE318E718C738C639CE31CE718C738C639CE318E738C639C631CE718C739C6318E738C639CE318E738C631CE718C639CE318E739C6318E738C631CE738C639CE718C639CE718C639CE718C639CE738C631CE738C6318E739C6318C739CE718C639CE738C6318E739CE318C639CE738C6318E739CE318C631CE739C6318C639CE738C6318C739CE718C6318E739CE718C6318E739CE718C631CE739CE318C631C;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N8
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[4]~24 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[4]~24_combout  = (\U1|dp_mod|D1|sin_wave[3]~23  & ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[3]~23  & 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14] $ (VCC))))
// \U1|dp_mod|D1|sin_wave[4]~25  = CARRY((!\U1|dp_mod|D1|sin_wave[3]~23  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14]))))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[3]~23 ),
	.combout(\U1|dp_mod|D1|sin_wave[4]~24_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[4]~25 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[4]~24 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFF0000000000003FFFFFFFFFFE00000000007FFFFFFFFF8000000003FFFFFFFFC00000000FFFFFFFF00000000FFFFFFFC0000000FFFFFFF0000000FFFFFFE0000007FFFFFC000001FFFFFF000000FFFFFE000003FFFFF800001FFFFF000003FFFFE00000FFFFF00000FFFFF00001FFFFE00003FFFF00001FFFF80001FFFF80001FFFF00007FFFC0001FFFF00007FFF80007FFFC0007FFF80007FFF8000FFFE0003FFF8000FFFE0003FFF0001FFF8001FFFC000FFFC000FFF8001FFF8003FFF000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h7FFC001FFF0007FFC001FFF0007FF8003FFE001FFE000FFF000FFF000FFF000FFF000FFF000FFE001FFE003FFC007FF000FFE003FF800FFF001FFC007FE003FF800FFE007FF001FF800FFC007FE007FF003FF001FF801FF801FF801FF801FF801FF801FF801FF003FF007FE007FC00FF801FF003FE007FC01FF803FE00FFC01FF007FC01FF003FE00FF807FC01FF007FC01FF00FF803FE01FF007F803FE01FF00FF807FC03FE01FF00FF007F807FC03FC01FE01FE01FF00FF00FF00FF007F807F807F807F807F00FF00FF00FF00FE01FE01FE03FC03FC07F807F00FF01FE01FC03F807F00FE01FC03F807F00FE01FC07F80FE01FC03F80FE01FC07F80FE03F80;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h7F01FC07F80FE03F80FE03F807F01FC07F01FC07F01FC07F01FC0FE03F80FE03F80FC07F01FC07E03F80FE07F01FC0FE03F81FC07E03F81FC07E03F81FC0FE03F01F80FC07F03F81FC0FE07F03F81FC0FE07E03F01F80FC0FE07F03F01F81FC0FC07E07F03F01F81F80FC0FE07E07F03F03F01F81F81FC0FC0FC07E07E07E07F03F03F03F03F03F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F81F83F03F03F03F03F07E07E07E07C0FC0FC0FC1F81F81F03F03F07E07E07C0FC0F81F81F83F03E07E07C0FC0F81F83F03E07E07C0FC1F81F03F07E0FC0F81F83F03E07C0FC1F83F03E07C0FC1F83F07E07C0F81F03E07E0FC1F83F07E0FC1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hF83F07E0FC1F83F07E0FC1F83F07E0FC1F03E07C0F81F07E0FC1F83E07C0F81F07E0FC1F03E07C1F83E07C0F83F07C0F81F07E0F81F07E0F81F07E0F81F07E0F81F07E0F81F07E0F83F07C0F83F07C1F83E07C1F03E0F81F07E0F83F07C1F83E0FC1F07E0F83F07C1F03E0F81F07C0F83E0FC1F07C0F83E07C1F07E0F83E07C1F07C0F83E0FC1F07C0F83E0F81F07C1F03E0F83E07C1F07C0F83E0F83F07C1F07E0F83E0F81F07C1F07E0F83E0F83F07C1F07C0F83E0F83E07C1F07C1F07E0F83E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F81F07C1F07C1F07E0F83E0F83E0F81F07C1F07C1F03E0F83E0;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N10
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[5]~26 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[5]~26_combout  = (\U1|dp_mod|D1|sin_wave[4]~25  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout  $ ((!\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[4]~25  & 
// ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])) # (GND)))
// \U1|dp_mod|D1|sin_wave[5]~27  = CARRY((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout  $ (!\U1|dp_mod|D1|ra2|Q [14])) # (!\U1|dp_mod|D1|sin_wave[4]~25 ))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[4]~25 ),
	.combout(\U1|dp_mod|D1|sin_wave[5]~26_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[5]~27 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[5]~26 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFF00000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFC00000000001FFFFFFFFFFC0000000000FFFFFFFFFF0000000001FFFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFF800000001FFFFFFFF800000007FFFFFFF800000007FFFFFFF00000003FFFFFFF00000003FFFFFFE0000001FFFFFFF0000000FFFFFFE0000003FFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h8000001FFFFFF8000001FFFFFF8000003FFFFFE000000FFFFFF000000FFFFFF000000FFFFFF000001FFFFFC000007FFFFF000003FFFFF000001FFFFF800003FFFFF000007FFFFE00000FFFFF800007FFFFC00001FFFFE00001FFFFE00001FFFFE00001FFFFE00003FFFF800007FFFF00001FFFFC00007FFFE00003FFFF00001FFFF80001FFFFC0000FFFF80001FFFF80001FFFF00003FFFE00007FFFC0001FFFF00007FFFC0001FFFF00007FFF80003FFFE0001FFFE0000FFFF0000FFFF80007FFF80007FFF8000FFFF0000FFFF0001FFFE0003FFFC0007FFF8000FFFE0001FFFC0007FFF0001FFFC0007FFF0001FFF8000FFFE0003FFF0001FFF8000FFFC000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h7FFE0007FFF0003FFF0003FFF8001FFF8001FFF8001FFF8001FFF0003FFF0003FFF0007FFE0007FFC000FFF8001FFF0003FFE0007FFC001FFF8003FFE000FFFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF000FFF8003FFE001FFF0007FF8003FFE001FFF000FFF8007FFC003FFE001FFE000FFF0007FF8007FF8003FFC003FFC003FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFE001FFC003FFC003FFC007FF8007FF800FFF000FFE001FFE003FFC007FF8007FF000FFE001FFC003FF8007FF000FFE003FFC007FF800FFE001FFC007FF000FFE003FFC007FF001FFC003FF800FFE003FF8007FF001FFC007FF001FFC007FF001;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFC007FF001FFC007FF001FFC007FF001FFC007FF001FF800FFE003FF800FFE007FF001FFC007FE003FF800FFC007FF001FF800FFE007FF001FF800FFE007FF001FF800FFE007FF003FF800FFC007FE003FF801FFC00FFE007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FF003FF001FF800FFC007FE007FF003FF801FF800FFC00FFE007FF003FF001FF801FFC00FFC007FE007FF003FF003FF801FF800FFC00FFE007FE007FF003FF003FF801FF800FFC00FFC007FE007FE007FF003FF003FF801FF801FFC00FFC00FFC007FE007FE003FF003FF003FF801FF801FF800FFC00FFC00FFE007FE007FE007FF003FF003FF001FF801FF801FFC00FFC00;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N12
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[6]~28 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[6]~28_combout  = (\U1|dp_mod|D1|sin_wave[5]~27  & ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[5]~27  & 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14] $ (VCC))))
// \U1|dp_mod|D1|sin_wave[6]~29  = CARRY((!\U1|dp_mod|D1|sin_wave[5]~27  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14]))))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[5]~27 ),
	.combout(\U1|dp_mod|D1|sin_wave[6]~28_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[6]~29 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[6]~28 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFC000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000001FFFFFFFFFFFFE0000000000003FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFF800000000003FFFFFFFFFFE00000000003FFFFFFFFFF80000000000FFFFFFFFFF80000000001FFFFFFFFFE0000000001FFFFFFFFFE0000000003FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFE000000001FFFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFF80000000FFFFFFFF00000001FFFFFFFC00000007FFFFFFF00000001FFFFFFF80000001FFFFFFF80000001FFFFFFF00000003FFFFFFE0000000FFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h80000007FFFFFFC0000003FFFFFFE0000001FFFFFFE0000001FFFFFFC0000003FFFFFF80000007FFFFFF0000001FFFFFFC0000007FFFFFE0000003FFFFFF0000001FFFFFF8000001FFFFFF8000001FFFFFF8000001FFFFFF0000003FFFFFE0000007FFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFF8000003FFFFFC000003FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000003FFFFFC000007FFFFF800000FFFFFF000001FFFFFC000007FFFFF800000FFFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFC000007FFFFE000003FFFFF000003FFFFF800001FFFFF800001FFFFF800001;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF000003FFFFF000007FFFFE000007FFFFC00000FFFFF800001FFFFF000007FFFFE00000FFFFF800001FFFFF000007FFFFC00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800007FFFFC00001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFF800003FFFFC00001FFFFF00000FFFFF800007FFFFC00003FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00000FFFFF00000FFFFF800007FFFF800003FFFFC00001FFFFE00001FFFFF00000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N14
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[7]~30 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[7]~30_combout  = (\U1|dp_mod|D1|sin_wave[6]~29  & (\U1|dp_mod|D1|ra2|Q [14] $ ((!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[6]~29  & ((\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout )) # (GND)))
// \U1|dp_mod|D1|sin_wave[7]~31  = CARRY((\U1|dp_mod|D1|ra2|Q [14] $ (!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout )) # (!\U1|dp_mod|D1|sin_wave[6]~29 ))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[6]~29 ),
	.combout(\U1|dp_mod|D1|sin_wave[7]~30_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[7]~31 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[7]~30 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFF0000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000007FFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFC000000000007FFFFFFFFFFF000000000001FFFFFFFFFFF800000000000FFFFFFFFFFFC00000000000FFFFFFFFFFF800000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000003FFFFFFFFFFE00000000001FFFFFFFFFFE;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE00000000003FFFFFFFFFF800000000007FFFFFFFFFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFF00000000007FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N16
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[8]~32 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[8]~32_combout  = (\U1|dp_mod|D1|sin_wave[7]~31  & ((\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14])))) # (!\U1|dp_mod|D1|sin_wave[7]~31  & 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14] $ (VCC))))
// \U1|dp_mod|D1|sin_wave[8]~33  = CARRY((!\U1|dp_mod|D1|sin_wave[7]~31  & (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  $ (\U1|dp_mod|D1|ra2|Q [14]))))

	.dataa(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[7]~31 ),
	.combout(\U1|dp_mod|D1|sin_wave[8]~32_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[8]~33 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[8]~32 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFE00000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N18
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[9]~34 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[9]~34_combout  = (\U1|dp_mod|D1|sin_wave[8]~33  & (\U1|dp_mod|D1|ra2|Q [14] $ ((!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[8]~33  & ((\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout )) # (GND)))
// \U1|dp_mod|D1|sin_wave[9]~35  = CARRY((\U1|dp_mod|D1|ra2|Q [14] $ (!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout )) # (!\U1|dp_mod|D1|sin_wave[8]~33 ))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[8]~33 ),
	.combout(\U1|dp_mod|D1|sin_wave[9]~34_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[9]~35 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[9]~34 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N20
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[10]~36 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[10]~36_combout  = (\U1|dp_mod|D1|sin_wave[9]~35  & ((\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[9]~35  & (\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout  $ (VCC))))
// \U1|dp_mod|D1|sin_wave[10]~37  = CARRY((!\U1|dp_mod|D1|sin_wave[9]~35  & (\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[9]~35 ),
	.combout(\U1|dp_mod|D1|sin_wave[10]~36_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[10]~37 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[10]~36 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N22
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[11]~38 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[11]~38_combout  = (\U1|dp_mod|D1|sin_wave[10]~37  & (\U1|dp_mod|D1|ra2|Q [14] $ ((!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[10]~37  & ((\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout )) # (GND)))
// \U1|dp_mod|D1|sin_wave[11]~39  = CARRY((\U1|dp_mod|D1|ra2|Q [14] $ (!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout )) # (!\U1|dp_mod|D1|sin_wave[10]~37 ))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[10]~37 ),
	.combout(\U1|dp_mod|D1|sin_wave[11]~38_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[11]~39 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[11]~38 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N24
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[12]~40 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[12]~40_combout  = (\U1|dp_mod|D1|sin_wave[11]~39  & ((\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[11]~39  & (\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  $ (VCC))))
// \U1|dp_mod|D1|sin_wave[12]~41  = CARRY((!\U1|dp_mod|D1|sin_wave[11]~39  & (\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[11]~39 ),
	.combout(\U1|dp_mod|D1|sin_wave[12]~40_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[12]~41 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[12]~40 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N26
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[13]~42 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[13]~42_combout  = (\U1|dp_mod|D1|sin_wave[12]~41  & (\U1|dp_mod|D1|ra2|Q [14] $ ((!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[12]~41  & ((\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout )) # (GND)))
// \U1|dp_mod|D1|sin_wave[13]~43  = CARRY((\U1|dp_mod|D1|ra2|Q [14] $ (!\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout )) # (!\U1|dp_mod|D1|sin_wave[12]~41 ))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[12]~41 ),
	.combout(\U1|dp_mod|D1|sin_wave[13]~42_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[13]~43 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[13]~42 .lut_mask = 16'h969F;
defparam \U1|dp_mod|D1|sin_wave[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N28
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[14]~44 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[14]~44_combout  = (\U1|dp_mod|D1|sin_wave[13]~43  & ((\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout )))) # (!\U1|dp_mod|D1|sin_wave[13]~43  & (\U1|dp_mod|D1|ra2|Q [14] $ 
// (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout  $ (VCC))))
// \U1|dp_mod|D1|sin_wave[14]~45  = CARRY((!\U1|dp_mod|D1|sin_wave[13]~43  & (\U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\U1|dp_mod|D1|ra2|Q [14]),
	.datab(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|dp_mod|D1|sin_wave[13]~43 ),
	.combout(\U1|dp_mod|D1|sin_wave[14]~44_combout ),
	.cout(\U1|dp_mod|D1|sin_wave[14]~45 ));
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[14]~44 .lut_mask = 16'h6906;
defparam \U1|dp_mod|D1|sin_wave[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U1|dp_mod|D1|wire_b [12],\U1|dp_mod|D1|wire_b [11],\U1|dp_mod|D1|wire_b [10],\U1|dp_mod|D1|wire_b [9],\U1|dp_mod|D1|wire_b [8],\U1|dp_mod|D1|wire_b [7],\U1|dp_mod|D1|wire_b [6],\U1|dp_mod|D1|wire_b [5],\U1|dp_mod|D1|wire_b [4],\U1|dp_mod|D1|wire_b [3],\U1|dp_mod|D1|wire_b [2],\U1|dp_mod|D1|wire_b [1],
\U1|dp_mod|D1|wire_b [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/MOD_COMP.ram0_rom_mem2_50673b7d.hdl.mif";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N30
cycloneive_lcell_comb \U1|dp_mod|D1|sin_wave[15]~46 (
// Equation(s):
// \U1|dp_mod|D1|sin_wave[15]~46_combout  = \U1|dp_mod|D1|ra2|Q [14] $ (\U1|dp_mod|D1|sin_wave[14]~45  $ (\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15~portadataout ))

	.dataa(gnd),
	.datab(\U1|dp_mod|D1|ra2|Q [14]),
	.datac(gnd),
	.datad(\U1|dp_mod|D1|m1|rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(\U1|dp_mod|D1|sin_wave[14]~45 ),
	.combout(\U1|dp_mod|D1|sin_wave[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|D1|sin_wave[15]~46 .lut_mask = 16'hC33C;
defparam \U1|dp_mod|D1|sin_wave[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y49_N1
dffeas \U1|dp_mod|r8|Q[1] (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|dp_mod|r7|Q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|dp_mod|r8|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|dp_mod|r8|Q[1] .is_wysiwyg = "true";
defparam \U1|dp_mod|r8|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N0
cycloneive_lcell_comb \U1|dp_mod|m2|out[0]~0 (
// Equation(s):
// \U1|dp_mod|m2|out[0]~0_combout  = (\U1|dp_mod|r8|Q [1] & !\U2|C2|reg_array_confregs[10][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|dp_mod|r8|Q [1]),
	.datad(\U2|C2|reg_array_confregs[10][1]~q ),
	.cin(gnd),
	.combout(\U1|dp_mod|m2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|dp_mod|m2|out[0]~0 .lut_mask = 16'h00F0;
defparam \U1|dp_mod|m2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y49_N0
cycloneive_mac_mult \U1|dp_mod|Mult2|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\U2|C2|reg_array_confregs[10][1]~q ,\U1|dp_mod|m2|out[14]~14_combout ,\U1|dp_mod|m2|out[13]~13_combout ,\U1|dp_mod|m2|out[12]~12_combout ,\U1|dp_mod|m2|out[11]~11_combout ,\U1|dp_mod|m2|out[10]~10_combout ,\U1|dp_mod|m2|out[9]~9_combout ,
\U1|dp_mod|m2|out[8]~8_combout ,\U1|dp_mod|m2|out[7]~7_combout ,\U1|dp_mod|m2|out[6]~6_combout ,\U1|dp_mod|m2|out[5]~5_combout ,\U1|dp_mod|m2|out[4]~4_combout ,\U1|dp_mod|m2|out[3]~3_combout ,\U1|dp_mod|m2|out[2]~2_combout ,\U1|dp_mod|m2|out[1]~1_combout ,
\U1|dp_mod|m2|out[0]~0_combout ,gnd}),
	.datab({\U1|dp_mod|D1|sin_wave[15]~46_combout ,\U1|dp_mod|D1|sin_wave[14]~44_combout ,\U1|dp_mod|D1|sin_wave[13]~42_combout ,\U1|dp_mod|D1|sin_wave[12]~40_combout ,\U1|dp_mod|D1|sin_wave[11]~38_combout ,\U1|dp_mod|D1|sin_wave[10]~36_combout ,
\U1|dp_mod|D1|sin_wave[9]~34_combout ,\U1|dp_mod|D1|sin_wave[8]~32_combout ,\U1|dp_mod|D1|sin_wave[7]~30_combout ,\U1|dp_mod|D1|sin_wave[6]~28_combout ,\U1|dp_mod|D1|sin_wave[5]~26_combout ,\U1|dp_mod|D1|sin_wave[4]~24_combout ,
\U1|dp_mod|D1|sin_wave[3]~22_combout ,\U1|dp_mod|D1|sin_wave[2]~20_combout ,\U1|dp_mod|D1|sin_wave[1]~18_combout ,\U1|dp_mod|D1|sin_wave[0]~16_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult2|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .dataa_width = 18;
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .datab_clock = "0";
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .datab_width = 18;
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .signa_clock = "none";
defparam \U1|dp_mod|Mult2|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y49_N2
cycloneive_mac_out \U1|dp_mod|Mult2|auto_generated|mac_out2 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT32 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT31 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT30 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT29 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT28 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT27 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT26 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT25 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT24 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT23 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT22 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT21 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT20 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT19 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT18 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT17 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT16 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT15 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT14 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT13 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT12 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT11 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT10 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT9 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT8 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT7 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT6 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT5 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT4 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT3 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT2 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~DATAOUT1 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~dataout ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~2 ,
\U1|dp_mod|Mult2|auto_generated|mac_mult1~1 ,\U1|dp_mod|Mult2|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U1|dp_mod|Mult2|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \U1|dp_mod|Mult2|auto_generated|mac_out2 .dataa_width = 36;
defparam \U1|dp_mod|Mult2|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y61_N25
dffeas \DAC_DA[0]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[0]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y60_N18
dffeas \DAC_DA[1]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[1]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y57_N18
dffeas \DAC_DA[2]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[2]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y57_N25
dffeas \DAC_DA[3]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[3]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y56_N18
dffeas \DAC_DA[4]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[4]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y56_N25
dffeas \DAC_DA[5]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[5]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y52_N4
dffeas \DAC_DA[6]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[6]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y52_N11
dffeas \DAC_DA[7]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[7]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y50_N11
dffeas \DAC_DA[8]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[8]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y49_N4
dffeas \DAC_DA[9]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[9]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y46_N11
dffeas \DAC_DA[10]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[10]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y45_N18
dffeas \DAC_DA[11]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[11]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y64_N4
dffeas \DAC_DA[12]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|dp_mod|r12|Q [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[12]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y64_N11
dffeas \DAC_DA[13]~reg0 (
	.clk(\pll_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\U1|dp_mod|r12|Q [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DAC_DA[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DAC_DA[13]~reg0 .is_wysiwyg = "true";
defparam \DAC_DA[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
cycloneive_lcell_comb \U2|C3|C1|sleds~0 (
// Equation(s):
// \U2|C3|C1|sleds~0_combout  = (\U2|C3|C1|state.write~q ) # (!\U2|C3|C1|state.inicial~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|C3|C1|state.inicial~q ),
	.datad(\U2|C3|C1|state.write~q ),
	.cin(gnd),
	.combout(\U2|C3|C1|sleds~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|sleds~0 .lut_mask = 16'hFF0F;
defparam \U2|C3|C1|sleds~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
cycloneive_lcell_comb \U2|C3|C1|sleds~1 (
// Equation(s):
// \U2|C3|C1|sleds~1_combout  = (\U2|C3|C1|state.read~q ) # (!\U2|C3|C1|state.inicial~q )

	.dataa(\U2|C3|C1|state.inicial~q ),
	.datab(gnd),
	.datac(\U2|C3|C1|state.read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|C3|C1|sleds~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|C3|C1|sleds~1 .lut_mask = 16'hF5F5;
defparam \U2|C3|C1|sleds~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][0]~q ))) # (!\SW[1]~input_o  & (\U2|C2|reg_array_confregs[5][0]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\U2|C2|reg_array_confregs[5][0]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\U2|C2|reg_array_confregs[3][0]~q ),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hF4A4;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N18
cycloneive_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\Mux7~7_combout  & (((\U2|C2|reg_array_confregs[7][0]~q ) # (!\SW[0]~input_o )))) # (!\Mux7~7_combout  & (\U2|C2|reg_array_confregs[4][0]~q  & ((\SW[0]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[4][0]~q ),
	.datab(\Mux7~7_combout ),
	.datac(\U2|C2|reg_array_confregs[7][0]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hE2CC;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N0
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ((\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o ))) # (!\SW[3]~input_o )

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'h333B;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[2][0]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\U2|C2|reg_array_confregs[10][0]~q  & !\SW[1]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[2][0]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\U2|C2|reg_array_confregs[10][0]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hCCB8;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\SW[1]~input_o  & ((\Mux7~1_combout  & (\U2|C2|reg_array_confregs[0][0]~q )) # (!\Mux7~1_combout  & ((\U2|C2|reg_array_confregs[1][0]~q ))))) # (!\SW[1]~input_o  & (((\Mux7~1_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\U2|C2|reg_array_confregs[0][0]~q ),
	.datac(\U2|C2|reg_array_confregs[1][0]~q ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hDDA0;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\SW[3]~input_o  & ((\SW[1]~input_o ) # ((\SW[2]~input_o ) # (\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hFE00;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\Mux7~3_combout  & ((\Mux7~4_combout  & ((\U2|C2|reg_array_confregs[8][0]~q ))) # (!\Mux7~4_combout  & (\Mux7~2_combout )))) # (!\Mux7~3_combout  & (((!\Mux7~4_combout ))))

	.dataa(\Mux7~3_combout ),
	.datab(\Mux7~2_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\U2|C2|reg_array_confregs[8][0]~q ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hAD0D;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\SW[1]~input_o ) # ((\SW[2]~input_o ) # (!\SW[3]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hEFEF;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\Mux7~5_combout  & ((\Mux7~0_combout ) # ((\U2|C2|reg_array_confregs[6][0]~q )))) # (!\Mux7~5_combout  & (!\Mux7~0_combout  & (\U2|C2|reg_array_confregs[9][0]~q )))

	.dataa(\Mux7~5_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\U2|C2|reg_array_confregs[9][0]~q ),
	.datad(\U2|C2|reg_array_confregs[6][0]~q ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hBA98;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\SW[3]~input_o  & (((\Mux7~6_combout )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\Mux7~8_combout )) # (!\SW[2]~input_o  & ((\Mux7~6_combout )))))

	.dataa(\Mux7~8_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux7~6_combout ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hEF20;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N20
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\U2|C2|reg_array_confregs[2][1]~q )) # (!\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[10][1]~q )))))

	.dataa(\U2|C2|reg_array_confregs[2][1]~q ),
	.datab(\U2|C2|reg_array_confregs[10][1]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hFA0C;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N2
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\SW[1]~input_o  & ((\Mux6~0_combout  & ((\U2|C2|reg_array_confregs[0][1]~q ))) # (!\Mux6~0_combout  & (\U2|C2|reg_array_confregs[1][1]~q )))) # (!\SW[1]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\U2|C2|reg_array_confregs[1][1]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[0][1]~q ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF388;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N24
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mux7~3_combout  & ((\Mux7~4_combout  & ((\U2|C2|reg_array_confregs[8][1]~q ))) # (!\Mux7~4_combout  & (\Mux6~1_combout )))) # (!\Mux7~3_combout  & (((!\Mux7~4_combout ))))

	.dataa(\Mux7~3_combout ),
	.datab(\Mux6~1_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\U2|C2|reg_array_confregs[8][1]~q ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hAD0D;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N6
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~2_combout  & (((\Mux7~0_combout ) # (\U2|C2|reg_array_confregs[6][1]~q )))) # (!\Mux6~2_combout  & (\U2|C2|reg_array_confregs[9][1]~q  & (!\Mux7~0_combout )))

	.dataa(\U2|C2|reg_array_confregs[9][1]~q ),
	.datab(\Mux6~2_combout ),
	.datac(\Mux7~0_combout ),
	.datad(\U2|C2|reg_array_confregs[6][1]~q ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hCEC2;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N0
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][1]~q ))) # (!\SW[1]~input_o  & (\U2|C2|reg_array_confregs[5][1]~q ))))

	.dataa(\U2|C2|reg_array_confregs[5][1]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\U2|C2|reg_array_confregs[3][1]~q ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hF2C2;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N4
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\SW[0]~input_o  & ((\Mux6~4_combout  & ((\U2|C2|reg_array_confregs[7][1]~q ))) # (!\Mux6~4_combout  & (\U2|C2|reg_array_confregs[4][1]~q )))) # (!\SW[0]~input_o  & (((\Mux6~4_combout ))))

	.dataa(\U2|C2|reg_array_confregs[4][1]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\U2|C2|reg_array_confregs[7][1]~q ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hF388;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N26
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o  & (\Mux6~3_combout )) # (!\SW[3]~input_o  & ((\Mux6~5_combout ))))) # (!\SW[2]~input_o  & (\Mux6~3_combout ))

	.dataa(\Mux6~3_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hAEA2;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N14
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[2][2]~q ))) # (!\SW[0]~input_o  & (\U2|C2|reg_array_confregs[10][2]~q ))))

	.dataa(\U2|C2|reg_array_confregs[10][2]~q ),
	.datab(\U2|C2|reg_array_confregs[2][2]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFC0A;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N12
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & ((\U2|C2|reg_array_confregs[0][2]~q ) # ((!\SW[1]~input_o )))) # (!\Mux5~0_combout  & (((\U2|C2|reg_array_confregs[1][2]~q  & \SW[1]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[0][2]~q ),
	.datab(\U2|C2|reg_array_confregs[1][2]~q ),
	.datac(\Mux5~0_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hACF0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N20
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\Mux7~3_combout  & ((\Mux7~4_combout  & (\U2|C2|reg_array_confregs[8][2]~q )) # (!\Mux7~4_combout  & ((\Mux5~1_combout ))))) # (!\Mux7~3_combout  & (((!\Mux7~4_combout ))))

	.dataa(\U2|C2|reg_array_confregs[8][2]~q ),
	.datab(\Mux7~3_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'h8F83;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N8
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux7~0_combout  & (((\Mux5~2_combout )))) # (!\Mux7~0_combout  & ((\Mux5~2_combout  & ((\U2|C2|reg_array_confregs[6][2]~q ))) # (!\Mux5~2_combout  & (\U2|C2|reg_array_confregs[9][2]~q ))))

	.dataa(\U2|C2|reg_array_confregs[9][2]~q ),
	.datab(\Mux7~0_combout ),
	.datac(\U2|C2|reg_array_confregs[6][2]~q ),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hFC22;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N6
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][2]~q ))) # (!\SW[1]~input_o  & (\U2|C2|reg_array_confregs[5][2]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\U2|C2|reg_array_confregs[5][2]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\U2|C2|reg_array_confregs[3][2]~q ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hF4A4;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N24
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\SW[0]~input_o  & ((\Mux5~4_combout  & ((\U2|C2|reg_array_confregs[7][2]~q ))) # (!\Mux5~4_combout  & (\U2|C2|reg_array_confregs[4][2]~q )))) # (!\SW[0]~input_o  & (((\Mux5~4_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\U2|C2|reg_array_confregs[4][2]~q ),
	.datac(\U2|C2|reg_array_confregs[7][2]~q ),
	.datad(\Mux5~4_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hF588;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N28
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\SW[3]~input_o  & (\Mux5~3_combout )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\Mux5~5_combout ))) # (!\SW[2]~input_o  & (\Mux5~3_combout ))))

	.dataa(\Mux5~3_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hBA8A;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[2][3]~q ))) # (!\SW[0]~input_o  & (\U2|C2|reg_array_confregs[10][3]~q ))))

	.dataa(\U2|C2|reg_array_confregs[10][3]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\U2|C2|reg_array_confregs[2][3]~q ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hF2C2;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\U2|C2|reg_array_confregs[0][3]~q )) # (!\SW[1]~input_o ))) # (!\Mux4~0_combout  & (\SW[1]~input_o  & (\U2|C2|reg_array_confregs[1][3]~q )))

	.dataa(\Mux4~0_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[1][3]~q ),
	.datad(\U2|C2|reg_array_confregs[0][3]~q ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hEA62;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux7~4_combout  & (\U2|C2|reg_array_confregs[8][3]~q  & (\Mux7~3_combout ))) # (!\Mux7~4_combout  & (((\Mux4~1_combout ) # (!\Mux7~3_combout ))))

	.dataa(\U2|C2|reg_array_confregs[8][3]~q ),
	.datab(\Mux7~4_combout ),
	.datac(\Mux7~3_combout ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hB383;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N10
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux7~0_combout  & (((\Mux4~2_combout )))) # (!\Mux7~0_combout  & ((\Mux4~2_combout  & ((\U2|C2|reg_array_confregs[6][3]~q ))) # (!\Mux4~2_combout  & (\U2|C2|reg_array_confregs[9][3]~q ))))

	.dataa(\U2|C2|reg_array_confregs[9][3]~q ),
	.datab(\Mux7~0_combout ),
	.datac(\U2|C2|reg_array_confregs[6][3]~q ),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hFC22;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][3]~q ))) # (!\SW[1]~input_o  & (\U2|C2|reg_array_confregs[5][3]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[5][3]~q ),
	.datad(\U2|C2|reg_array_confregs[3][3]~q ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hDC98;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N24
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\Mux4~4_combout  & (((\U2|C2|reg_array_confregs[7][3]~q ) # (!\SW[0]~input_o )))) # (!\Mux4~4_combout  & (\U2|C2|reg_array_confregs[4][3]~q  & ((\SW[0]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[4][3]~q ),
	.datab(\Mux4~4_combout ),
	.datac(\U2|C2|reg_array_confregs[7][3]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hE2CC;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N6
cycloneive_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o  & (\Mux4~3_combout )) # (!\SW[3]~input_o  & ((\Mux4~5_combout ))))) # (!\SW[2]~input_o  & (((\Mux4~3_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux4~5_combout ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hF2D0;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][4]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\U2|C2|reg_array_confregs[5][4]~q  & !\SW[0]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[3][4]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[5][4]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hCCB8;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N2
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\Mux3~4_combout  & (((\U2|C2|reg_array_confregs[7][4]~q ) # (!\SW[0]~input_o )))) # (!\Mux3~4_combout  & (\U2|C2|reg_array_confregs[4][4]~q  & ((\SW[0]~input_o ))))

	.dataa(\Mux3~4_combout ),
	.datab(\U2|C2|reg_array_confregs[4][4]~q ),
	.datac(\U2|C2|reg_array_confregs[7][4]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hE4AA;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[2][4]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\U2|C2|reg_array_confregs[10][4]~q  & !\SW[1]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\U2|C2|reg_array_confregs[2][4]~q ),
	.datac(\U2|C2|reg_array_confregs[10][4]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAAD8;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\SW[1]~input_o  & ((\Mux3~0_combout  & ((\U2|C2|reg_array_confregs[0][4]~q ))) # (!\Mux3~0_combout  & (\U2|C2|reg_array_confregs[1][4]~q )))) # (!\SW[1]~input_o  & (((\Mux3~0_combout ))))

	.dataa(\U2|C2|reg_array_confregs[1][4]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[0][4]~q ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF388;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux7~3_combout  & ((\Mux7~4_combout  & ((\U2|C2|reg_array_confregs[8][4]~q ))) # (!\Mux7~4_combout  & (\Mux3~1_combout )))) # (!\Mux7~3_combout  & (((!\Mux7~4_combout ))))

	.dataa(\Mux3~1_combout ),
	.datab(\Mux7~3_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\U2|C2|reg_array_confregs[8][4]~q ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hCB0B;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N28
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~2_combout  & (((\U2|C2|reg_array_confregs[6][4]~q ) # (\Mux7~0_combout )))) # (!\Mux3~2_combout  & (\U2|C2|reg_array_confregs[9][4]~q  & ((!\Mux7~0_combout ))))

	.dataa(\U2|C2|reg_array_confregs[9][4]~q ),
	.datab(\Mux3~2_combout ),
	.datac(\U2|C2|reg_array_confregs[6][4]~q ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hCCE2;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N20
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\SW[3]~input_o  & (((\Mux3~3_combout )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\Mux3~5_combout )) # (!\SW[2]~input_o  & ((\Mux3~3_combout )))))

	.dataa(\Mux3~5_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hEF20;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\U2|C2|reg_array_confregs[3][5]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\U2|C2|reg_array_confregs[5][5]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\U2|C2|reg_array_confregs[5][5]~q ),
	.datad(\U2|C2|reg_array_confregs[3][5]~q ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hBA98;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\SW[0]~input_o  & ((\Mux2~4_combout  & (\U2|C2|reg_array_confregs[7][5]~q )) # (!\Mux2~4_combout  & ((\U2|C2|reg_array_confregs[4][5]~q ))))) # (!\SW[0]~input_o  & (((\Mux2~4_combout ))))

	.dataa(\U2|C2|reg_array_confregs[7][5]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\U2|C2|reg_array_confregs[4][5]~q ),
	.datad(\Mux2~4_combout ),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hBBC0;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\U2|C2|reg_array_confregs[2][5]~q )) # (!\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[10][5]~q )))))

	.dataa(\SW[1]~input_o ),
	.datab(\U2|C2|reg_array_confregs[2][5]~q ),
	.datac(\U2|C2|reg_array_confregs[10][5]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hEE50;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout  & ((\U2|C2|reg_array_confregs[0][5]~q ) # ((!\SW[1]~input_o )))) # (!\Mux2~0_combout  & (((\SW[1]~input_o  & \U2|C2|reg_array_confregs[1][5]~q ))))

	.dataa(\U2|C2|reg_array_confregs[0][5]~q ),
	.datab(\Mux2~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\U2|C2|reg_array_confregs[1][5]~q ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBC8C;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux7~4_combout  & (\U2|C2|reg_array_confregs[8][5]~q  & ((\Mux7~3_combout )))) # (!\Mux7~4_combout  & (((\Mux2~1_combout ) # (!\Mux7~3_combout ))))

	.dataa(\Mux7~4_combout ),
	.datab(\U2|C2|reg_array_confregs[8][5]~q ),
	.datac(\Mux2~1_combout ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hD855;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Mux2~2_combout  & ((\U2|C2|reg_array_confregs[6][5]~q ) # ((\Mux7~0_combout )))) # (!\Mux2~2_combout  & (((!\Mux7~0_combout  & \U2|C2|reg_array_confregs[9][5]~q ))))

	.dataa(\Mux2~2_combout ),
	.datab(\U2|C2|reg_array_confregs[6][5]~q ),
	.datac(\Mux7~0_combout ),
	.datad(\U2|C2|reg_array_confregs[9][5]~q ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hADA8;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneive_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o  & ((\Mux2~3_combout ))) # (!\SW[3]~input_o  & (\Mux2~5_combout )))) # (!\SW[2]~input_o  & (((\Mux2~3_combout ))))

	.dataa(\Mux2~5_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\Mux2~3_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hF0B8;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N6
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][6]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\U2|C2|reg_array_confregs[5][6]~q  & !\SW[0]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\U2|C2|reg_array_confregs[3][6]~q ),
	.datac(\U2|C2|reg_array_confregs[5][6]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hAAD8;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N16
cycloneive_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\Mux1~4_combout  & (((\U2|C2|reg_array_confregs[7][6]~q )) # (!\SW[0]~input_o ))) # (!\Mux1~4_combout  & (\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[4][6]~q ))))

	.dataa(\Mux1~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\U2|C2|reg_array_confregs[7][6]~q ),
	.datad(\U2|C2|reg_array_confregs[4][6]~q ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hE6A2;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N18
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\U2|C2|reg_array_confregs[2][6]~q )) # (!\SW[0]~input_o  & ((\U2|C2|reg_array_confregs[10][6]~q )))))

	.dataa(\SW[1]~input_o ),
	.datab(\U2|C2|reg_array_confregs[2][6]~q ),
	.datac(\U2|C2|reg_array_confregs[10][6]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hEE50;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N8
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\SW[1]~input_o  & ((\Mux1~0_combout  & ((\U2|C2|reg_array_confregs[0][6]~q ))) # (!\Mux1~0_combout  & (\U2|C2|reg_array_confregs[1][6]~q )))) # (!\SW[1]~input_o  & (((\Mux1~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\U2|C2|reg_array_confregs[1][6]~q ),
	.datac(\U2|C2|reg_array_confregs[0][6]~q ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF588;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N28
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux7~4_combout  & (\Mux7~3_combout  & ((\U2|C2|reg_array_confregs[8][6]~q )))) # (!\Mux7~4_combout  & (((\Mux1~1_combout )) # (!\Mux7~3_combout )))

	.dataa(\Mux7~4_combout ),
	.datab(\Mux7~3_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\U2|C2|reg_array_confregs[8][6]~q ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hD951;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N2
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux7~0_combout  & (((\Mux1~2_combout )))) # (!\Mux7~0_combout  & ((\Mux1~2_combout  & ((\U2|C2|reg_array_confregs[6][6]~q ))) # (!\Mux1~2_combout  & (\U2|C2|reg_array_confregs[9][6]~q ))))

	.dataa(\Mux7~0_combout ),
	.datab(\U2|C2|reg_array_confregs[9][6]~q ),
	.datac(\U2|C2|reg_array_confregs[6][6]~q ),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hFA44;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N14
cycloneive_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\SW[3]~input_o  & (((\Mux1~3_combout )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\Mux1~5_combout )) # (!\SW[2]~input_o  & ((\Mux1~3_combout )))))

	.dataa(\Mux1~5_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hEF20;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N0
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\SW[1]~input_o  & ((\U2|C2|reg_array_confregs[3][7]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\U2|C2|reg_array_confregs[5][7]~q  & !\SW[0]~input_o ))))

	.dataa(\U2|C2|reg_array_confregs[3][7]~q ),
	.datab(\U2|C2|reg_array_confregs[5][7]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hF0AC;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N26
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\SW[0]~input_o  & ((\Mux0~4_combout  & (\U2|C2|reg_array_confregs[7][7]~q )) # (!\Mux0~4_combout  & ((\U2|C2|reg_array_confregs[4][7]~q ))))) # (!\SW[0]~input_o  & (((\Mux0~4_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\U2|C2|reg_array_confregs[7][7]~q ),
	.datac(\U2|C2|reg_array_confregs[4][7]~q ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hDDA0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\U2|C2|reg_array_confregs[2][7]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\U2|C2|reg_array_confregs[10][7]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\U2|C2|reg_array_confregs[10][7]~q ),
	.datad(\U2|C2|reg_array_confregs[2][7]~q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hBA98;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\SW[1]~input_o  & ((\Mux0~0_combout  & ((\U2|C2|reg_array_confregs[0][7]~q ))) # (!\Mux0~0_combout  & (\U2|C2|reg_array_confregs[1][7]~q )))) # (!\SW[1]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\U2|C2|reg_array_confregs[1][7]~q ),
	.datab(\U2|C2|reg_array_confregs[0][7]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCFA0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Mux7~4_combout  & (\U2|C2|reg_array_confregs[8][7]~q  & ((\Mux7~3_combout )))) # (!\Mux7~4_combout  & (((\Mux0~1_combout ) # (!\Mux7~3_combout ))))

	.dataa(\U2|C2|reg_array_confregs[8][7]~q ),
	.datab(\Mux0~1_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hAC0F;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N2
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Mux7~0_combout  & (((\Mux0~2_combout )))) # (!\Mux7~0_combout  & ((\Mux0~2_combout  & (\U2|C2|reg_array_confregs[6][7]~q )) # (!\Mux0~2_combout  & ((\U2|C2|reg_array_confregs[9][7]~q )))))

	.dataa(\Mux7~0_combout ),
	.datab(\U2|C2|reg_array_confregs[6][7]~q ),
	.datac(\U2|C2|reg_array_confregs[9][7]~q ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hEE50;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N12
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\SW[3]~input_o  & (((\Mux0~3_combout )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\Mux0~5_combout )) # (!\SW[2]~input_o  & ((\Mux0~3_combout )))))

	.dataa(\Mux0~5_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hEF20;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y48_N7
dffeas \codec|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N15
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0])

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] 
// & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  $ 
// (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1]) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] 
// & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & VCC)) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT 
// ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N15
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] 
// & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  $ 
// (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3]) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & VCC)) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT 
// ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] 
// & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  $ 
// (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5]) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N21
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y49_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout  = 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 .lut_mask = 16'hFFFE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0] = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] .lut_mask = 16'h0200;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y49_N27
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y49_N9
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y49_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0]
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0])

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  
// $ (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1]) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N21
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & VCC)) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT 
// ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA505;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  
// $ (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3]) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N25
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & VCC)) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT 
// ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N27
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] & ((GND) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  
// $ (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5]) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] 
// $ (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT )

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y48_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout  = 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]) # ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 .lut_mask = 16'hFFFE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0] = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] .lut_mask = 16'h0008;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N9
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|three_comparison|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N0
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h00FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N1
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~combout  = (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel .lut_mask = 16'h4000;
defparam \codec|Audio_Out_Serializer|read_left_channel .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|left_channel_was_read~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|left_channel_was_read~2_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout ) # ((\codec|Audio_Out_Serializer|left_channel_was_read~q  & ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))))

	.dataa(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|left_channel_was_read~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read~2 .lut_mask = 16'hFFB0;
defparam \codec|Audio_Out_Serializer|left_channel_was_read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N15
dffeas \codec|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|left_channel_was_read~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  = (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|left_channel_was_read~q ))

	.dataa(gnd),
	.datab(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 16'h0C00;
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~51 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout ) # ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) # 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (!\codec|Audio_Out_Serializer|left_channel_was_read~q  & \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q )))

	.dataa(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~51 .lut_mask = 16'hFF1A;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y49_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y49_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h33F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h0F00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y49_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y49_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [2] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y49_N21
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y49_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y49_N25
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y49_N27
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N9
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y49_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N2
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N3
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h7272;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ 
// (VCC)
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )))

	.dataa(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 16'h0020;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hFA50;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N3
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y48_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N2
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hFA50;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [2] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y48_N15
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8D8;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = 
// CARRY((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y48_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hFA50;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N25
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y48_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hFA50;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N27
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] $ 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y48_N21
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hFA50;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~50 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~50_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & (!\codec|Bit_Clock_Edges|falling_edge~0_combout  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))))

	.dataa(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datac(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(\codec|Bit_Clock_Edges|falling_edge~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~50 .lut_mask = 16'h0084;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[1]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg~50_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~50_combout ),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1]~0 .lut_mask = 16'hAACC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y49_N9
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg[1]~0_combout ),
	.asdata(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~48 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~48_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [1])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~48 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~49 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~49_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~48_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~48_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~48_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~49 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N2
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[3]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout  = (\codec|Bit_Clock_Edges|cur_test_clk~q  & (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ ((\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q )))) # 
// (!\codec|Bit_Clock_Edges|cur_test_clk~q  & ((\codec|Bit_Clock_Edges|last_test_clk~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  $ (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))))

	.dataa(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datac(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3]~5 .lut_mask = 16'h7B5A;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N21
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~46 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~46_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [2]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datac(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~46 .lut_mask = 16'hFC0C;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~47 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~47_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~46_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~46_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~46_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~47 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N17
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N2
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~44 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~44_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [3]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~44 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~45 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~45_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg~44_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~44_combout  & ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~44_combout ),
	.datac(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~45 .lut_mask = 16'hA0EC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~42 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~42_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [4])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~42 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~43 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~43_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~42_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~42_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & (\codec|Audio_Out_Serializer|read_left_channel~combout )))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~42_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~43 .lut_mask = 16'hC0EA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N13
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~40 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~40_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [5]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~40 .lut_mask = 16'hF0AA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~41 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~41_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & \codec|Audio_Out_Serializer|data_out_shift_reg~40_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & 
// (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg~40_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~40_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~41 .lut_mask = 16'hBA30;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N9
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~38 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~38_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [6])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~38 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~39 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~39_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~38_combout  & (((\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~38_combout  & 
// (((\codec|Audio_Out_Serializer|read_left_channel~combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~38_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~39 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N15
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y49_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~36 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~36_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [7]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~36 .lut_mask = 16'hF0AA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~37 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~37_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg~36_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg~36_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~36_combout ),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~37 .lut_mask = 16'h88F8;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N19
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~34 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~34_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [8]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~34 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~35 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~35_combout  = (\codec|Audio_Out_Serializer|read_left_channel~combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]) # 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg~34_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))) # (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg~34_combout  & 
// ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))))

	.dataa(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~35 .lut_mask = 16'hA0EC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N7
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N0
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~32 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~32_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [9]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~32 .lut_mask = 16'hF0AA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~33 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~33_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg~32_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~32_combout  & ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.datac(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~33 .lut_mask = 16'hA0EC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y49_N29
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~30 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~30_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [10]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~30 .lut_mask = 16'hCCAA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~31 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~31_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & \codec|Audio_Out_Serializer|data_out_shift_reg~30_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & 
// (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg~30_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~31 .lut_mask = 16'hBA30;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N25
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~28 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~28_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [11]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~28 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~29_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~28_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~28_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~29 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N19
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [12])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 16'hAACC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N0
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~27 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~27_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~27 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N1
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [13]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N29
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [14])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 16'hBB88;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 16'hF222;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N21
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [15]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & 
// (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 16'hBA30;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N23
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N28
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [16]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 16'hF0AA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N30
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 16'hF444;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N31
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N12
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [17])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N0
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 16'hCE0A;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N1
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N26
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [18])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 16'hAACC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N6
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & 
// ((\codec|Audio_Out_Serializer|read_left_channel~combout )))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 16'hDC50;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N7
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N24
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [19]))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datac(gnd),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 16'hCCAA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N16
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ) # 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  & !\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  & (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout )))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 16'hAE0C;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N17
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N18
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [20]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 16'hF0CC;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N22
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & \codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datab(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 16'hF444;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N23
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N10
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [21])))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 16'hCCF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N14
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  & (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & 
// \codec|Audio_Out_Serializer|read_left_channel~combout )) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ((\codec|Audio_Out_Serializer|read_left_channel~combout ))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.datab(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datad(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 16'hCE0A;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N15
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N20
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [22])))

	.dataa(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datab(gnd),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datad(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 16'hAAF0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N4
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ) # 
// ((\codec|Audio_Out_Serializer|read_left_channel~combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datab(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datad(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 16'hD5C0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N2
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  = (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))) # 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [23]))

	.dataa(gnd),
	.datab(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 16'hFC30;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N8
cycloneive_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout  = (\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  & (((\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ))) # (!\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  & 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))))

	.dataa(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.datab(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(\codec|Audio_Out_Serializer|data_out_shift_reg~51_combout ),
	.datad(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.cin(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 16'hCE0A;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N9
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N25
dffeas \codec|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \ADC_DA[0]~input (
	.i(ADC_DA[0]),
	.ibar(gnd),
	.o(\ADC_DA[0]~input_o ));
// synopsys translate_off
defparam \ADC_DA[0]~input .bus_hold = "false";
defparam \ADC_DA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \ADC_DA[1]~input (
	.i(ADC_DA[1]),
	.ibar(gnd),
	.o(\ADC_DA[1]~input_o ));
// synopsys translate_off
defparam \ADC_DA[1]~input .bus_hold = "false";
defparam \ADC_DA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \ADC_DA[2]~input (
	.i(ADC_DA[2]),
	.ibar(gnd),
	.o(\ADC_DA[2]~input_o ));
// synopsys translate_off
defparam \ADC_DA[2]~input .bus_hold = "false";
defparam \ADC_DA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \ADC_DA[3]~input (
	.i(ADC_DA[3]),
	.ibar(gnd),
	.o(\ADC_DA[3]~input_o ));
// synopsys translate_off
defparam \ADC_DA[3]~input .bus_hold = "false";
defparam \ADC_DA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \ADC_DA[4]~input (
	.i(ADC_DA[4]),
	.ibar(gnd),
	.o(\ADC_DA[4]~input_o ));
// synopsys translate_off
defparam \ADC_DA[4]~input .bus_hold = "false";
defparam \ADC_DA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \ADC_DA[5]~input (
	.i(ADC_DA[5]),
	.ibar(gnd),
	.o(\ADC_DA[5]~input_o ));
// synopsys translate_off
defparam \ADC_DA[5]~input .bus_hold = "false";
defparam \ADC_DA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \ADC_DA[6]~input (
	.i(ADC_DA[6]),
	.ibar(gnd),
	.o(\ADC_DA[6]~input_o ));
// synopsys translate_off
defparam \ADC_DA[6]~input .bus_hold = "false";
defparam \ADC_DA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \ADC_DA[7]~input (
	.i(ADC_DA[7]),
	.ibar(gnd),
	.o(\ADC_DA[7]~input_o ));
// synopsys translate_off
defparam \ADC_DA[7]~input .bus_hold = "false";
defparam \ADC_DA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \ADC_DA[8]~input (
	.i(ADC_DA[8]),
	.ibar(gnd),
	.o(\ADC_DA[8]~input_o ));
// synopsys translate_off
defparam \ADC_DA[8]~input .bus_hold = "false";
defparam \ADC_DA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \ADC_DA[9]~input (
	.i(ADC_DA[9]),
	.ibar(gnd),
	.o(\ADC_DA[9]~input_o ));
// synopsys translate_off
defparam \ADC_DA[9]~input .bus_hold = "false";
defparam \ADC_DA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \ADC_DA[10]~input (
	.i(ADC_DA[10]),
	.ibar(gnd),
	.o(\ADC_DA[10]~input_o ));
// synopsys translate_off
defparam \ADC_DA[10]~input .bus_hold = "false";
defparam \ADC_DA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \ADC_DA[11]~input (
	.i(ADC_DA[11]),
	.ibar(gnd),
	.o(\ADC_DA[11]~input_o ));
// synopsys translate_off
defparam \ADC_DA[11]~input .bus_hold = "false";
defparam \ADC_DA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \ADC_DA[12]~input (
	.i(ADC_DA[12]),
	.ibar(gnd),
	.o(\ADC_DA[12]~input_o ));
// synopsys translate_off
defparam \ADC_DA[12]~input .bus_hold = "false";
defparam \ADC_DA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \ADC_DA[13]~input (
	.i(ADC_DA[13]),
	.ibar(gnd),
	.o(\ADC_DA[13]~input_o ));
// synopsys translate_off
defparam \ADC_DA[13]~input .bus_hold = "false";
defparam \ADC_DA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \ADC_DB[0]~input (
	.i(ADC_DB[0]),
	.ibar(gnd),
	.o(\ADC_DB[0]~input_o ));
// synopsys translate_off
defparam \ADC_DB[0]~input .bus_hold = "false";
defparam \ADC_DB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \ADC_DB[1]~input (
	.i(ADC_DB[1]),
	.ibar(gnd),
	.o(\ADC_DB[1]~input_o ));
// synopsys translate_off
defparam \ADC_DB[1]~input .bus_hold = "false";
defparam \ADC_DB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \ADC_DB[2]~input (
	.i(ADC_DB[2]),
	.ibar(gnd),
	.o(\ADC_DB[2]~input_o ));
// synopsys translate_off
defparam \ADC_DB[2]~input .bus_hold = "false";
defparam \ADC_DB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \ADC_DB[3]~input (
	.i(ADC_DB[3]),
	.ibar(gnd),
	.o(\ADC_DB[3]~input_o ));
// synopsys translate_off
defparam \ADC_DB[3]~input .bus_hold = "false";
defparam \ADC_DB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \ADC_DB[4]~input (
	.i(ADC_DB[4]),
	.ibar(gnd),
	.o(\ADC_DB[4]~input_o ));
// synopsys translate_off
defparam \ADC_DB[4]~input .bus_hold = "false";
defparam \ADC_DB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \ADC_DB[5]~input (
	.i(ADC_DB[5]),
	.ibar(gnd),
	.o(\ADC_DB[5]~input_o ));
// synopsys translate_off
defparam \ADC_DB[5]~input .bus_hold = "false";
defparam \ADC_DB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \ADC_DB[6]~input (
	.i(ADC_DB[6]),
	.ibar(gnd),
	.o(\ADC_DB[6]~input_o ));
// synopsys translate_off
defparam \ADC_DB[6]~input .bus_hold = "false";
defparam \ADC_DB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \ADC_DB[7]~input (
	.i(ADC_DB[7]),
	.ibar(gnd),
	.o(\ADC_DB[7]~input_o ));
// synopsys translate_off
defparam \ADC_DB[7]~input .bus_hold = "false";
defparam \ADC_DB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \ADC_DB[8]~input (
	.i(ADC_DB[8]),
	.ibar(gnd),
	.o(\ADC_DB[8]~input_o ));
// synopsys translate_off
defparam \ADC_DB[8]~input .bus_hold = "false";
defparam \ADC_DB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \ADC_DB[9]~input (
	.i(ADC_DB[9]),
	.ibar(gnd),
	.o(\ADC_DB[9]~input_o ));
// synopsys translate_off
defparam \ADC_DB[9]~input .bus_hold = "false";
defparam \ADC_DB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \ADC_DB[10]~input (
	.i(ADC_DB[10]),
	.ibar(gnd),
	.o(\ADC_DB[10]~input_o ));
// synopsys translate_off
defparam \ADC_DB[10]~input .bus_hold = "false";
defparam \ADC_DB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \ADC_DB[11]~input (
	.i(ADC_DB[11]),
	.ibar(gnd),
	.o(\ADC_DB[11]~input_o ));
// synopsys translate_off
defparam \ADC_DB[11]~input .bus_hold = "false";
defparam \ADC_DB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \ADC_DB[12]~input (
	.i(ADC_DB[12]),
	.ibar(gnd),
	.o(\ADC_DB[12]~input_o ));
// synopsys translate_off
defparam \ADC_DB[12]~input .bus_hold = "false";
defparam \ADC_DB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \ADC_DB[13]~input (
	.i(ADC_DB[13]),
	.ibar(gnd),
	.o(\ADC_DB[13]~input_o ));
// synopsys translate_off
defparam \ADC_DB[13]~input .bus_hold = "false";
defparam \ADC_DB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
