Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:00:22 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_2_0096.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        252 |        252 |       0 |    0 | 194 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 |  97 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        251 |        251 |       0 |    0 |  97 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:00:32 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_2_0096.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 I_REG_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            U/MODE_2.Q_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK rise@2.500ns - CLK rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.572ns (28.995%)  route 3.850ns (71.005%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 6.954 - 2.500 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.669     4.892    CLK_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  I_REG_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.456     5.348 f  I_REG_reg[11]/Q
                         net (fo=8, routed)           0.692     6.040    U/Q[11]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.164 f  U/MODE_2.Q[19]_i_4/O
                         net (fo=3, routed)           0.524     6.688    U/MODE_2.Q[19]_i_4_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.812 f  U/MODE_2.Q[33]_i_5/O
                         net (fo=3, routed)           0.576     7.388    U/MODE_2.Q[33]_i_5_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.512 f  U/MODE_2.Q[75]_i_6/O
                         net (fo=1, routed)           0.296     7.808    U/MODE_2.Q[75]_i_6_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.932 f  U/MODE_2.Q[75]_i_5/O
                         net (fo=1, routed)           0.294     8.226    U/MODE_2.Q[75]_i_5_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.350 f  U/MODE_2.Q[75]_i_4/O
                         net (fo=1, routed)           0.162     8.512    U/MODE_2.Q[75]_i_4_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.636 f  U/MODE_2.Q[75]_i_3/O
                         net (fo=1, routed)           0.290     8.926    U/MODE_2.Q[75]_i_3_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.050 f  U/MODE_2.Q[75]_i_2/O
                         net (fo=6, routed)           0.448     9.498    U/MODE_2.Q[75]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.622 f  U/MODE_2.Q[95]_i_3/O
                         net (fo=11, routed)          0.568    10.190    U/MODE_2.Q[95]_i_3_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.314 r  U/MODE_2.Q[92]_i_1/O
                         net (fo=1, routed)           0.000    10.314    U/result9_out
    SLICE_X40Y13         FDCE                                         r  U/MODE_2.Q_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.500     2.500 r  
    U14                                               0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.412 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.292    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.383 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.571     6.954    U/CLK
    SLICE_X40Y13         FDCE                                         r  U/MODE_2.Q_reg[92]/C
                         clock pessimism              0.455     7.409    
                         clock uncertainty           -0.035     7.374    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)        0.032     7.406    U/MODE_2.Q_reg[92]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -2.908    




