

================================================================
== Vitis HLS Report for 'A_IO_L2_in_inter_trans'
================================================================
* Date:           Thu Sep 12 16:26:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1  |       24|       24|        12|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       18|      157|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       52|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      239|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2  |        0|   0|  11|  73|    0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3  |        0|   0|   7|  84|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |Total                                                       |                                                  |        0|   0|  18| 157|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |c3_5_fu_82_p2                    |         +|   0|  0|   9|           2|           1|
    |icmp_ln97_fu_76_p2               |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln99_fu_88_p2               |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|           7|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |c3_fu_48                   |   9|          2|    2|          4|
    |fifo_A_A_IO_L2_in_0_read   |  14|          3|    1|          3|
    |fifo_A_A_IO_L2_in_1_write  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  52|         11|    5|         13|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  3|   0|    3|          0|
    |c3_5_reg_108                                                             |  2|   0|    2|          0|
    |c3_fu_48                                                                 |  2|   0|    2|          0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln99_reg_113                                                        |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 10|   0|   10|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|local_A_address1                    |  out|    3|   ap_memory|                 local_A|         array|
|local_A_ce1                         |  out|    1|   ap_memory|                 local_A|         array|
|local_A_we1                         |  out|    1|   ap_memory|                 local_A|         array|
|local_A_d1                          |  out|  512|   ap_memory|                 local_A|         array|
|fifo_A_A_IO_L2_in_0_dout            |   in|  512|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_num_data_valid  |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_fifo_cap        |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_empty_n         |   in|    1|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_read            |  out|    1|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_1_din             |  out|  512|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_num_data_valid  |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_fifo_cap        |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_full_n          |   in|    1|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_write           |  out|    1|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
+------------------------------------+-----+-----+------------+------------------------+--------------+

