// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "09/12/2014 00:37:48"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module MIPS32 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	Clk,
	PC_Plus_4_IF,
	Instruction_IF,
	Next_PC_IF,
	PC_Enable,
	RegDst_ID,
	ALUOp_ID,
	ALUSrc_ID,
	Branch_ID,
	MemRead_ID,
	MemWrite_ID,
	RegWrite_ID,
	MemtoReg_ID,
	Sign_Extend_Instruction_ID,
	ID_Control_NOP,
	ID_Register_Write_to_Read,
	Comparetor_ID,
	ForwardA_EX,
	ForwardB_EX,
	Forward_Mem_to_Mem,
	ForwardC,
	ForwardD,
	ALU_Data_2_EX,
	ALU_Control_EX,
	ALU_Result_EX,
	Branch_Dest_EX,
	Write_Register_EX,
	Zero_EX,
	Read_Data_MEM,
	PCSrc_MEM,
	Write_Data_MUX_MEM,
	ALU_Result_WB);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	Clk;
output 	[31:0] PC_Plus_4_IF;
output 	[31:0] Instruction_IF;
output 	[31:0] Next_PC_IF;
output 	PC_Enable;
output 	RegDst_ID;
output 	[1:0] ALUOp_ID;
output 	ALUSrc_ID;
output 	Branch_ID;
output 	MemRead_ID;
output 	MemWrite_ID;
output 	RegWrite_ID;
output 	MemtoReg_ID;
output 	[31:0] Sign_Extend_Instruction_ID;
output 	ID_Control_NOP;
output 	[1:0] ID_Register_Write_to_Read;
output 	Comparetor_ID;
output 	[1:0] ForwardA_EX;
output 	[1:0] ForwardB_EX;
output 	Forward_Mem_to_Mem;
output 	ForwardC;
output 	ForwardD;
output 	[31:0] ALU_Data_2_EX;
output 	[3:0] ALU_Control_EX;
output 	[31:0] ALU_Result_EX;
output 	[31:0] Branch_Dest_EX;
output 	[4:0] Write_Register_EX;
output 	Zero_EX;
output 	[31:0] Read_Data_MEM;
output 	PCSrc_MEM;
output 	[31:0] Write_Data_MUX_MEM;
output 	[31:0] ALU_Result_WB;

// Design Ports Information
// PC_Plus_4_IF[0]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[1]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[3]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[4]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[5]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[6]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[7]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[8]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[9]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[10]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[11]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[12]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[13]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[14]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[15]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[16]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[17]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[18]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[19]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[20]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[21]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[22]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[23]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[24]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[25]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[26]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[27]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[28]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[29]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[30]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[31]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[0]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[1]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[5]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[6]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[8]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[11]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[12]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[13]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[14]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[15]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[16]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[17]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[18]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[19]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[20]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[21]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[22]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[23]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[24]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[25]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[26]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[27]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[28]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[29]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[30]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[31]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[2]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[4]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[8]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[9]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[10]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[11]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[12]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[13]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[14]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[15]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[16]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[17]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[18]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[19]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[20]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[21]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[22]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[23]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[24]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[25]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[26]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[27]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[28]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[29]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[30]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[31]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Enable	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegDst_ID	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[0]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrc_ID	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_ID	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead_ID	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWrite_ID	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegWrite_ID	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_ID	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[0]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[1]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[2]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[4]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[5]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[7]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[8]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[9]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[10]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[11]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[12]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[13]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[14]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[15]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[16]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[17]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[18]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[19]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[20]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[21]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[22]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[23]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[24]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[25]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[27]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[28]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[29]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[30]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[31]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Control_NOP	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[1]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Comparetor_ID	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[0]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[1]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[1]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Forward_Mem_to_Mem	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardC	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardD	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[0]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[1]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[2]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[4]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[5]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[6]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[7]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[9]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[10]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[11]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[12]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[14]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[15]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[16]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[17]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[18]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[19]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[20]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[21]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[22]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[23]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[24]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[25]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[26]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[27]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[28]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[29]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[30]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[31]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[0]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[2]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[3]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[0]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[1]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[4]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[5]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[6]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[7]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[8]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[9]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[10]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[11]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[12]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[13]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[14]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[15]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[16]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[17]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[18]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[19]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[20]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[21]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[22]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[23]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[24]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[25]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[26]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[27]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[28]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[29]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[30]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[31]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[0]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[2]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[3]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[4]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[5]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[7]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[8]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[9]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[10]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[11]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[12]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[13]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[14]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[15]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[16]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[17]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[18]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[19]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[20]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[21]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[22]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[23]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[24]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[25]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[26]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[27]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[28]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[29]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[30]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[31]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[0]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[1]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[2]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[3]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[4]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero_EX	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[0]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[1]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[2]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[3]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[4]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[5]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[6]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[8]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[9]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[10]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[11]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[12]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[13]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[14]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[15]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[16]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[17]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[18]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[19]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[20]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[21]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[22]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[23]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[24]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[25]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[26]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[27]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[28]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[29]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[30]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[31]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc_MEM	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[0]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[1]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[3]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[5]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[6]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[7]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[8]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[9]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[10]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[11]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[12]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[13]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[14]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[15]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[16]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[17]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[18]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[19]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[20]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[21]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[22]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[23]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[24]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[25]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[26]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[27]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[28]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[29]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[30]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[31]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[1]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[2]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[3]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[4]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[5]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[6]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[8]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[9]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[10]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[11]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[12]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[13]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[14]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[15]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[16]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[17]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[18]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[19]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[20]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[21]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[22]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[23]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[24]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[25]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[26]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[27]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[28]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[29]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[30]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[31]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \EX_ALU|Add0~2_combout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Add1~6_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Add1~8_combout ;
wire \EX_ALU|Add0~10_combout ;
wire \EX_ALU|Add1~12_combout ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Add1~14_combout ;
wire \EX_ALU|Add1~16_combout ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Add1~26_combout ;
wire \EX_ALU|Add0~30_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~4_combout ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~6_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~8_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~10_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~16_combout ;
wire \EX_ALU|Add1~54_combout ;
wire \EX_ALU|Add0~54_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~25 ;
wire \EX_ALU|Add1~60_combout ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~26_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \IF_Instruction_Memory|Instruction_IF[0]~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~6_combout ;
wire \EX_Forward_Unit|PC_Enable~3_combout ;
wire \EX_Forward_Unit|PC_Enable~4_combout ;
wire \ID_Registers|Register_File~1_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~2_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~5_combout ;
wire \EX_Forward_Unit|ForwardC~2_combout ;
wire \EX_Forward_Unit|ForwardC~3_combout ;
wire \ID_Registers|Register_File~4_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~12_combout ;
wire \EX_Forward_Unit|ForwardD~0_combout ;
wire \EX_Forward_Unit|ForwardD~1_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~2_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~10_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ;
wire \ID_Read_data_Mux|Equal0~2_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~22_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~24_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~26_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ;
wire \ID_Read_data_Mux|Equal0~7_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~28_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~38_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~39_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~42_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~47_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~46_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ;
wire \ID_Read_data_Mux|Equal0~13_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~48_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ;
wire \ID_Read_data_Mux|Equal0~15_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~53_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~55_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~54_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ;
wire \ID_Read_data_Mux|Equal0~16_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ;
wire \ID_Read_data_Mux|Equal0~17_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~62_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ;
wire \ID_Read_data_Mux|Equal0~18_combout ;
wire \ID_Read_data_Mux|Equal0~19_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~13_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~14_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~6_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~8_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~9_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~10_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~11_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~12_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~13_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~14_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~15_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~16_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~27_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~28_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~17_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~30_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~31_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~33_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~18_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~20_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~21_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~22_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~23_combout ;
wire \IF_Instruction_Memory|Instruction_IF[20]~44_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~27_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~31_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~32_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~34_combout ;
wire \IF_Instruction_Memory|Instruction_IF[26]~53_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~35_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~36_combout ;
wire \IF_Instruction_Memory|Instruction_IF[27]~55_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~57_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~58_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~59_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~60_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~1_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~2_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~3_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~5_combout ;
wire \ID_Control|opcode~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX~1_combout ;
wire \EX_Forward_Unit|Data_Hazard_temp_2~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX~2_combout ;
wire \EX_Forward_Unit|Equal3~0_combout ;
wire \EX_Forward_Unit|ForwardB_EX~0_combout ;
wire \EX_Forward_Unit|Equal6~1_combout ;
wire \EX_Forward_Unit|ForwardB_EX~5_combout ;
wire \EX_Forward_Unit|ForwardB_EX~6_combout ;
wire \EX_Forward_Unit|Forward_Mem_to_Mem~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \EX_Forward_A|Mux0~0_combout ;
wire \EX_Forward_A|Mux3~0_combout ;
wire \EX_Forward_A|Mux10~0_combout ;
wire \EX_Forward_A|Mux12~0_combout ;
wire \EX_Forward_A|Mux14~0_combout ;
wire \EX_Forward_A|Mux15~0_combout ;
wire \EX_Forward_A|Mux16~0_combout ;
wire \EX_Forward_A|Mux17~0_combout ;
wire \EX_Forward_A|Mux19~0_combout ;
wire \EX_Forward_A|Mux20~0_combout ;
wire \EX_Forward_A|Mux22~0_combout ;
wire \EX_Forward_A|Mux24~0_combout ;
wire \EX_Forward_A|Mux27~0_combout ;
wire \EX_Forward_A|Mux29~0_combout ;
wire \EX_ALU|Mux31~5_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux25~1_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Mux23~1_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Mux4~1_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux1~1_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \MEM_Data_Memory|Data_Memory~3_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~0_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~3_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~13_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~14_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~15_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~23_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~24_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~25_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~27_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~28_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~29_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~31_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~32_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~35_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~36_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~37_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~41_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~42_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~45_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~49_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~50_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~55_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~61_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~62_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~67_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~68_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~69_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~71_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~72_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~73_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~74_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~63_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~64_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~65_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~66_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|irf_reg[1][2]~regout ;
wire \auto_hub|irf_reg[1][5]~regout ;
wire \auto_hub|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|irf_reg~13_combout ;
wire \auto_hub|shadow_irf_reg[1][5]~regout ;
wire \auto_hub|irf_reg~16_combout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|shadow_irf_reg~12_combout ;
wire \auto_hub|irsr_reg[3]~14_combout ;
wire \auto_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|irsr_reg~18_combout ;
wire \auto_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \QIC_SIGNALTAP_GND~combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ;
wire \auto_hub|shadow_jsm|state[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \IF_Instruction_Memory|Instruction_IF[29]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~8_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~35_combout ;
wire \IF_Instruction_Memory|Instruction_IF[23]~48_combout ;
wire \IF_Instruction_Memory|Instruction_IF[23]~49_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~combout ;
wire \IF_Instruction_Memory|Instruction_IF[20]~45_combout ;
wire \IF_Instruction_Memory|Instruction_IF[15]~36_combout ;
wire \IF_Instruction_Memory|Instruction_IF[15]~37_combout ;
wire \IF_Instruction_Memory|Instruction_IF[17]~40_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~29_combout ;
wire \IF_Instruction_Memory|Instruction_IF[25]~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~25_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~26_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~4_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[27]~56_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~61_combout ;
wire \ID_Control|RegWrite_ID~0_combout ;
wire \ID_Control|RegWrite_ID~1_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_Forward_Unit|ID_Control_NOP~0_combout ;
wire \ID_Control|Decoder0~3_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \EX_Forward_Unit|PC_Enable~5_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~25_combout ;
wire \IF_Instruction_Memory|Instruction_IF[19]~43_combout ;
wire \IF_Instruction_Memory|Instruction_IF[24]~50_combout ;
wire \IF_Instruction_Memory|Instruction_IF[24]~51_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~24_combout ;
wire \IF_Instruction_Memory|Instruction_IF[18]~41_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~38_combout ;
wire \IF_Instruction_Memory|Instruction_IF[18]~42_combout ;
wire \EX_Forward_Unit|PC_Enable~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~26_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~46_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~28_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~29_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~30_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~47_combout ;
wire \EX_Forward_Unit|PC_Enable~0_combout ;
wire \EX_Forward_Unit|PC_Enable~2_combout ;
wire \EX_Forward_Unit|PC_Enable~6_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~7_combout ;
wire \IF_Instruction_Memory|Instruction_IF[8]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~13_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~1 ;
wire \EX_PC_Add|Branch_Dest_EX[3]~3 ;
wire \EX_PC_Add|Branch_Dest_EX[4]~5 ;
wire \EX_PC_Add|Branch_Dest_EX[5]~7 ;
wire \EX_PC_Add|Branch_Dest_EX[6]~9 ;
wire \EX_PC_Add|Branch_Dest_EX[7]~11 ;
wire \EX_PC_Add|Branch_Dest_EX[8]~13 ;
wire \EX_PC_Add|Branch_Dest_EX[9]~14_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~15_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \EX_PC_Add|Branch_Dest_EX[9]~15 ;
wire \EX_PC_Add|Branch_Dest_EX[10]~17 ;
wire \EX_PC_Add|Branch_Dest_EX[11]~19 ;
wire \EX_PC_Add|Branch_Dest_EX[12]~20_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~21_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~25_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[12]~21 ;
wire \EX_PC_Add|Branch_Dest_EX[13]~23 ;
wire \EX_PC_Add|Branch_Dest_EX[14]~25 ;
wire \EX_PC_Add|Branch_Dest_EX[15]~26_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~27_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~34_combout ;
wire \EX_PC_Add|Branch_Dest_EX[15]~27 ;
wire \EX_PC_Add|Branch_Dest_EX[16]~29 ;
wire \EX_PC_Add|Branch_Dest_EX[17]~31 ;
wire \EX_PC_Add|Branch_Dest_EX[18]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~33_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~34_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \EX_PC_Add|Branch_Dest_EX[18]~33 ;
wire \EX_PC_Add|Branch_Dest_EX[19]~34_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~35_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~36_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~37_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~38_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~39_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~40_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \EX_PC_Add|Branch_Dest_EX[19]~35 ;
wire \EX_PC_Add|Branch_Dest_EX[20]~37 ;
wire \EX_PC_Add|Branch_Dest_EX[21]~39 ;
wire \EX_PC_Add|Branch_Dest_EX[22]~41 ;
wire \EX_PC_Add|Branch_Dest_EX[23]~43 ;
wire \EX_PC_Add|Branch_Dest_EX[24]~45 ;
wire \EX_PC_Add|Branch_Dest_EX[25]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~47_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~48_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~33_combout ;
wire \IF_Instruction_Memory|Instruction_IF[25]~52_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \EX_PC_Add|Branch_Dest_EX[25]~47 ;
wire \EX_PC_Add|Branch_Dest_EX[26]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~49_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~50_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \EX_PC_Add|Branch_Dest_EX[26]~49 ;
wire \EX_PC_Add|Branch_Dest_EX[27]~50_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~51_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~52_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~31_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~32_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~43_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~44_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~3_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~23_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~24_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~7_combout ;
wire \IF_Instruction_Memory|Instruction_IF[26]~54_combout ;
wire \ID_Control|Equal0~0_combout ;
wire \EX_PC_Add|Branch_Dest_EX[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~11_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~12_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~9_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~10_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~11_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~12_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~1_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~19_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~39_combout ;
wire \EX_Forward_Unit|ForwardB_EX~1_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ;
wire \MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder_combout ;
wire \EX_Forward_Unit|Equal2~0_combout ;
wire \EX_Forward_Unit|ForwardB_EX~2_combout ;
wire \EX_Forward_Unit|ForwardB_EX~3_combout ;
wire \EX_Forward_Unit|Equal0~0_combout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \EX_Forward_Unit|Equal6~0_combout ;
wire \EX_Forward_Unit|Equal6~2_combout ;
wire \EX_Forward_Unit|ForwardB_EX[1]~8_combout ;
wire \EX_Forward_Unit|ForwardB_EX~4_combout ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ;
wire \EX_Forward_Unit|ForwardB_EX~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ;
wire \ID_Registers|Equal1~0_combout ;
wire \ID_Registers|Equal1~1_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~13_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~11_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~7_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~8_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~9_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~10_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~3_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ;
wire \EX_ALU|Add0~0_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \EX_ALU_Control|Mux0~0_combout ;
wire \EX_ALU_Control|Mux0~1_combout ;
wire \EX_ALU|Add1~0_combout ;
wire \EX_ALU|Mux31~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~15_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~1_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~2_combout ;
wire \~GND~combout ;
wire \EX_Forward_Unit|Equal3~1_combout ;
wire \EX_Forward_Unit|Equal3~2_combout ;
wire \EX_Forward_A|Mux31~0_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \ID_Registers|Equal0~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[1]~1_combout ;
wire \ID_Registers|Register_File~0_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \EX_Dest_Mux|Write_Register_EX[2]~2_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ;
wire \ID_Registers|always2~0_combout ;
wire \ID_Registers|always2~1_combout ;
wire \EX_Dest_Mux|Write_Register_EX[4]~4_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ;
wire \ID_Registers|Register_File~2_combout ;
wire \ID_Registers|Register_File~3_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~4_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~6_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~0_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~1_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read~3_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~1_combout ;
wire \EX_Forward_Unit|ForwardA_EX~3_combout ;
wire \EX_Forward_Unit|ForwardA_EX~4_combout ;
wire \EX_Forward_Unit|ForwardA_EX~6_combout ;
wire \EX_Forward_Unit|ForwardA_EX~5_combout ;
wire \EX_Forward_Unit|ForwardA_EX~7_combout ;
wire \EX_Forward_Unit|ForwardA_EX~0_combout ;
wire \EX_Forward_A|Mux31~1_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ;
wire \EX_ALU_Control|ALU_Control_EX[1]~0_combout ;
wire \EX_ALU|Mux21~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ;
wire \EX_ALU_Control|Mux1~0_combout ;
wire \EX_ALU_Control|WideOr1~0_combout ;
wire \EX_ALU_Control|Mux1~1_combout ;
wire \EX_ALU|Mux21~1_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Add1~1 ;
wire \EX_ALU|Add1~2_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Mux30~1_combout ;
wire \EX_Forward_Unit|ForwardA_EX[1]~8_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ;
wire \ID_Registers|Register_File~6_combout ;
wire \EX_Dest_Mux|Write_Register_EX[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ;
wire \ID_Registers|Register_File~5_combout ;
wire \ID_Registers|Register_File~7_combout ;
wire \EX_Forward_Unit|ForwardC~0_combout ;
wire \EX_Forward_A|Mux28~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~7_combout ;
wire \EX_Forward_A|Mux28~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ;
wire \EX_Forward_Unit|Forward_Mem_to_Mem~1_combout ;
wire \ID_Control|Decoder0~4_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ;
wire \EX_Forward_Unit|Forward_Mem_to_Mem~2_combout ;
wire \EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ;
wire \EX_ALU|Add1~3 ;
wire \EX_ALU|Add1~4_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~17_combout ;
wire \EX_Forward_A|Mux23~0_combout ;
wire \EX_Forward_A|Mux23~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~18_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~19_combout ;
wire \EX_Forward_A|Mux22~1_combout ;
wire \EX_Forward_A|Mux21~0_combout ;
wire \EX_Forward_A|Mux21~1_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~23_combout ;
wire \EX_Forward_A|Mux20~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~20_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~21_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~27_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~25_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~29_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~51_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~43_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ;
wire \EX_Forward_A|Mux8~0_combout ;
wire \EX_Forward_A|Mux8~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~59_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~57_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~50_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~51_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~55_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ;
wire \EX_Forward_A|Mux11~0_combout ;
wire \EX_Forward_A|Mux11~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ;
wire \EX_Forward_A|Mux13~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~37_combout ;
wire \EX_Forward_A|Mux13~1_combout ;
wire \EX_ALU|Add1~36_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~15_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~11_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ;
wire \EX_ALU|Add0~1 ;
wire \EX_ALU|Add0~3 ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~7 ;
wire \EX_ALU|Add0~9 ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~13 ;
wire \EX_ALU|Add0~15 ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~19 ;
wire \EX_ALU|Add0~21 ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~25 ;
wire \EX_ALU|Add0~27 ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~31 ;
wire \EX_ALU|Add0~33 ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Mux13~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ;
wire \EX_ALU|Add1~48_combout ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Mux7~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ;
wire \EX_Forward_A|Mux5~0_combout ;
wire \EX_Forward_A|Mux5~1_combout ;
wire \EX_Forward_A|Mux4~0_combout ;
wire \EX_Forward_A|Mux4~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~57_combout ;
wire \EX_Forward_A|Mux3~1_combout ;
wire \EX_Forward_A|Mux1~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~61_combout ;
wire \EX_Forward_A|Mux1~1_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ;
wire \ID_Registers|Read_Data_2_ID[31]~60_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~61_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout ;
wire \EX_ALU|Add0~49 ;
wire \EX_ALU|Add0~51 ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~55 ;
wire \EX_ALU|Add0~56_combout ;
wire \EX_ALU|Add1~53 ;
wire \EX_ALU|Add1~55 ;
wire \EX_ALU|Add1~56_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Mux3~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|op_2~1 ;
wire \EX_ALU|Mult0|auto_generated|op_2~3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~5 ;
wire \EX_ALU|Mult0|auto_generated|op_2~7 ;
wire \EX_ALU|Mult0|auto_generated|op_2~9 ;
wire \EX_ALU|Mult0|auto_generated|op_2~11 ;
wire \EX_ALU|Mult0|auto_generated|op_2~13 ;
wire \EX_ALU|Mult0|auto_generated|op_2~15 ;
wire \EX_ALU|Mult0|auto_generated|op_2~17 ;
wire \EX_ALU|Mult0|auto_generated|op_2~19 ;
wire \EX_ALU|Mult0|auto_generated|op_2~20_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|op_2~14_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|op_2~2_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~1 ;
wire \EX_ALU|Mult0|auto_generated|op_1~3 ;
wire \EX_ALU|Mult0|auto_generated|op_1~5 ;
wire \EX_ALU|Mult0|auto_generated|op_1~7 ;
wire \EX_ALU|Mult0|auto_generated|op_1~9 ;
wire \EX_ALU|Mult0|auto_generated|op_1~11 ;
wire \EX_ALU|Mult0|auto_generated|op_1~13 ;
wire \EX_ALU|Mult0|auto_generated|op_1~15 ;
wire \EX_ALU|Mult0|auto_generated|op_1~17 ;
wire \EX_ALU|Mult0|auto_generated|op_1~19 ;
wire \EX_ALU|Mult0|auto_generated|op_1~20_combout ;
wire \EX_ALU|Mux3~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ;
wire \EX_ALU|Add0~57 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~61 ;
wire \EX_ALU|Add0~62_combout ;
wire \EX_ALU|Add1~57 ;
wire \EX_ALU|Add1~59 ;
wire \EX_ALU|Add1~61 ;
wire \EX_ALU|Add1~62_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_ALU|Mux0~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|op_2~21 ;
wire \EX_ALU|Mult0|auto_generated|op_2~22_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~21 ;
wire \EX_ALU|Mult0|auto_generated|op_1~23 ;
wire \EX_ALU|Mult0|auto_generated|op_1~25 ;
wire \EX_ALU|Mult0|auto_generated|op_1~26_combout ;
wire \EX_ALU|Mux0~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~63_combout ;
wire \EX_Forward_A|Mux0~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|op_2~23 ;
wire \EX_ALU|Mult0|auto_generated|op_2~24_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~24_combout ;
wire \EX_ALU|Mux1~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~59_combout ;
wire \EX_Forward_A|Mux2~0_combout ;
wire \EX_Forward_A|Mux2~1_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Add1~58_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Mux2~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~22_combout ;
wire \EX_ALU|Mux2~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ;
wire \ID_Registers|Read_Data_2_ID[27]~52_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~53_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|op_2~12_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~12_combout ;
wire \EX_ALU|Mux7~2_combout ;
wire \EX_Forward_A|Mux7~0_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~49_combout ;
wire \EX_Forward_A|Mux7~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~dataout ;
wire \EX_ALU|Mult0|auto_generated|op_2~0_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~0_combout ;
wire \EX_ALU|Mux13~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|op_2~18_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~18_combout ;
wire \EX_ALU|Mux4~2_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ;
wire \ID_Registers|Read_Data_2_ID[28]~58_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~59_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ;
wire \ID_Registers|Read_Data_2_ID[29]~56_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~57_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_2_ID[30]~62_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~63_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~65_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~66_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~32_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~33_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ;
wire \EX_ALU|Add1~31 ;
wire \EX_ALU|Add1~33 ;
wire \EX_ALU|Add1~35 ;
wire \EX_ALU|Add1~37 ;
wire \EX_ALU|Add1~39 ;
wire \EX_ALU|Add1~41 ;
wire \EX_ALU|Add1~43 ;
wire \EX_ALU|Add1~45 ;
wire \EX_ALU|Add1~47 ;
wire \EX_ALU|Add1~49 ;
wire \EX_ALU|Add1~51 ;
wire \EX_ALU|Add1~52_combout ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Mux5~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~16_combout ;
wire \EX_ALU|Mux5~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ;
wire \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~51_combout ;
wire \EX_Forward_A|Mux6~0_combout ;
wire \EX_Forward_A|Mux6~1_combout ;
wire \EX_ALU|Add0~50_combout ;
wire \EX_ALU|Add1~50_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Mux6~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~14_combout ;
wire \EX_ALU|Mux6~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~48_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~49_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~63_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~64_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM_Data_Memory|Read_Data_MEM~58_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~44_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~45_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM_Data_Memory|Read_Data_MEM~60_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_1_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~43_combout ;
wire \EX_Forward_A|Mux10~1_combout ;
wire \EX_ALU|Add0~37 ;
wire \EX_ALU|Add0~39 ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~43 ;
wire \EX_ALU|Add0~45 ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Add1~46_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU|Mux8~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~10_combout ;
wire \EX_ALU|Mux8~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~45_combout ;
wire \EX_Forward_A|Mux9~0_combout ;
wire \EX_Forward_A|Mux9~1_combout ;
wire \EX_ALU|Add1~44_combout ;
wire \EX_ALU|Add0~44_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Mux9~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~8_combout ;
wire \EX_ALU|Mux9~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~47_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM_Data_Memory|Read_Data_MEM~56_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM_Data_Memory|Read_Data_MEM~52_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ;
wire \EX_ALU|Add1~40_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Mux11~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~4_combout ;
wire \EX_ALU|Mux11~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_1_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~39_combout ;
wire \EX_Forward_A|Mux12~1_combout ;
wire \EX_ALU|Add0~38_combout ;
wire \EX_ALU|Add1~38_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux12~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~2_combout ;
wire \EX_ALU|Mux12~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~36_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~37_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~47_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~48_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_1_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~35_combout ;
wire \EX_Forward_A|Mux14~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Add1~34_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux14~1_combout ;
wire \EX_ALU|Mux14~2_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM_Data_Memory|Read_Data_MEM~46_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_1_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~33_combout ;
wire \EX_Forward_A|Mux15~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \EX_ALU|Add1~32_combout ;
wire \EX_ALU|Add0~32_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Mux15~1_combout ;
wire \EX_ALU|Mux15~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~43_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~44_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_2_ID[16]~34_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~35_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM_Data_Memory|Read_Data_MEM~38_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ;
wire \ID_Registers|Read_Data_2_ID[14]~30_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~31_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ;
wire \EX_ALU|Add1~25 ;
wire \EX_ALU|Add1~27 ;
wire \EX_ALU|Add1~29 ;
wire \EX_ALU|Add1~30_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux16~1_combout ;
wire \EX_ALU|Mux16~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~31_combout ;
wire \EX_Forward_A|Mux16~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \EX_ALU|Add0~8_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux27~1_combout ;
wire \EX_ALU|Mux27~2_combout ;
wire \MEM_Data_Memory|Data_Memory~2_combout ;
wire \MEM_Data_Memory|Data_Memory~0_combout ;
wire \MEM_Data_Memory|Data_Memory~4_combout ;
wire \MEM_Data_Memory|Data_Memory~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~39_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~40_combout ;
wire \EX_ALU|Add1~28_combout ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \EX_ALU|Mux17~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~28_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~29_combout ;
wire \EX_Forward_A|Mux17~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \EX_ALU|Add0~26_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux18~1_combout ;
wire \EX_ALU|Mux18~2_combout ;
wire \EX_Forward_A|Mux18~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~27_combout ;
wire \EX_Forward_A|Mux18~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \EX_ALU|Add0~18_combout ;
wire \EX_ALU|Add1~11 ;
wire \EX_ALU|Add1~13 ;
wire \EX_ALU|Add1~15 ;
wire \EX_ALU|Add1~17 ;
wire \EX_ALU|Add1~18_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Mux22~1_combout ;
wire \EX_ALU|Mux22~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ;
wire \EX_ALU|Add1~19 ;
wire \EX_ALU|Add1~21 ;
wire \EX_ALU|Add1~23 ;
wire \EX_ALU|Add1~24_combout ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux19~1_combout ;
wire \EX_ALU|Mux19~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~25_combout ;
wire \EX_Forward_A|Mux19~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \EX_ALU|Add1~22_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \EX_ALU|Mux20~1_combout ;
wire \EX_ALU|Mux20~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ;
wire \ID_Registers|Read_Data_2_ID[9]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~17_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~30_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~15_combout ;
wire \EX_Forward_A|Mux24~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \EX_ALU|Mux25~2_combout ;
wire \EX_Forward_A|Mux25~0_combout ;
wire \EX_Forward_A|Mux25~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \EX_ALU|Mux23~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_2_ID[7]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~13_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ;
wire \EX_ALU|Add0~14_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux24~1_combout ;
wire \EX_ALU|Mux24~2_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ;
wire \ID_Registers|Read_Data_2_ID[1]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~1_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~7_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~9_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ;
wire \ID_Registers|Read_Data_2_ID[8]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~19_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_Data_Memory|Read_Data_MEM~26_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ;
wire \EX_ALU|Add1~5 ;
wire \EX_ALU|Add1~7 ;
wire \EX_ALU|Add1~9 ;
wire \EX_ALU|Add1~10_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Mux26~1_combout ;
wire \EX_ALU|Mux26~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~21_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_Data_Memory|Read_Data_MEM~22_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ;
wire \EX_Forward_A|Mux26~0_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ;
wire \ID_Registers|Read_Data_1_ID[5]~10_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~11_combout ;
wire \EX_Forward_A|Mux26~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \EX_ALU|Mux29~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~19_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~20_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~8_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~9_combout ;
wire \EX_Forward_A|Mux27~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \EX_ALU|Mux28~1_combout ;
wire \EX_ALU|Mux28~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ;
wire \ID_Registers|Read_Data_2_ID[10]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ;
wire \EX_ALU|Add0~20_combout ;
wire \EX_ALU|Add1~20_combout ;
wire \EX_ALU|Mux21~3_combout ;
wire \EX_ALU|Mux21~4_combout ;
wire \EX_ALU|Mux21~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~6_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~8_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~9_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~10_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~11_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM_Data_Memory|Read_Data_MEM~16_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~5_combout ;
wire \EX_Forward_A|Mux29~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \EX_ALU|Mux30~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ;
wire \EX_Forward_A|Mux30~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~3_combout ;
wire \EX_Forward_A|Mux30~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \EX_ALU|Mux31~4_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|Mux31~3_combout ;
wire \EX_ALU|Mux31~7_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_2_ID[21]~40_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~41_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Add1~42_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux10~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~6_combout ;
wire \EX_ALU|Mux10~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~53_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~54_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~41_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ;
wire \EX_Forward_Unit|ForwardD~2_combout ;
wire \EX_Forward_Unit|ForwardD~3_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ;
wire \ID_Read_data_Mux|Equal0~12_combout ;
wire \EX_Forward_Unit|ForwardC~1_combout ;
wire \EX_Forward_Unit|ForwardC~4_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ;
wire \ID_Read_data_Mux|Equal0~11_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ;
wire \ID_Read_data_Mux|Equal0~10_combout ;
wire \ID_Read_data_Mux|Equal0~14_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ;
wire \ID_Read_data_Mux|Equal0~0_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ;
wire \ID_Read_data_Mux|Equal0~1_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ;
wire \ID_Registers|Read_Data_1_ID[6]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~13_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ;
wire \ID_Read_data_Mux|Equal0~3_combout ;
wire \ID_Read_data_Mux|Equal0~4_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ;
wire \ID_Read_data_Mux|Equal0~5_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ;
wire \ID_Read_data_Mux|Equal0~8_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ;
wire \ID_Registers|Read_Data_1_ID[10]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ;
wire \ID_Read_data_Mux|Equal0~6_combout ;
wire \ID_Read_data_Mux|Equal0~9_combout ;
wire \ID_Read_data_Mux|Equal0~20_combout ;
wire \EX_PC_Add|Branch_Dest_EX[3]~2_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~3_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~4_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[8]~17_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~19_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~5_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~6_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[3]~21_combout ;
wire \EX_PC_Add|Branch_Dest_EX[5]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~7_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~8_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~5_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~4_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~7_combout ;
wire \IF_Instruction_Memory|Instruction_IF[4]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~9_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~10_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~62_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \IF_PC_Mux|Next_PC_IF[0]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~19_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \EX_PC_Add|Branch_Dest_EX[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~29_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~30_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~41_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~42_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \EX_PC_Add|Branch_Dest_EX[24]~44_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~45_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~46_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \EX_PC_Add|Branch_Dest_EX[27]~51 ;
wire \EX_PC_Add|Branch_Dest_EX[28]~52_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~53_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~54_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~55_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~56_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \EX_PC_Add|Branch_Dest_EX[28]~53 ;
wire \EX_PC_Add|Branch_Dest_EX[29]~55 ;
wire \EX_PC_Add|Branch_Dest_EX[30]~56_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~57_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~58_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \EX_PC_Add|Branch_Dest_EX[30]~57 ;
wire \EX_PC_Add|Branch_Dest_EX[31]~58_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~59_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~60_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~17_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~18_combout ;
wire \EX_PC_Add|Branch_Dest_EX[4]~4_combout ;
wire \EX_PC_Add|Branch_Dest_EX[6]~8_combout ;
wire \EX_PC_Add|Branch_Dest_EX[8]~12_combout ;
wire \EX_PC_Add|Branch_Dest_EX[10]~16_combout ;
wire \EX_PC_Add|Branch_Dest_EX[11]~18_combout ;
wire \EX_PC_Add|Branch_Dest_EX[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[14]~24_combout ;
wire \EX_PC_Add|Branch_Dest_EX[17]~30_combout ;
wire \EX_PC_Add|Branch_Dest_EX[20]~36_combout ;
wire \EX_PC_Add|Branch_Dest_EX[21]~38_combout ;
wire \EX_PC_Add|Branch_Dest_EX[22]~40_combout ;
wire \EX_PC_Add|Branch_Dest_EX[23]~42_combout ;
wire \EX_PC_Add|Branch_Dest_EX[29]~54_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \EX_ALU|Equal0~1_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~0_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~12_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~17_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~18_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~33_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~34_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM_Data_Memory|Read_Data_MEM~70_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|irf_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~10_combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~11 ;
wire \auto_hub|hub_info_reg|word_counter[1]~12_combout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~15_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~13 ;
wire \auto_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~14_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[0]~8_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~7_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|tdo_bypass_reg~regout ;
wire \auto_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|irsr_reg~11_combout ;
wire \auto_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|irsr_reg~10_combout ;
wire \auto_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[2]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[0]~feeder_combout ;
wire \auto_hub|Equal0~1_combout ;
wire \auto_hub|Equal0~0_combout ;
wire \auto_hub|Equal1~0_combout ;
wire \auto_hub|virtual_ir_scan_reg~regout ;
wire \auto_hub|irsr_reg[4]~8_combout ;
wire \auto_hub|irsr_reg[0]~9_combout ;
wire \auto_hub|Equal6~1_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~9_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~10_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|irf_reg~14_combout ;
wire \auto_hub|irf_reg[1][0]~9_combout ;
wire \auto_hub|irf_reg[1][0]~10_combout ;
wire \auto_hub|irf_reg[1][0]~11_combout ;
wire \auto_hub|irf_reg[1][3]~regout ;
wire \auto_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|irf_reg~15_combout ;
wire \auto_hub|irf_reg[1][4]~regout ;
wire \auto_hub|irsr_reg~17_combout ;
wire \auto_hub|irsr_reg[3]~13_combout ;
wire \auto_hub|irsr_reg[3]~15_combout ;
wire \auto_hub|irsr_reg[3]~16_combout ;
wire \auto_hub|irsr_reg~12_combout ;
wire \auto_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|reset_ena_reg~regout ;
wire \auto_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|clr_reg_proc~0_combout ;
wire \auto_hub|clr_reg~regout ;
wire \auto_hub|clr_reg~clkctrl_outclk ;
wire \auto_hub|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|irf_reg~8_combout ;
wire \auto_hub|irf_reg[1][0]~regout ;
wire \auto_hub|irsr_reg~7_combout ;
wire \auto_hub|Equal6~0_combout ;
wire \auto_hub|tdo~0_combout ;
wire \auto_hub|irsr_reg~20_combout ;
wire \auto_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|shadow_irf_reg[1][7]~regout ;
wire \auto_hub|irf_reg~18_combout ;
wire \auto_hub|irf_reg[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~0_combout ;
wire \auto_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|irf_reg~12_combout ;
wire \auto_hub|irf_reg[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout ;
wire \auto_hub|Equal0~2_combout ;
wire \auto_hub|virtual_dr_scan_reg~regout ;
wire \auto_hub|node_ena_proc~0_combout ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|node_ena_proc~1_combout ;
wire \auto_hub|node_ena~3_combout ;
wire \auto_hub|node_ena[1]~reg0_regout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_hub|irsr_reg~19_combout ;
wire \auto_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|shadow_irf_reg[1][6]~regout ;
wire \auto_hub|irf_reg~17_combout ;
wire \auto_hub|irf_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|tdo~1_combout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|tdo~regout ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|condition_delay_reg ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|status_register|dffs ;
wire [9:0] \auto_hub|jtag_ir_reg ;
wire [2:0] \auto_hub|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|hub_info_reg|WORD_SR ;
wire [64:0] \EX_ALU|Mult0|auto_generated|w513w ;
wire [0:74] \ID_Registers|Register_File_rtl_1_bypass ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \EX_Forward_Unit|ID_Register_Write_to_Read ;
wire [1:0] \EX_Forward_Unit|ForwardA_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Instruction_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Instruction_WB ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|current_segment_delayed ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg ;
wire [98:0] \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [8:0] \auto_hub|irsr_reg ;
wire [2:0] \auto_hub|hub_mode_reg ;
wire [15:0] \auto_hub|shadow_jsm|state ;
wire [4:0] \auto_hub|hub_info_reg|word_counter ;
wire [0:82] \MEM_Data_Memory|Data_Memory_rtl_0_bypass ;
wire [0:74] \ID_Registers|Register_File_rtl_0_bypass ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [1:0] \EX_Forward_Unit|ForwardB_EX ;
wire [31:0] \EX_MEM_Pipeline_Stage|Write_Data_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [31:0] \MEM_Data_Memory|Read_Data_MEM ;
wire [31:0] \MEM_WB_Pipeline_Stage|Read_Data_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;

wire [31:0] \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [4:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \EX_ALU|Mult0|auto_generated|w513w [0] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|w513w [1] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|w513w [2] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|w513w [3] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|w513w [4] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|w513w [5] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|w513w [6] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|w513w [7] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|w513w [8] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|w513w [9] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|w513w [10] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|w513w [11] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|w513w [12] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|w513w [13] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|w513w [14] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|w513w [15] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|w513w [16] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|w513w [17] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out4~0  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out4~1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out4~2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out4~3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out4~dataout  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out6~0  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out6~1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out6~2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out6~3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out6~dataout  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult1~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult3~0  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult5~0  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];

// Location: M4K_X64_Y23
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IF_Instruction_Memory|Instruction_IF[25]~52_combout ,\IF_Instruction_Memory|Instruction_IF[24]~51_combout ,\IF_Instruction_Memory|Instruction_IF[23]~49_combout ,\IF_Instruction_Memory|Instruction_IF[22]~47_combout ,
\IF_Instruction_Memory|Instruction_IF[21]~46_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000000000000000000000000000000000000000000000000000000000000000000000000000002BC00000190000000640000000800000002000000030000000100000000;
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IF_Instruction_Memory|Instruction_IF[20]~45_combout ,\IF_Instruction_Memory|Instruction_IF[19]~43_combout ,\IF_Instruction_Memory|Instruction_IF[18]~42_combout ,\IF_Instruction_Memory|Instruction_IF[17]~40_combout ,
\IF_Instruction_Memory|Instruction_IF[16]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000000000000000000000000000000000000000000000000000000000000000000000000000002BC00000190000000640000000800000002000000030000000100000000;
// synopsys translate_on

// Location: DSPOUT_X73_Y22_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneii_lcell_comb \EX_ALU|Add0~2 (
// Equation(s):
// \EX_ALU|Add0~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & ((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU|Add0~1  & VCC)) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & 
// ((\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU|Add0~1 ) # (GND)))))
// \EX_ALU|Add0~3  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (!\EX_Forward_A|Mux30~1_combout  & !\EX_ALU|Add0~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & ((!\EX_ALU|Add0~1 ) # (!\EX_Forward_A|Mux30~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.datab(\EX_Forward_A|Mux30~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~1 ),
	.combout(\EX_ALU|Add0~2_combout ),
	.cout(\EX_ALU|Add0~3 ));
// synopsys translate_off
defparam \EX_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneii_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = ((\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  $ (!\EX_ALU|Add0~3 )))) # (GND)
// \EX_ALU|Add0~5  = CARRY((\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ) # (!\EX_ALU|Add0~3 ))) # (!\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & !\EX_ALU|Add0~3 )))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3 ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N6
cycloneii_lcell_comb \EX_ALU|Add1~6 (
// Equation(s):
// \EX_ALU|Add1~6_combout  = (\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (!\EX_ALU|Add1~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (\EX_ALU|Add1~5  & VCC)))) # (!\EX_Forward_A|Mux28~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & ((\EX_ALU|Add1~5 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (!\EX_ALU|Add1~5 ))))
// \EX_ALU|Add1~7  = CARRY((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & !\EX_ALU|Add1~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ) # (!\EX_ALU|Add1~5 ))))

	.dataa(\EX_Forward_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~5 ),
	.combout(\EX_ALU|Add1~6_combout ),
	.cout(\EX_ALU|Add1~7 ));
// synopsys translate_off
defparam \EX_ALU|Add1~6 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (\EX_ALU|Add0~5  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (!\EX_ALU|Add0~5 )))) # (!\EX_Forward_A|Mux28~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (!\EX_ALU|Add0~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & ((\EX_ALU|Add0~5 ) # (GND)))))
// \EX_ALU|Add0~7  = CARRY((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & !\EX_ALU|Add0~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((!\EX_ALU|Add0~5 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ))))

	.dataa(\EX_Forward_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout(\EX_ALU|Add0~7 ));
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N8
cycloneii_lcell_comb \EX_ALU|Add1~8 (
// Equation(s):
// \EX_ALU|Add1~8_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  $ (\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU|Add1~7 )))) # (GND)
// \EX_ALU|Add1~9  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & (\EX_Forward_A|Mux27~1_combout  & !\EX_ALU|Add1~7 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & ((\EX_Forward_A|Mux27~1_combout ) # (!\EX_ALU|Add1~7 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.datab(\EX_Forward_A|Mux27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~7 ),
	.combout(\EX_ALU|Add1~8_combout ),
	.cout(\EX_ALU|Add1~9 ));
// synopsys translate_off
defparam \EX_ALU|Add1~8 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add0~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add0~9 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add0~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add0~9 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add0~9 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((!\EX_ALU|Add0~9 ) # (!\EX_Forward_A|Mux26~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~9 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N12
cycloneii_lcell_comb \EX_ALU|Add1~12 (
// Equation(s):
// \EX_ALU|Add1~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  $ (\EX_ALU|Add1~11 )))) # (GND)
// \EX_ALU|Add1~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((!\EX_ALU|Add1~11 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ))) # (!\EX_Forward_A|Mux25~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  & !\EX_ALU|Add1~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~11 ),
	.combout(\EX_ALU|Add1~12_combout ),
	.cout(\EX_ALU|Add1~13 ));
// synopsys translate_off
defparam \EX_ALU|Add1~12 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ) # (!\EX_ALU|Add0~11 ))) # (!\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout(\EX_ALU|Add0~13 ));
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N14
cycloneii_lcell_comb \EX_ALU|Add1~14 (
// Equation(s):
// \EX_ALU|Add1~14_combout  = (\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (!\EX_ALU|Add1~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (\EX_ALU|Add1~13  & VCC)))) # (!\EX_Forward_A|Mux24~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & ((\EX_ALU|Add1~13 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (!\EX_ALU|Add1~13 ))))
// \EX_ALU|Add1~15  = CARRY((\EX_Forward_A|Mux24~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & !\EX_ALU|Add1~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ) # (!\EX_ALU|Add1~13 ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~13 ),
	.combout(\EX_ALU|Add1~14_combout ),
	.cout(\EX_ALU|Add1~15 ));
// synopsys translate_off
defparam \EX_ALU|Add1~14 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N16
cycloneii_lcell_comb \EX_ALU|Add1~16 (
// Equation(s):
// \EX_ALU|Add1~16_combout  = ((\EX_Forward_A|Mux23~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  $ (\EX_ALU|Add1~15 )))) # (GND)
// \EX_ALU|Add1~17  = CARRY((\EX_Forward_A|Mux23~1_combout  & ((!\EX_ALU|Add1~15 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ))) # (!\EX_Forward_A|Mux23~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  & !\EX_ALU|Add1~15 )))

	.dataa(\EX_Forward_A|Mux23~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~15 ),
	.combout(\EX_ALU|Add1~16_combout ),
	.cout(\EX_ALU|Add1~17 ));
// synopsys translate_off
defparam \EX_ALU|Add1~16 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  $ (\EX_Forward_A|Mux23~1_combout  $ (!\EX_ALU|Add0~15 )))) # (GND)
// \EX_ALU|Add0~17  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Add0~15 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  & (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Add0~15 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~15 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add0~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add0~21 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add0~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & ((!\EX_ALU|Add0~21 ) # (!\EX_Forward_A|Mux20~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~21 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N26
cycloneii_lcell_comb \EX_ALU|Add1~26 (
// Equation(s):
// \EX_ALU|Add1~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & ((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add1~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU|Add1~25 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & 
// ((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU|Add1~25  & VCC)) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add1~25 ))))
// \EX_ALU|Add1~27  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & ((!\EX_ALU|Add1~25 ) # (!\EX_Forward_A|Mux18~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & (!\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|Add1~25 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~25 ),
	.combout(\EX_ALU|Add1~26_combout ),
	.cout(\EX_ALU|Add1~27 ));
// synopsys translate_off
defparam \EX_ALU|Add1~26 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add0~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add0~29 ) # (GND)))))
// \EX_ALU|Add0~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add0~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & ((!\EX_ALU|Add0~29 ) # (!\EX_Forward_A|Mux16~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout(\EX_ALU|Add0~31 ));
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X73_Y23_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult3~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult3~3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~2 ,\EX_ALU|Mult0|auto_generated|mac_mult3~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X73_Y24_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult5~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult5~3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~2 ,\EX_ALU|Mult0|auto_generated|mac_mult5~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~4_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\EX_ALU|Mult0|auto_generated|op_2~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~5  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\EX_ALU|Mult0|auto_generated|op_2~3 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  & !\EX_ALU|Mult0|auto_generated|op_2~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N8
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = ((\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  $ (!\EX_ALU|Add0~39 )))) # (GND)
// \EX_ALU|Add0~41  = CARRY((\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ) # (!\EX_ALU|Add0~39 ))) # (!\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  & !\EX_ALU|Add0~39 )))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~39 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~6_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (\EX_ALU|Mult0|auto_generated|op_2~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~5 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~7  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & !\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~5 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~8_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\EX_ALU|Mult0|auto_generated|op_2~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~9  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\EX_ALU|Mult0|auto_generated|op_2~7 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  & !\EX_ALU|Mult0|auto_generated|op_2~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~10_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (\EX_ALU|Mult0|auto_generated|op_2~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~9 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~11  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & !\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~16_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\EX_ALU|Mult0|auto_generated|op_2~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~17  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\EX_ALU|Mult0|auto_generated|op_2~15 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  & !\EX_ALU|Mult0|auto_generated|op_2~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N22
cycloneii_lcell_comb \EX_ALU|Add1~54 (
// Equation(s):
// \EX_ALU|Add1~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (!\EX_ALU|Add1~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (\EX_ALU|Add1~53  & VCC)))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & ((\EX_ALU|Add1~53 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (!\EX_ALU|Add1~53 ))))
// \EX_ALU|Add1~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & !\EX_ALU|Add1~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ) # (!\EX_ALU|Add1~53 ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~53 ),
	.combout(\EX_ALU|Add1~54_combout ),
	.cout(\EX_ALU|Add1~55 ));
// synopsys translate_off
defparam \EX_ALU|Add1~54 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (\EX_ALU|Add0~53  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (!\EX_ALU|Add0~53 )))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (!\EX_ALU|Add0~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & ((\EX_ALU|Add0~53 ) # (GND)))))
// \EX_ALU|Add0~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & !\EX_ALU|Add0~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((!\EX_ALU|Add0~53 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout(\EX_ALU|Add0~55 ));
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\EX_ALU|Mult0|auto_generated|op_2~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\EX_ALU|Mult0|auto_generated|op_2~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  & !\EX_ALU|Mult0|auto_generated|op_2~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N28
cycloneii_lcell_comb \EX_ALU|Add1~60 (
// Equation(s):
// \EX_ALU|Add1~60_combout  = ((\EX_Forward_A|Mux1~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  $ (\EX_ALU|Add1~59 )))) # (GND)
// \EX_ALU|Add1~61  = CARRY((\EX_Forward_A|Mux1~1_combout  & ((!\EX_ALU|Add1~59 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ))) # (!\EX_Forward_A|Mux1~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  & !\EX_ALU|Add1~59 )))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~59 ),
	.combout(\EX_ALU|Add1~60_combout ),
	.cout(\EX_ALU|Add1~61 ));
// synopsys translate_off
defparam \EX_ALU|Add1~60 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N28
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  $ (\EX_Forward_A|Mux1~1_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~61  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  & ((\EX_Forward_A|Mux1~1_combout ) # (!\EX_ALU|Add0~59 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  & (\EX_Forward_A|Mux1~1_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout(\EX_ALU|Add0~61 ));
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N30
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~26_combout  = \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13  $ (\EX_ALU|Mult0|auto_generated|op_2~25  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ))

	.dataa(vcc),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .lut_mask = 16'hC33C;
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X64_Y22
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~2_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h46321ABADDA99F435EC69FF7680C5A08A2CDB9A70C068A22BA3823956C4FC60AED679F10B581D67C20942F005F2526AE01C64DB1662E67986333C5E19521B1DF8A2B44A20DAD828791080BD04464456E2286BB3CFF1F0F1596F9482506631D63C02F3713A10D7E1FE6442B5379D51EBC990D87DA090300C10050101C08010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C693439CB0D45489960A1A6B24D54797CD47A55106427922910BF0C9ED93AC218FAE7060F1376E6E27D6C4E29C8070E4F83D2ABD48B2573940790A81E57DC9DAEF4B638463AAF77BA1F2EB6FABECE38B3112C118173D64328B265332B1872BAE7B7255827537ED0B6F1F53B707A;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h8D05C2EE02B03206EA3E37519950BD0A568A96E07B2701DE2D6A95F7931EE854D9D22A942078689709A2600CD4C21ED8597C740ECD630C1B9D29F0F338EA7A994C6E954F7479008DB26EE0B8CB497ACC00B504ECE780AF5DEBC5552425B7DCCA13B137831132EB1D2C0F28D37306071067DFB66E5280438C1C3F4B1783C632C2F4B898FCC5E090401C0C050200C0401000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y20
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~2_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC01FFFF8000000FFFFC01FF007FFFFFFFFFFFFFFF007FFFE00FF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00F;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF8000000007FFFE00FF803FFFF007FFFFFFFFFFC0000007FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y21
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~2_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC01FFFF8000000FFFFC01FF007FFFFFFFFFFFFFFF007FFFE00FF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00F;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF8000000007FFFE00FF803FFFF007FFFFFFFFFFC0000007FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y19
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ,
\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\EX_ALU|Mux23~2_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 512'hF801FF801F07FFF07FE0FFFFF07FE00000007C1FF8000FFC0000000F83E0F83FFFFFFF003E0F83E0F8000F83E0003FFF83FF003FF07C000001FF800007FE0F80;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC1FF8000FFC1F07FFFFFFFF07FE0F83E0FFC00FFC0007C00F801F0001FF801FF83E0FFFE007FE0F83FFFFC1FFFC1FF801F003FF07C1F07FE007FE0FFC0007C0007FE007C000000007FE007FE00001FF800000000003E0FFC1FF83FFF801F07C00F8000003FFFFFFFFFC00FFC00FFFFFFFC1FFFFE0F83FFF800007FE0F83FF07FFFFFC0007C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X68_Y29_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCCOMB_X68_Y29_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~0_combout  = (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Reg|PC_IF [9] & !\IF_PC_Reg|PC_IF [8])))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(\IF_PC_Reg|PC_IF [9]),
	.datad(\IF_PC_Reg|PC_IF [8]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~6_combout  = (!\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Reg|PC_IF [31] & (!\IF_PC_Reg|PC_IF [28] & !\IF_PC_Reg|PC_IF [30])))

	.dataa(\IF_PC_Reg|PC_IF [29]),
	.datab(\IF_PC_Reg|PC_IF [31]),
	.datac(\IF_PC_Reg|PC_IF [28]),
	.datad(\IF_PC_Reg|PC_IF [30]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N12
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~3 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~3 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|PC_Enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N10
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~4 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~4 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|PC_Enable~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]));

// Location: LCFF_X66_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [1]));

// Location: LCFF_X66_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [5]));

// Location: LCFF_X66_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [7]));

// Location: LCFF_X66_Y25_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[24]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [8]));

// Location: LCFF_X66_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[23]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [6]));

// Location: LCCOMB_X66_Y25_N24
cycloneii_lcell_comb \ID_Registers|Register_File~1 (
// Equation(s):
// \ID_Registers|Register_File~1_combout  = (\ID_Registers|Register_File_rtl_0_bypass [6] & (\ID_Registers|Register_File_rtl_0_bypass [5] & (\ID_Registers|Register_File_rtl_0_bypass [7] $ (!\ID_Registers|Register_File_rtl_0_bypass [8])))) # 
// (!\ID_Registers|Register_File_rtl_0_bypass [6] & (!\ID_Registers|Register_File_rtl_0_bypass [5] & (\ID_Registers|Register_File_rtl_0_bypass [7] $ (!\ID_Registers|Register_File_rtl_0_bypass [8]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [6]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [7]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [8]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~1 .lut_mask = 16'h8241;
defparam \ID_Registers|Register_File~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N24
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~2 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~2_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~2 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [13]));

// Location: LCCOMB_X70_Y24_N10
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~5 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~5_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~5 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~2_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~2 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~3_combout  = (\EX_Forward_Unit|ForwardC~2_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25])))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\EX_Forward_Unit|ForwardC~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~3 .lut_mask = 16'hC300;
defparam \EX_Forward_Unit|ForwardC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [14]));

// Location: LCFF_X66_Y24_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [1]));

// Location: LCFF_X66_Y24_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [3]));

// Location: LCFF_X66_Y24_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[17]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [4]));

// Location: LCFF_X67_Y24_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [2]));

// Location: LCCOMB_X66_Y24_N18
cycloneii_lcell_comb \ID_Registers|Register_File~4 (
// Equation(s):
// \ID_Registers|Register_File~4_combout  = (\ID_Registers|Register_File_rtl_1_bypass [3] & (\ID_Registers|Register_File_rtl_1_bypass [4] & (\ID_Registers|Register_File_rtl_1_bypass [1] $ (!\ID_Registers|Register_File_rtl_1_bypass [2])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [3] & (!\ID_Registers|Register_File_rtl_1_bypass [4] & (\ID_Registers|Register_File_rtl_1_bypass [1] $ (!\ID_Registers|Register_File_rtl_1_bypass [2]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [3]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [1]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [4]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~4 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[18]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [6]));

// Location: LCCOMB_X70_Y24_N2
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~12 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~12_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~12 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[1]~1_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_Forward_Unit|ForwardD~3_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [11]));

// Location: LCFF_X66_Y24_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [12]));

// Location: LCCOMB_X65_Y24_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~2_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [11])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [12] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\ID_Registers|Register_File_rtl_1_bypass [12] & (\ID_Registers|Register_File_rtl_1_bypass [11]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [12]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [11]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~2 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [16]));

// Location: LCFF_X71_Y26_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]));

// Location: LCCOMB_X71_Y23_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[3]~7_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y20_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [18]));

// Location: LCCOMB_X72_Y25_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[4]~9_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .lut_mask = 16'hDD88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y24_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [22]));

// Location: LCCOMB_X71_Y25_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[5]~11_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[5]~9_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y24_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [19]));

// Location: LCFF_X72_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [20]));

// Location: LCCOMB_X72_Y24_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~10_combout  = (\ID_Registers|Register_File_rtl_1_bypass [20] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [19])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [20] & (((\ID_Registers|Register_File_rtl_1_bypass [19]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [20]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [19]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~10 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[4]~11_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~2 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~2_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~2 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [26]));

// Location: LCFF_X65_Y22_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [26]));

// Location: LCCOMB_X72_Y22_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[7]~13_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 .lut_mask = 16'hFA0A;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [28]));

// Location: LCCOMB_X67_Y20_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[8]~19_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [32]));

// Location: LCFF_X66_Y22_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]));

// Location: LCFF_X66_Y21_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [33]));

// Location: LCFF_X66_Y21_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [34]));

// Location: LCCOMB_X66_Y21_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~22_combout  = (\ID_Registers|Register_File_rtl_0_bypass [34] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [33])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [34] & (((\ID_Registers|Register_File_rtl_0_bypass [33]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [34]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [33]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~22 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[11]~21_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [32]));

// Location: LCFF_X67_Y22_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [36]));

// Location: LCCOMB_X67_Y22_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[12]~25_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[13]~27_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .lut_mask = 16'hD8D8;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [37]));

// Location: LCFF_X67_Y22_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [38]));

// Location: LCCOMB_X67_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~24_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [37])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [38] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [38] & (\ID_Registers|Register_File_rtl_1_bypass [37]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [38]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [37]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~24 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[13]~25_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [35]));

// Location: LCFF_X67_Y22_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [36]));

// Location: LCCOMB_X67_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~26_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [35])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [36] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [36] & (\ID_Registers|Register_File_rtl_1_bypass [35]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [36]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [35]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~26 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[12]~27_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~7 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~7_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~7 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [41]));

// Location: LCFF_X67_Y20_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [42]));

// Location: LCCOMB_X67_Y20_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~28_combout  = (\ID_Registers|Register_File_rtl_1_bypass [42] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [41])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [42] & (((\ID_Registers|Register_File_rtl_1_bypass [41]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [42]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~28 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[15]~29_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [40]));

// Location: LCFF_X75_Y25_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [44]));

// Location: LCFF_X68_Y23_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [46]));

// Location: LCCOMB_X71_Y25_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[17]~35_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y24_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [46]));

// Location: LCFF_X67_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [44]));

// Location: LCFF_X70_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [50]));

// Location: LCFF_X70_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [47]));

// Location: LCFF_X70_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [48]));

// Location: LCCOMB_X70_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~38 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~38_combout  = (\ID_Registers|Register_File_rtl_1_bypass [48] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [47]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [48] & (((\ID_Registers|Register_File_rtl_1_bypass [47]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [48]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [47]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~38 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~39 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~39_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[18]~38_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_2_ID[18]~38_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~39 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[18]~39_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [54]));

// Location: LCFF_X65_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [51]));

// Location: LCFF_X65_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [52]));

// Location: LCCOMB_X65_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~42 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~42_combout  = (\ID_Registers|Register_File_rtl_1_bypass [52] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [51]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [52] & (((\ID_Registers|Register_File_rtl_1_bypass [51]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [52]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [51]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~42 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[20]~43_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.datad(\EX_Forward_Unit|ForwardD~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [56]));

// Location: LCCOMB_X65_Y23_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[22]~45_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .lut_mask = 16'hD8D8;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [57]));

// Location: LCFF_X66_Y23_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [58]));

// Location: LCCOMB_X65_Y23_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~46_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [57])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [58] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 )) # (!\ID_Registers|Register_File_rtl_0_bypass [58] & ((\ID_Registers|Register_File_rtl_0_bypass [57])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [57]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~46 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~47_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[23]~46_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~47 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[23]~47_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .lut_mask = 16'hACAC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [58]));

// Location: LCCOMB_X65_Y23_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[23]~45_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [55]));

// Location: LCFF_X65_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [56]));

// Location: LCCOMB_X65_Y23_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~46 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~46_combout  = (\ID_Registers|Register_File_rtl_1_bypass [56] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [55])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [56] & (((\ID_Registers|Register_File_rtl_1_bypass [55]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [56]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~46 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[22]~47_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~13 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~13_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~13 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [59]));

// Location: LCFF_X65_Y22_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [60]));

// Location: LCCOMB_X65_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~48_combout  = (\ID_Registers|Register_File_rtl_0_bypass [60] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [59])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [60] & (((\ID_Registers|Register_File_rtl_0_bypass [59]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [60]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [59]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~48 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[24]~49_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[25]~51_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .lut_mask = 16'hF0CC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[25]~49_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[24]~51_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 .lut_mask = 16'hDD88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~15 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~15_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~15 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [63]));

// Location: LCFF_X65_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [64]));

// Location: LCCOMB_X65_Y24_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~52_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [63])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [64] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [64] & (\ID_Registers|Register_File_rtl_0_bypass [63]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [64]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~53_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[26]~52_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~53 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[26]~53_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .lut_mask = 16'hFC0C;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [65]));

// Location: LCFF_X65_Y24_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [66]));

// Location: LCCOMB_X65_Y24_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~54_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [65])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [66] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [66] & (\ID_Registers|Register_File_rtl_0_bypass [65]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [66]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [65]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~54 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~55_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[27]~54_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~55 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[27]~55_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[27]~53_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\EX_Forward_Unit|ForwardD~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 .lut_mask = 16'hF0CC;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [63]));

// Location: LCFF_X66_Y24_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [64]));

// Location: LCCOMB_X65_Y24_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~54 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~54_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [63])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [64] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [64] & (\ID_Registers|Register_File_rtl_1_bypass [63]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [64]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~54 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[26]~55_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardD~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 .lut_mask = 16'hCCAA;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~16 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~16_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~16 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[28]~57_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .lut_mask = 16'hACAC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]));

// Location: LCFF_X65_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [70]));

// Location: LCCOMB_X65_Y26_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[29]~59_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .lut_mask = 16'hCACA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [70]));

// Location: LCCOMB_X65_Y26_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[29]~57_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.datad(\EX_Forward_Unit|ForwardD~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [68]));

// Location: LCCOMB_X65_Y26_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[28]~59_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~17 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~17_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~17 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[30]~61_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [73]));

// Location: LCFF_X67_Y23_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [74]));

// Location: LCCOMB_X67_Y23_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~62_combout  = (\ID_Registers|Register_File_rtl_0_bypass [74] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [73])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [74] & (((\ID_Registers|Register_File_rtl_0_bypass [73]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [74]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [73]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~62 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[31]~63_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [74]));

// Location: LCCOMB_X67_Y23_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[31]~61_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_Forward_Unit|ForwardD~3_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[30]~63_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~18 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~18_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~18 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~19 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~19_combout  = (\ID_Read_data_Mux|Equal0~17_combout  & (\ID_Read_data_Mux|Equal0~16_combout  & (\ID_Read_data_Mux|Equal0~18_combout  & \ID_Read_data_Mux|Equal0~15_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~17_combout ),
	.datab(\ID_Read_data_Mux|Equal0~16_combout ),
	.datac(\ID_Read_data_Mux|Equal0~18_combout ),
	.datad(\ID_Read_data_Mux|Equal0~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~19 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~13_combout  = (\IF_Instruction_Memory|Instruction_Memory~0_combout  & (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [0] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~13 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~1_combout  = (\IF_PC_Reg|PC_IF [0]) # ((\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [6]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~1 .lut_mask = 16'hFBFC;
defparam \IF_Instruction_Memory|Instruction_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~14_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_Instruction_Memory|Instruction_IF[1]~13_combout ) # ((!\IF_PC_Reg|PC_IF [5] & !\IF_Instruction_Memory|Instruction_Memory~1_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[1]~13_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~14 .lut_mask = 16'hA0B0;
defparam \IF_Instruction_Memory|Instruction_IF[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~2_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [6] & ((!\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [2])))) # (!\IF_PC_Reg|PC_IF [3] & (((!\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~2 .lut_mask = 16'h25A0;
defparam \IF_Instruction_Memory|Instruction_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~6_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [0])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_Memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~8_combout  = (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [6])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~8 .lut_mask = 16'h0033;
defparam \IF_Instruction_Memory|Instruction_Memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~9_combout  = (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~9 .lut_mask = 16'h0024;
defparam \IF_Instruction_Memory|Instruction_Memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~10_combout  = (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [0] & \IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~10 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_Memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~11_combout  = (\IF_Instruction_Memory|Instruction_Memory~8_combout  & ((\IF_Instruction_Memory|Instruction_Memory~9_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~10_combout  & 
// \IF_Instruction_Memory|Instruction_Memory~4_combout )))) # (!\IF_Instruction_Memory|Instruction_Memory~8_combout  & (((\IF_Instruction_Memory|Instruction_Memory~10_combout  & \IF_Instruction_Memory|Instruction_Memory~4_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~8_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~9_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~10_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~11 .lut_mask = 16'hF888;
defparam \IF_Instruction_Memory|Instruction_Memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~12_combout  = (\IF_PC_Reg|PC_IF [7] & (((!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~12 .lut_mask = 16'h4C44;
defparam \IF_Instruction_Memory|Instruction_Memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~13_combout  = (\IF_PC_Reg|PC_IF [4] & (((!\IF_PC_Reg|PC_IF [3]) # (!\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [2]) # 
// (\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~13 .lut_mask = 16'h7EEA;
defparam \IF_Instruction_Memory|Instruction_Memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~14_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|Instruction_Memory~12_combout ))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~13_combout ))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~13_combout ),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~12_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~14 .lut_mask = 16'hFA0A;
defparam \IF_Instruction_Memory|Instruction_Memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~15_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|Instruction_Memory~11_combout )) # (!\IF_PC_Reg|PC_IF [5] & (((!\IF_PC_Reg|PC_IF [0] & \IF_Instruction_Memory|Instruction_Memory~14_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~11_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~14_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~15 .lut_mask = 16'hAA30;
defparam \IF_Instruction_Memory|Instruction_Memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~16_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] $ (((\IF_PC_Reg|PC_IF [2]) # (\IF_PC_Reg|PC_IF [6]))))) # (!\IF_PC_Reg|PC_IF [3] & (((\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~16 .lut_mask = 16'h4478;
defparam \IF_Instruction_Memory|Instruction_Memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~27 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~27_combout  = (\IF_PC_Reg|PC_IF [7] & (((\IF_Instruction_Memory|Instruction_Memory~16_combout )))) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~4_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~16_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~27 .lut_mask = 16'hDC10;
defparam \IF_Instruction_Memory|Instruction_IF[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~28 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~28_combout  = (\IF_Instruction_Memory|Instruction_IF[12]~27_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~16_combout ) # ((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & 
// \IF_Instruction_Memory|Instruction_IF[25]~20_combout )))) # (!\IF_Instruction_Memory|Instruction_IF[12]~27_combout  & (\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & (\IF_Instruction_Memory|Instruction_IF[25]~20_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[12]~27_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~28 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|Instruction_IF[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~17_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [2]) # (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~17 .lut_mask = 16'h0E00;
defparam \IF_Instruction_Memory|Instruction_Memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~30 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~30_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|Instruction_Memory~17_combout ))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~13_combout ))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~13_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~17_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~30 .lut_mask = 16'hFA50;
defparam \IF_Instruction_Memory|Instruction_IF[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~31 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~31_combout  = (\IF_Instruction_Memory|Instruction_IF[13]~30_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~16_combout ) # ((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & 
// \IF_Instruction_Memory|Instruction_IF[25]~20_combout )))) # (!\IF_Instruction_Memory|Instruction_IF[13]~30_combout  & (\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & (\IF_Instruction_Memory|Instruction_IF[25]~20_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[13]~30_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~31 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|Instruction_IF[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~33 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~33_combout  = (\IF_Instruction_Memory|Instruction_IF[14]~64_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~16_combout ) # ((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & 
// \IF_Instruction_Memory|Instruction_IF[25]~20_combout )))) # (!\IF_Instruction_Memory|Instruction_IF[14]~64_combout  & (\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & (\IF_Instruction_Memory|Instruction_IF[25]~20_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[14]~64_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~33 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|Instruction_IF[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~18_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~18 .lut_mask = 16'h0028;
defparam \IF_Instruction_Memory|Instruction_Memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~20_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3]) # (\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [4] & ((!\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF [3]))))) # 
// (!\IF_PC_Reg|PC_IF [2] & (((\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~20 .lut_mask = 16'hBCF4;
defparam \IF_Instruction_Memory|Instruction_Memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~21 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~21_combout  = (\IF_Instruction_Memory|Instruction_Memory~20_combout  & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [5]))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~20_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~21 .lut_mask = 16'h0022;
defparam \IF_Instruction_Memory|Instruction_Memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~22 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~22_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [7])))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~22 .lut_mask = 16'h4002;
defparam \IF_Instruction_Memory|Instruction_Memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~23 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~23_combout  = (\IF_Instruction_Memory|Instruction_Memory~21_combout ) # ((!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & \IF_Instruction_Memory|Instruction_Memory~22_combout )))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~21_combout ),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~22_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~23 .lut_mask = 16'hCDCC;
defparam \IF_Instruction_Memory|Instruction_Memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[20]~44 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[20]~44_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[20]~44 .lut_mask = 16'h0008;
defparam \IF_Instruction_Memory|Instruction_IF[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~27 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~27_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (!\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (((!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF 
// [7])))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~27 .lut_mask = 16'hC170;
defparam \IF_Instruction_Memory|Instruction_Memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~31 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~31_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [4])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] 
// $ (((\IF_PC_Reg|PC_IF [7]) # (\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~31 .lut_mask = 16'h819E;
defparam \IF_Instruction_Memory|Instruction_Memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~32 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~32_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7] $ (!\IF_PC_Reg|PC_IF [4])))) # (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~32 .lut_mask = 16'h8140;
defparam \IF_Instruction_Memory|Instruction_Memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~34 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~34_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [7] & !\IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7] $ (\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~34 .lut_mask = 16'h0106;
defparam \IF_Instruction_Memory|Instruction_Memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[26]~53 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[26]~53_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~34_combout  & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~34_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[26]~53 .lut_mask = 16'h0004;
defparam \IF_Instruction_Memory|Instruction_IF[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~35 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~35_combout  = (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~35 .lut_mask = 16'h0440;
defparam \IF_Instruction_Memory|Instruction_Memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~36 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~36_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [5]) # (!\IF_PC_Reg|PC_IF [2])))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [3] $ ((\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~36 .lut_mask = 16'h5616;
defparam \IF_Instruction_Memory|Instruction_Memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[27]~55 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[27]~55_combout  = (\IF_PC_Reg|PC_IF [4] & (((\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|Instruction_Memory~35_combout )))) # (!\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~36_combout  & 
// (!\IF_PC_Reg|PC_IF [6])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~36_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~35_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[27]~55 .lut_mask = 16'hA404;
defparam \IF_Instruction_Memory|Instruction_IF[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~57 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~57_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~35_combout  & (\IF_Instruction_Memory|Instruction_Memory~8_combout  & (!\IF_PC_Reg|PC_IF [7] & \IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~8_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~57 .lut_mask = 16'h0800;
defparam \IF_Instruction_Memory|Instruction_IF[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~58 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~58_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [3] & ((!\IF_PC_Reg|PC_IF [6]) # (!\IF_PC_Reg|PC_IF [0])))) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF 
// [0] & ((\IF_PC_Reg|PC_IF [6])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~58 .lut_mask = 16'h2BA8;
defparam \IF_Instruction_Memory|Instruction_IF[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~59 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~59_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] & !\IF_Instruction_Memory|Instruction_IF[28]~58_combout )) # (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & 
// \IF_Instruction_Memory|Instruction_IF[28]~58_combout ))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_Instruction_Memory|Instruction_IF[28]~58_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~59 .lut_mask = 16'h05A0;
defparam \IF_Instruction_Memory|Instruction_IF[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~60 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~60_combout  = (\IF_Instruction_Memory|Instruction_IF[28]~57_combout ) # ((\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|Instruction_IF[28]~59_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_Instruction_Memory|Instruction_IF[28]~59_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[28]~57_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~60 .lut_mask = 16'hFF80;
defparam \IF_Instruction_Memory|Instruction_IF[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X69_Y29_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCFF_X69_Y29_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X69_Y29_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCFF_X69_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCFF_X69_Y28_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCFF_X69_Y28_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCCOMB_X68_Y26_N14
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~1 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\ID_EX_Pipeline_Stage|Instruction_EX [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~1 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ID_Control_NOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~2 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~2 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Control_NOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~3 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~3_combout  = (\EX_Forward_Unit|ID_Control_NOP~2_combout  & (\EX_Forward_Unit|ID_Control_NOP~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [15]))))

	.dataa(\EX_Forward_Unit|ID_Control_NOP~2_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~3 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|ID_Control_NOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N6
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~5 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~5 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Control_NOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneii_lcell_comb \ID_Control|opcode~0 (
// Equation(s):
// \ID_Control|opcode~0_combout  = (!\EX_Forward_Unit|ID_Control_NOP~7_combout  & !\ID_Control|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|opcode~0 .lut_mask = 16'h000F;
defparam \ID_Control|opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y24_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCCOMB_X68_Y24_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardA_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
cycloneii_lcell_comb \EX_Forward_Unit|Data_Hazard_temp_2~0 (
// Equation(s):
// \EX_Forward_Unit|Data_Hazard_temp_2~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [13]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [12]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [14])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .lut_mask = 16'hFFFE;
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N12
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~2_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\EX_Forward_Unit|ForwardA_EX~1_combout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [15]) # (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\EX_Forward_Unit|ForwardA_EX~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~2 .lut_mask = 16'hE000;
defparam \EX_Forward_Unit|ForwardA_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~0 (
// Equation(s):
// \EX_Forward_Unit|Equal3~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~0 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N4
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~0 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardB_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~1 (
// Equation(s):
// \EX_Forward_Unit|Equal6~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~5 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardB_EX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~6 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~6_combout  = (\EX_Forward_Unit|ForwardB_EX~5_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [20] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [15]))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [20] & 
// (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datad(\EX_Forward_Unit|ForwardB_EX~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~6 .lut_mask = 16'hC200;
defparam \EX_Forward_Unit|ForwardB_EX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneii_lcell_comb \EX_Forward_Unit|Forward_Mem_to_Mem~0 (
// Equation(s):
// \EX_Forward_Unit|Forward_Mem_to_Mem~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [16])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [16]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Forward_Mem_to_Mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y26_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]));

// Location: LCFF_X70_Y26_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[18]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCCOMB_X72_Y23_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~50 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~50 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N10
cycloneii_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & 
// !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'h0510;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU_Control|Mux0~1_combout  & \EX_ALU_Control|ALU_Control_EX[1]~0_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU_Control|Mux0~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'h1010;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & ((\EX_Forward_A|Mux31~1_combout ) # (\EX_ALU_Control|Mux1~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  & 
// \EX_ALU_Control|Mux1~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux31~1_combout ),
	.datad(\EX_ALU_Control|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'hC880;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneii_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU_Control|Mux0~1_combout  & (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & \EX_ALU_Control|Mux1~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU_Control|Mux0~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU_Control|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'h0400;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneii_lcell_comb \EX_Forward_A|Mux0~0 (
// Equation(s):
// \EX_Forward_A|Mux0~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_Forward_Unit|Equal3~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N20
cycloneii_lcell_comb \EX_Forward_A|Mux3~0 (
// Equation(s):
// \EX_Forward_A|Mux3~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCFF_X65_Y24_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCFF_X69_Y23_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X72_Y24_N24
cycloneii_lcell_comb \EX_Forward_A|Mux10~0 (
// Equation(s):
// \EX_Forward_A|Mux10~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCCOMB_X70_Y26_N6
cycloneii_lcell_comb \EX_Forward_A|Mux12~0 (
// Equation(s):
// \EX_Forward_A|Mux12~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\EX_Forward_Unit|Equal3~2_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
cycloneii_lcell_comb \EX_Forward_A|Mux14~0 (
// Equation(s):
// \EX_Forward_A|Mux14~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~0 .lut_mask = 16'hF780;
defparam \EX_Forward_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
cycloneii_lcell_comb \EX_Forward_A|Mux15~0 (
// Equation(s):
// \EX_Forward_A|Mux15~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~0 .lut_mask = 16'hF780;
defparam \EX_Forward_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N16
cycloneii_lcell_comb \EX_Forward_A|Mux16~0 (
// Equation(s):
// \EX_Forward_A|Mux16~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneii_lcell_comb \EX_Forward_A|Mux17~0 (
// Equation(s):
// \EX_Forward_A|Mux17~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~0 .lut_mask = 16'hDF80;
defparam \EX_Forward_A|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
cycloneii_lcell_comb \EX_Forward_A|Mux19~0 (
// Equation(s):
// \EX_Forward_A|Mux19~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
cycloneii_lcell_comb \EX_Forward_A|Mux20~0 (
// Equation(s):
// \EX_Forward_A|Mux20~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y21_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X70_Y22_N24
cycloneii_lcell_comb \EX_Forward_A|Mux22~0 (
// Equation(s):
// \EX_Forward_A|Mux22~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~0 .lut_mask = 16'hDF80;
defparam \EX_Forward_A|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
cycloneii_lcell_comb \EX_Forward_A|Mux24~0 (
// Equation(s):
// \EX_Forward_A|Mux24~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~0 .lut_mask = 16'hDF80;
defparam \EX_Forward_A|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCCOMB_X72_Y25_N24
cycloneii_lcell_comb \EX_Forward_A|Mux27~0 (
// Equation(s):
// \EX_Forward_A|Mux27~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~0 .lut_mask = 16'hF780;
defparam \EX_Forward_A|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N6
cycloneii_lcell_comb \EX_Forward_A|Mux29~0 (
// Equation(s):
// \EX_Forward_A|Mux29~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~0 .lut_mask = 16'hE2AA;
defparam \EX_Forward_A|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux31~5 (
// Equation(s):
// \EX_ALU|Mux31~5_combout  = (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & !\EX_ALU_Control|Mux1~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(vcc),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU_Control|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~5 .lut_mask = 16'h0005;
defparam \EX_ALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N24
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Add1~6_combout )))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~6_combout )) # (!\EX_ALU|Mux21~0_combout )))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Add0~6_combout ),
	.datad(\EX_ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~12_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~12_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add0~12_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneii_lcell_comb \EX_ALU|Mux25~1 (
// Equation(s):
// \EX_ALU|Mux25~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ) # (!\EX_ALU|Mux25~0_combout ))) # (!\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  & 
// !\EX_ALU|Mux25~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux25~0_combout ))))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Mux21~0_combout  & (\EX_ALU|Add1~16_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~16_combout )) # (!\EX_ALU|Mux21~0_combout )))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Add1~16_combout ),
	.datad(\EX_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneii_lcell_comb \EX_ALU|Mux23~1 (
// Equation(s):
// \EX_ALU|Mux23~1_combout  = (\EX_ALU|Mux23~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  & \EX_Forward_A|Mux23~1_combout )) # (!\EX_ALU|Mux21~2_combout ))) # (!\EX_ALU|Mux23~0_combout  & (\EX_ALU|Mux21~2_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ) # (\EX_Forward_A|Mux23~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(\EX_ALU|Mux23~0_combout ),
	.datad(\EX_ALU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~1 .lut_mask = 16'h8EF0;
defparam \EX_ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N24
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~54_combout )) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~54_combout ))))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Add1~54_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'h8F85;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneii_lcell_comb \EX_ALU|Mux4~1 (
// Equation(s):
// \EX_ALU|Mux4~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ) # (!\EX_ALU|Mux4~0_combout ))) # (!\EX_Forward_A|Mux4~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & 
// !\EX_ALU|Mux4~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux4~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_Forward_A|Mux4~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.datad(\EX_ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N30
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~60_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~60_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~60_combout ),
	.datad(\EX_ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N10
cycloneii_lcell_comb \EX_ALU|Mux1~1 (
// Equation(s):
// \EX_ALU|Mux1~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ) # (!\EX_ALU|Mux1~0_combout ))) # (!\EX_Forward_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  & 
// !\EX_ALU|Mux1~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux1~0_combout ))))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.datad(\EX_ALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N26
cycloneii_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (!\EX_ALU|Mux19~2_combout  & (!\EX_ALU|Mux21~5_combout  & (!\EX_ALU|Mux22~2_combout  & !\EX_ALU|Mux20~2_combout )))

	.dataa(\EX_ALU|Mux19~2_combout ),
	.datab(\EX_ALU|Mux21~5_combout ),
	.datac(\EX_ALU|Mux22~2_combout ),
	.datad(\EX_ALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N10
cycloneii_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = (!\EX_ALU|Mux14~2_combout  & (!\EX_ALU|Mux11~2_combout  & (!\EX_ALU|Mux13~2_combout  & !\EX_ALU|Mux12~2_combout )))

	.dataa(\EX_ALU|Mux14~2_combout ),
	.datab(\EX_ALU|Mux11~2_combout ),
	.datac(\EX_ALU|Mux13~2_combout ),
	.datad(\EX_ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]));

// Location: LCFF_X74_Y24_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]));

// Location: LCFF_X69_Y23_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]));

// Location: LCFF_X67_Y25_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]));

// Location: LCFF_X65_Y21_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]));

// Location: LCFF_X66_Y22_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]));

// Location: LCFF_X65_Y22_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]));

// Location: LCFF_X65_Y22_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]));

// Location: LCFF_X66_Y22_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]));

// Location: LCFF_X65_Y22_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]));

// Location: LCFF_X65_Y22_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux25~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]));

// Location: LCCOMB_X65_Y22_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~3 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~3_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~3 .lut_mask = 16'h8241;
defparam \MEM_Data_Memory|Data_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y20_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux23~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]));

// Location: LCCOMB_X68_Y25_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~0 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~0_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~0 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~1 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~1_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~1 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~2 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~2_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~2 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~3 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~3_combout  = (\MEM_Data_Memory|Read_Data_MEM~1_combout  & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8] & \MEM_Data_Memory|Read_Data_MEM~2_combout ))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~3 .lut_mask = 16'h0C00;
defparam \MEM_Data_Memory|Read_Data_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~7 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~7_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~7 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]));

// Location: LCFF_X67_Y25_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]));

// Location: LCCOMB_X68_Y25_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~13 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~13_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [22])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~13 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~14 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~14_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~13_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 )) # (!\MEM_Data_Memory|Read_Data_MEM~13_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~14 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]));

// Location: LCCOMB_X68_Y25_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~15 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~15_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~15 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]));

// Location: LCFF_X67_Y20_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]));

// Location: LCCOMB_X68_Y20_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~23 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~23_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [32])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~23 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~24 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~24_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~23_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\MEM_Data_Memory|Read_Data_MEM~23_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~24 .lut_mask = 16'h00E2;
defparam \MEM_Data_Memory|Read_Data_MEM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]));

// Location: LCCOMB_X68_Y20_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~25 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~25_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [34])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~25 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]));

// Location: LCFF_X67_Y20_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]));

// Location: LCCOMB_X68_Y20_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~27 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~27_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~27 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~28 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~28_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~27_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ))) # (!\MEM_Data_Memory|Read_Data_MEM~27_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~28 .lut_mask = 16'h00E2;
defparam \MEM_Data_Memory|Read_Data_MEM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]));

// Location: LCCOMB_X71_Y20_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~29 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~29_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~29 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y20_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]));

// Location: LCFF_X66_Y20_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]));

// Location: LCCOMB_X66_Y20_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~31 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~31_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~31 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~32 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~32_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~31_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 )) # (!\MEM_Data_Memory|Read_Data_MEM~31_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~32 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y20_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]));

// Location: LCFF_X66_Y20_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]));

// Location: LCFF_X65_Y20_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]));

// Location: LCCOMB_X66_Y20_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~35 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~35_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~35 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~36 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~36_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~35_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 )) # (!\MEM_Data_Memory|Read_Data_MEM~35_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~36 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]));

// Location: LCCOMB_X69_Y26_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~37 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~37_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [46])

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~37 .lut_mask = 16'h5500;
defparam \MEM_Data_Memory|Read_Data_MEM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]));

// Location: LCFF_X75_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]));

// Location: LCCOMB_X75_Y25_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~41 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~41_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [50])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~41 .lut_mask = 16'h0F00;
defparam \MEM_Data_Memory|Read_Data_MEM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~42 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~42_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~41_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 )) # (!\MEM_Data_Memory|Read_Data_MEM~41_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~42 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]));

// Location: LCCOMB_X75_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~45 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~45_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [54])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~45 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]));

// Location: LCFF_X69_Y26_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]));

// Location: LCCOMB_X69_Y26_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~49 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~49_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [58])

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~49 .lut_mask = 16'h5500;
defparam \MEM_Data_Memory|Read_Data_MEM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~50 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~50_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~49_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 )) # (!\MEM_Data_Memory|Read_Data_MEM~49_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~50 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]));

// Location: LCCOMB_X66_Y21_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~55 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~55_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~55 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y20_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]));

// Location: LCFF_X69_Y20_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]));

// Location: LCFF_X69_Y20_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]));

// Location: LCCOMB_X69_Y20_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~61 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~61_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~61 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~62 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~62_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~61_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 )) # (!\MEM_Data_Memory|Read_Data_MEM~61_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~62 .lut_mask = 16'h0B08;
defparam \MEM_Data_Memory|Read_Data_MEM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]));

// Location: LCFF_X70_Y20_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]));

// Location: LCCOMB_X71_Y20_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~67 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~67_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~67 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y20_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~68 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~68_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~67_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 )) # (!\MEM_Data_Memory|Read_Data_MEM~67_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~67_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~68 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]));

// Location: LCCOMB_X68_Y21_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~69 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~69_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [78])

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~69 .lut_mask = 16'h5500;
defparam \MEM_Data_Memory|Read_Data_MEM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]));

// Location: LCFF_X75_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]));

// Location: LCCOMB_X75_Y25_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~71 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~71_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [80])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~71 .lut_mask = 16'h0F00;
defparam \MEM_Data_Memory|Read_Data_MEM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~72 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~72_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~71_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 )) # (!\MEM_Data_Memory|Read_Data_MEM~71_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~71_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~72 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]));

// Location: LCFF_X70_Y27_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]));

// Location: LCCOMB_X70_Y27_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~73 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~73_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~73 .lut_mask = 16'h00F0;
defparam \MEM_Data_Memory|Read_Data_MEM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~74 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~74_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~73_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 )) # (!\MEM_Data_Memory|Read_Data_MEM~73_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~73_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~74 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~63 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~63_combout  = (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] $ (((\IF_PC_Reg|PC_IF [7] & \IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF 
// [3]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~63 .lut_mask = 16'h7988;
defparam \IF_Instruction_Memory|Instruction_IF[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~64 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~64_combout  = (\IF_Instruction_Memory|Instruction_IF[14]~63_combout  & (\IF_PC_Reg|PC_IF [6] $ (((\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[14]~63_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~64 .lut_mask = 16'h2282;
defparam \IF_Instruction_Memory|Instruction_IF[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~65 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~65_combout  = (!\IF_PC_Reg|PC_IF [6] & ((\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [4])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~65 .lut_mask = 16'h3120;
defparam \IF_Instruction_Memory|Instruction_IF[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~66 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~66_combout  = (\IF_Instruction_Memory|Instruction_IF[11]~65_combout  & ((\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [4]))))) # 
// (!\IF_Instruction_Memory|Instruction_IF[11]~65_combout  & (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7] & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_Instruction_Memory|Instruction_IF[11]~65_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~66 .lut_mask = 16'h4C60;
defparam \IF_Instruction_Memory|Instruction_IF[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X53_Y29_N13
cycloneii_lcell_ff \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][2]~regout ));

// Location: LCFF_X53_Y29_N23
cycloneii_lcell_ff \auto_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][5]~regout ));

// Location: LCFF_X50_Y29_N21
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [9]));

// Location: LCFF_X53_Y29_N21
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X53_Y29_N12
cycloneii_lcell_comb \auto_hub|irf_reg~13 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|shadow_irf_reg[1][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~13 .lut_mask = 16'hE4E4;
defparam \auto_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N15
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][5]~regout ));

// Location: LCFF_X54_Y29_N17
cycloneii_lcell_ff \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [5]));

// Location: LCCOMB_X53_Y29_N22
cycloneii_lcell_comb \auto_hub|irf_reg~16 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|shadow_irf_reg[1][5]~regout ),
	.datac(\auto_hub|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~16 .lut_mask = 16'hD8D8;
defparam \auto_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
cycloneii_lcell_comb \auto_hub|node_ena~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~0 .lut_mask = 16'hDF80;
defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneii_lcell_comb \auto_hub|node_ena~1 (
	.dataa(\auto_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~1 .lut_mask = 16'h1300;
defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~0 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = 16'h000C;
defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~12 (
	.dataa(\auto_hub|irf_reg[1][2]~regout ),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~12 .lut_mask = 16'hACAC;
defparam \auto_hub|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \auto_hub|irsr_reg[3]~14 (
	.dataa(\auto_hub|hub_mode_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~14 .lut_mask = 16'hAFA0;
defparam \auto_hub|irsr_reg[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\auto_hub|irf_reg[1][5]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~15 .lut_mask = 16'hCACA;
defparam \auto_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \auto_hub|irsr_reg~18 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][5]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~18 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~4 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N25
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X51_Y28_N4
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0004;
defparam \auto_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N11
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h3230;
defparam \auto_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h5303;
defparam \auto_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0103;
defparam \auto_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hEAC0;
defparam \auto_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X57_Y27_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X57_Y27_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X57_Y27_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X58_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]));

// Location: LCFF_X58_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]));

// Location: LCFF_X58_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]));

// Location: LCCOMB_X57_Y27_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y27_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X64_Y31
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\QIC_SIGNALTAP_GND~combout ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.ena1(\auto_hub|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ,
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(33'b000000000000000000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 33;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 33;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 33;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 33;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X62_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X62_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X62_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X62_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X62_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X62_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X63_Y32_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X63_Y32_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X63_Y32_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X63_Y32_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X63_Y32_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X63_Y32_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X63_Y32_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]));

// Location: LCCOMB_X62_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X60_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]));

// Location: LCFF_X57_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]));

// Location: LCFF_X56_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X57_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~2 (
	.dataa(\auto_hub|irf_reg[1][5]~regout ),
	.datab(\auto_hub|irf_reg[1][4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .lut_mask = 16'hEC20;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.datab(\auto_hub|irf_reg[1][7]~regout ),
	.datac(\auto_hub|irf_reg[1][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .lut_mask = 16'h0E02;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]));

// Location: LCFF_X60_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]));

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|irf_reg[1][7]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]));

// Location: LCFF_X58_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ));

// Location: LCCOMB_X57_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]));

// Location: LCCOMB_X57_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h000F;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]));

// Location: LCFF_X56_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]));

// Location: LCFF_X56_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]));

// Location: LCCOMB_X56_Y28_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'h9100;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X56_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7 .lut_mask = 16'h36CC;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ));

// Location: LCCOMB_X57_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hFE00;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h95A5;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]));

// Location: LCCOMB_X58_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]));

// Location: LCFF_X60_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]));

// Location: LCFF_X60_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]));

// Location: LCCOMB_X60_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ));

// Location: LCFF_X59_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ));

// Location: LCFF_X59_Y27_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]));

// Location: LCCOMB_X60_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .lut_mask = 16'hFF33;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]));

// Location: LCFF_X57_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]));

// Location: LCCOMB_X57_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ));

// Location: LCCOMB_X59_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h6460;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .lut_mask = 16'hFFFB;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h6CCC;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 .lut_mask = 16'h6333;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h1200;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .lut_mask = 16'h0220;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 16'h0100;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X56_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h00EC;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ));

// Location: LCFF_X61_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ));

// Location: LCFF_X61_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ));

// Location: LCFF_X60_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ));

// Location: LCFF_X60_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ));

// Location: LCFF_X61_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ));

// Location: LCFF_X61_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ));

// Location: LCCOMB_X61_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ));

// Location: LCFF_X62_Y27_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ));

// Location: LCFF_X66_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ));

// Location: LCFF_X66_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ));

// Location: LCFF_X66_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ));

// Location: LCCOMB_X66_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ));

// Location: LCFF_X67_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ));

// Location: LCFF_X65_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ));

// Location: LCCOMB_X57_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ));

// Location: LCFF_X58_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ));

// Location: LCCOMB_X58_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'hF1F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]));

// Location: LCCOMB_X57_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]));

// Location: LCFF_X60_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]));

// Location: LCCOMB_X60_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ));

// Location: LCFF_X59_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ));

// Location: LCCOMB_X60_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ));

// Location: LCFF_X60_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]));

// Location: LCFF_X58_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ));

// Location: LCCOMB_X60_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datab(\auto_hub|irf_reg[1][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datab(\auto_hub|irf_reg[1][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h0E00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]));

// Location: LCFF_X57_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]));

// Location: LCCOMB_X57_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hA5B4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'h2E00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X56_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]));

// Location: LCFF_X58_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCFF_X63_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ));

// Location: LCFF_X61_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [30]));

// Location: LCFF_X61_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ));

// Location: LCFF_X61_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [29]));

// Location: LCFF_X61_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ));

// Location: LCFF_X62_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ));

// Location: LCFF_X59_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]));

// Location: LCFF_X60_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ));

// Location: LCFF_X59_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]));

// Location: LCFF_X60_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ));

// Location: LCFF_X61_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]));

// Location: LCFF_X61_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ));

// Location: LCFF_X65_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]));

// Location: LCFF_X61_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ));

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ));

// Location: LCFF_X69_Y27_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]));

// Location: LCFF_X62_Y27_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ));

// Location: LCFF_X62_Y27_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[25]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]));

// Location: LCFF_X62_Y27_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ));

// Location: LCFF_X62_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]));

// Location: LCFF_X66_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ));

// Location: LCFF_X63_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]));

// Location: LCFF_X66_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ));

// Location: LCFF_X65_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]));

// Location: LCFF_X66_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ));

// Location: LCFF_X66_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[21]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]));

// Location: LCFF_X65_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ));

// Location: LCFF_X65_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ));

// Location: LCFF_X66_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ));

// Location: LCFF_X67_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ));

// Location: LCFF_X67_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ));

// Location: LCFF_X67_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]));

// Location: LCFF_X67_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ));

// Location: LCFF_X65_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[14]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]));

// Location: LCFF_X65_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ));

// Location: LCFF_X66_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ));

// Location: LCCOMB_X58_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]));

// Location: LCCOMB_X56_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]));

// Location: LCFF_X60_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]));

// Location: LCCOMB_X60_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ));

// Location: LCFF_X59_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ));

// Location: LCCOMB_X60_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]));

// Location: LCCOMB_X58_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF1F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .lut_mask = 16'hF3FF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 .lut_mask = 16'hFEFF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]));

// Location: LCFF_X57_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]));

// Location: LCCOMB_X57_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'h00EC;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]));

// Location: LCCOMB_X56_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]));

// Location: LCFF_X60_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]));

// Location: LCCOMB_X60_Y28_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ));

// Location: LCFF_X59_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ));

// Location: LCCOMB_X60_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]));

// Location: LCFF_X58_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ));

// Location: LCFF_X57_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]));

// Location: LCFF_X57_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]));

// Location: LCCOMB_X57_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]));

// Location: LCCOMB_X56_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]));

// Location: LCFF_X60_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]));

// Location: LCCOMB_X60_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ));

// Location: LCFF_X59_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ));

// Location: LCCOMB_X60_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]));

// Location: LCFF_X58_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ));

// Location: LCFF_X57_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]));

// Location: LCFF_X57_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]));

// Location: LCCOMB_X57_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]));

// Location: LCCOMB_X56_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]));

// Location: LCFF_X60_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]));

// Location: LCCOMB_X60_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ));

// Location: LCFF_X59_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ));

// Location: LCCOMB_X60_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]));

// Location: LCFF_X58_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ));

// Location: LCFF_X57_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]));

// Location: LCFF_X57_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]));

// Location: LCCOMB_X57_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]));

// Location: LCCOMB_X56_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]));

// Location: LCFF_X60_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]));

// Location: LCCOMB_X60_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ));

// Location: LCFF_X59_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ));

// Location: LCCOMB_X60_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]));

// Location: LCFF_X58_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ));

// Location: LCFF_X57_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]));

// Location: LCFF_X57_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]));

// Location: LCCOMB_X57_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]));

// Location: LCCOMB_X56_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]));

// Location: LCFF_X60_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]));

// Location: LCCOMB_X60_Y29_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ));

// Location: LCFF_X61_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ));

// Location: LCCOMB_X60_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]));

// Location: LCFF_X58_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ));

// Location: LCFF_X57_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]));

// Location: LCCOMB_X57_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]));

// Location: LCCOMB_X56_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]));

// Location: LCFF_X60_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]));

// Location: LCCOMB_X60_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ));

// Location: LCFF_X61_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ));

// Location: LCCOMB_X60_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]));

// Location: LCFF_X58_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ));

// Location: LCFF_X57_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]));

// Location: LCCOMB_X57_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]));

// Location: LCCOMB_X56_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]));

// Location: LCFF_X60_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]));

// Location: LCCOMB_X60_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ));

// Location: LCFF_X61_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ));

// Location: LCCOMB_X60_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]));

// Location: LCFF_X58_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ));

// Location: LCFF_X57_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]));

// Location: LCCOMB_X57_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]));

// Location: LCCOMB_X56_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]));

// Location: LCFF_X60_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]));

// Location: LCCOMB_X60_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ));

// Location: LCFF_X61_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ));

// Location: LCCOMB_X60_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]));

// Location: LCFF_X57_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]));

// Location: LCCOMB_X57_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]));

// Location: LCCOMB_X56_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]));

// Location: LCFF_X60_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]));

// Location: LCCOMB_X60_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ));

// Location: LCFF_X61_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ));

// Location: LCCOMB_X60_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]));

// Location: LCFF_X57_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]));

// Location: LCCOMB_X57_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]));

// Location: LCCOMB_X56_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]));

// Location: LCFF_X60_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]));

// Location: LCCOMB_X60_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ));

// Location: LCFF_X61_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ));

// Location: LCCOMB_X60_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]));

// Location: LCFF_X57_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]));

// Location: LCCOMB_X57_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]));

// Location: LCCOMB_X56_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]));

// Location: LCCOMB_X60_Y29_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ));

// Location: LCFF_X61_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ));

// Location: LCCOMB_X60_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]));

// Location: LCFF_X65_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]));

// Location: LCCOMB_X57_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]));

// Location: LCCOMB_X56_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ));

// Location: LCFF_X61_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ));

// Location: LCCOMB_X60_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]));

// Location: LCFF_X65_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]));

// Location: LCCOMB_X57_Y29_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h0100;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .lut_mask = 16'hC8CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~16 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]));

// Location: LCFF_X65_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]));

// Location: LCCOMB_X65_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ));

// Location: LCCOMB_X62_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]));

// Location: LCCOMB_X65_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ));

// Location: LCFF_X62_Y32_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ));

// Location: LCCOMB_X57_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|irf_reg[1][4]~regout ),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFDFF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hECCC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]));

// Location: LCCOMB_X65_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ));

// Location: LCFF_X62_Y32_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ));

// Location: LCFF_X62_Y32_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ));

// Location: LCFF_X65_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]));

// Location: LCCOMB_X65_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ));

// Location: LCFF_X63_Y32_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ));

// Location: LCFF_X62_Y32_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ));

// Location: LCFF_X62_Y32_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ));

// Location: LCFF_X65_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]));

// Location: LCCOMB_X65_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ));

// Location: LCFF_X66_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ));

// Location: LCFF_X63_Y32_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ));

// Location: LCFF_X62_Y32_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ));

// Location: LCFF_X62_Y32_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]));

// Location: LCFF_X65_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]));

// Location: LCCOMB_X65_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ));

// Location: LCFF_X59_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ));

// Location: LCFF_X66_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ));

// Location: LCFF_X63_Y32_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ));

// Location: LCFF_X62_Y32_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]));

// Location: LCFF_X65_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]));

// Location: LCCOMB_X65_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ));

// Location: LCFF_X65_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ));

// Location: LCFF_X59_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ));

// Location: LCFF_X66_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ));

// Location: LCFF_X63_Y32_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]));

// Location: LCFF_X65_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]));

// Location: LCCOMB_X65_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ));

// Location: LCFF_X60_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ));

// Location: LCFF_X65_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ));

// Location: LCFF_X59_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ));

// Location: LCFF_X66_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[12]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]));

// Location: LCFF_X65_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]));

// Location: LCCOMB_X65_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ));

// Location: LCFF_X67_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ));

// Location: LCFF_X60_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ));

// Location: LCFF_X65_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ));

// Location: LCFF_X59_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]));

// Location: LCFF_X65_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]));

// Location: LCCOMB_X65_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ));

// Location: LCFF_X68_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ));

// Location: LCFF_X67_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ));

// Location: LCFF_X60_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ));

// Location: LCFF_X65_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[14]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]));

// Location: LCFF_X65_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]));

// Location: LCCOMB_X65_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ));

// Location: LCFF_X68_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ));

// Location: LCFF_X68_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ));

// Location: LCFF_X67_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ));

// Location: LCFF_X60_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[15]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]));

// Location: LCFF_X65_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]));

// Location: LCCOMB_X65_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ));

// Location: LCFF_X68_Y27_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ));

// Location: LCFF_X68_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ));

// Location: LCFF_X68_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ));

// Location: LCFF_X67_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[16]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]));

// Location: LCFF_X65_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]));

// Location: LCCOMB_X65_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ));

// Location: LCFF_X66_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ));

// Location: LCFF_X67_Y27_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ));

// Location: LCFF_X68_Y27_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ));

// Location: LCFF_X68_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [8]));

// Location: LCFF_X65_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]));

// Location: LCCOMB_X65_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ));

// Location: LCFF_X65_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ));

// Location: LCFF_X66_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ));

// Location: LCFF_X68_Y27_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ));

// Location: LCFF_X69_Y27_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[18]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [9]));

// Location: LCFF_X63_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]));

// Location: LCCOMB_X65_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ));

// Location: LCFF_X66_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ));

// Location: LCFF_X65_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ));

// Location: LCFF_X66_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ));

// Location: LCFF_X68_Y27_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[19]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [10]));

// Location: LCFF_X63_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]));

// Location: LCCOMB_X63_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ));

// Location: LCFF_X65_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ));

// Location: LCFF_X66_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ));

// Location: LCFF_X65_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ));

// Location: LCFF_X66_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [11]));

// Location: LCFF_X63_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]));

// Location: LCCOMB_X63_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ));

// Location: LCFF_X63_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ));

// Location: LCFF_X65_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ));

// Location: LCFF_X66_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ));

// Location: LCFF_X65_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [12]));

// Location: LCFF_X63_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]));

// Location: LCCOMB_X63_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ));

// Location: LCFF_X63_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ));

// Location: LCFF_X63_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ));

// Location: LCFF_X65_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ));

// Location: LCFF_X66_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[21]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [13]));

// Location: LCFF_X63_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]));

// Location: LCCOMB_X63_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ));

// Location: LCFF_X63_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ));

// Location: LCFF_X63_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ));

// Location: LCFF_X63_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ));

// Location: LCFF_X65_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [14]));

// Location: LCFF_X63_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]));

// Location: LCCOMB_X63_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ));

// Location: LCFF_X68_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ));

// Location: LCFF_X63_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ));

// Location: LCFF_X62_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ));

// Location: LCFF_X63_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [15]));

// Location: LCFF_X63_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]));

// Location: LCCOMB_X63_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ));

// Location: LCFF_X65_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ));

// Location: LCFF_X68_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ));

// Location: LCFF_X63_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ));

// Location: LCFF_X62_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [16]));

// Location: LCFF_X63_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]));

// Location: LCCOMB_X63_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ));

// Location: LCFF_X63_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ));

// Location: LCFF_X65_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ));

// Location: LCFF_X69_Y27_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ));

// Location: LCFF_X63_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[25]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [17]));

// Location: LCFF_X63_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]));

// Location: LCCOMB_X63_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ));

// Location: LCFF_X65_Y32_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ));

// Location: LCFF_X63_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ));

// Location: LCFF_X65_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ));

// Location: LCFF_X69_Y27_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [18]));

// Location: LCFF_X63_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]));

// Location: LCCOMB_X63_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ));

// Location: LCFF_X67_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ));

// Location: LCFF_X65_Y32_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ));

// Location: LCFF_X63_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ));

// Location: LCFF_X65_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [19]));

// Location: LCFF_X63_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]));

// Location: LCCOMB_X63_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ));

// Location: LCFF_X58_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ));

// Location: LCFF_X67_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ));

// Location: LCFF_X66_Y32_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ));

// Location: LCFF_X63_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [20]));

// Location: LCFF_X63_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]));

// Location: LCCOMB_X63_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ));

// Location: LCFF_X60_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ));

// Location: LCFF_X58_Y28_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ));

// Location: LCFF_X67_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ));

// Location: LCFF_X66_Y32_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[29]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [21]));

// Location: LCFF_X63_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]));

// Location: LCCOMB_X63_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ));

// Location: LCFF_X60_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ));

// Location: LCFF_X60_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ));

// Location: LCFF_X58_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ));

// Location: LCFF_X67_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [22]));

// Location: LCFF_X63_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]));

// Location: LCCOMB_X63_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ));

// Location: LCFF_X63_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ));

// Location: LCFF_X59_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ));

// Location: LCFF_X60_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ));

// Location: LCFF_X58_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [23]));

// Location: LCFF_X63_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]));

// Location: LCCOMB_X63_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ));

// Location: LCFF_X67_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ));

// Location: LCFF_X62_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ));

// Location: LCFF_X59_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ));

// Location: LCFF_X59_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [24]));

// Location: LCFF_X63_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]));

// Location: LCCOMB_X63_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ));

// Location: LCFF_X63_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ));

// Location: LCFF_X67_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ));

// Location: LCFF_X58_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ));

// Location: LCFF_X59_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [25]));

// Location: LCFF_X62_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]));

// Location: LCCOMB_X63_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ));

// Location: LCFF_X60_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ));

// Location: LCFF_X63_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ));

// Location: LCFF_X67_Y31_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ));

// Location: LCFF_X58_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[4]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [26]));

// Location: LCCOMB_X62_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ));

// Location: LCFF_X61_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ));

// Location: LCFF_X61_Y31_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ));

// Location: LCFF_X63_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ));

// Location: LCFF_X67_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[5]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [27]));

// Location: LCFF_X63_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ));

// Location: LCFF_X61_Y31_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ));

// Location: LCFF_X61_Y31_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ));

// Location: LCFF_X61_Y31_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ));

// Location: LCFF_X63_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [28]));

// Location: LCFF_X63_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ));

// Location: LCFF_X61_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ));

// Location: LCFF_X61_Y31_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ));

// Location: LCFF_X61_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [29]));

// Location: LCFF_X63_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ));

// Location: LCFF_X61_Y31_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ));

// Location: LCFF_X61_Y31_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [30]));

// Location: LCFF_X63_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ));

// Location: LCFF_X61_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [31]));

// Location: LCFF_X63_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\EX_ALU|Equal0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [32]));

// Location: LCCOMB_X56_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12 .lut_mask = 16'h2A00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hEE47;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [29]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [30]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneii_lcell_comb \auto_signaltap_0|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneii_lcell_comb QIC_SIGNALTAP_GND(
// Equation(s):
// \QIC_SIGNALTAP_GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\QIC_SIGNALTAP_GND~combout ),
	.cout());
// synopsys translate_off
defparam QIC_SIGNALTAP_GND.lut_mask = 16'h0000;
defparam QIC_SIGNALTAP_GND.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder_combout  = \ID_Registers|Read_Data_1_ID[23]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[2]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[2]~feeder_combout  = \IF_Instruction_Memory|Instruction_IF[16]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[16]~39_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[3]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[3]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[6]~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[7]~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[7]~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[8]~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[8]~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[9]~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[10]~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Mux|Next_PC_IF[11]~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[13]~24_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[15]~28_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[17]~32_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[20]~38_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[22]~42_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[22]~42_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[23]~44_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[23]~44_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[24]~46_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[24]~46_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[26]~50_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[26]~50_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[27]~52_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[28]~54_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[30]~58_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[31]~60_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[31]~60_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder_combout  = \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \auto_hub|shadow_jsm|state[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|shadow_jsm|state[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y20_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~16_combout  = (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [5])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~16 .lut_mask = 16'h0033;
defparam \IF_Instruction_Memory|Instruction_IF[29]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h55AA;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~8_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout )))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .lut_mask = 16'h5F00;
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~35 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~35_combout  = (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [4]))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~35 .lut_mask = 16'h0011;
defparam \IF_Instruction_Memory|Instruction_IF[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[23]~48 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[23]~48_combout  = (\IF_PC_Reg|PC_IF [5] & (((\IF_Instruction_Memory|Instruction_IF[29]~35_combout  & !\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|Instruction_Memory~31_combout ))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~31_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[23]~48 .lut_mask = 16'h0ACA;
defparam \IF_Instruction_Memory|Instruction_IF[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[23]~49 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[23]~49_combout  = (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & \IF_Instruction_Memory|Instruction_IF[23]~48_combout )))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[23]~48_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[23]~49 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~combout  = (\ID_Control|Equal0~0_combout  & \ID_Read_data_Mux|Equal0~20_combout )

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM .lut_mask = 16'hA0A0;
defparam \MEM_Branch_AND|PCSrc_MEM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[20]~45 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[20]~45_combout  = (\IF_Instruction_Memory|Instruction_IF[20]~44_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[29]~16_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[20]~44_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[20]~45 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[20]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [20]));

// Location: LCCOMB_X67_Y27_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[15]~36 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[15]~36_combout  = (\IF_Instruction_Memory|Instruction_IF[8]~17_combout ) # ((\IF_Instruction_Memory|Instruction_IF[29]~35_combout  & (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[15]~36 .lut_mask = 16'hF0F2;
defparam \IF_Instruction_Memory|Instruction_IF[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[15]~37 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[15]~37_combout  = (\IF_Instruction_Memory|Instruction_IF[25]~20_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[15]~36_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[15]~36_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[15]~37 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[15]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [15]));

// Location: LCFF_X72_Y23_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [15]));

// Location: LCCOMB_X66_Y24_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[17]~40 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[17]~40_combout  = (\IF_Instruction_Memory|Instruction_Memory~23_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & !\IF_PC_Reg|PC_IF [0])))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~23_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[17]~40 .lut_mask = 16'h0008;
defparam \IF_Instruction_Memory|Instruction_IF[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[17]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCCOMB_X67_Y29_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~29 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~29_combout  = (\IF_Instruction_Memory|Instruction_IF[12]~28_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[12]~28_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~29 .lut_mask = 16'h2A00;
defparam \IF_Instruction_Memory|Instruction_IF[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [12]));

// Location: LCFF_X72_Y24_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [12]));

// Location: LCCOMB_X66_Y26_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[25]~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[25]~20_combout  = (\IF_PC_Reg|PC_IF [7] & \IF_PC_Reg|PC_IF [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[25]~20 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~25 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~25_combout  = (\IF_Instruction_Memory|Instruction_IF[11]~66_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~16_combout ) # ((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & 
// \IF_Instruction_Memory|Instruction_IF[25]~20_combout )))) # (!\IF_Instruction_Memory|Instruction_IF[11]~66_combout  & (((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & \IF_Instruction_Memory|Instruction_IF[25]~20_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[11]~66_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~25 .lut_mask = 16'hF888;
defparam \IF_Instruction_Memory|Instruction_IF[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~26 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~26_combout  = (\IF_Instruction_Memory|Instruction_IF[11]~25_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Control|Equal0~0_combout ) # (!\ID_Read_data_Mux|Equal0~20_combout ))))

	.dataa(\ID_Read_data_Mux|Equal0~20_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[11]~25_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~26 .lut_mask = 16'h40C0;
defparam \IF_Instruction_Memory|Instruction_IF[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCFF_X70_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCCOMB_X67_Y24_N0
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~4 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [12])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\ID_EX_Pipeline_Stage|Instruction_EX [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [12]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~4 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Control_NOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~6 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~6_combout  = (\EX_Forward_Unit|ID_Control_NOP~5_combout  & (\EX_Forward_Unit|ID_Control_NOP~4_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [20] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [15]))))

	.dataa(\EX_Forward_Unit|ID_Control_NOP~5_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\EX_Forward_Unit|ID_Control_NOP~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~6 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|ID_Control_NOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[27]~56 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[27]~56_combout  = (\IF_Instruction_Memory|Instruction_IF[27]~55_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (!\IF_PC_Reg|PC_IF [0] & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[27]~55_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[27]~56 .lut_mask = 16'h0008;
defparam \IF_Instruction_Memory|Instruction_IF[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[27]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [27]));

// Location: LCCOMB_X68_Y27_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~61 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~61_combout  = (\IF_Instruction_Memory|Instruction_IF[28]~60_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[28]~60_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~61 .lut_mask = 16'h20A0;
defparam \IF_Instruction_Memory|Instruction_IF[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[28]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [28]));

// Location: LCCOMB_X68_Y26_N0
cycloneii_lcell_comb \ID_Control|RegWrite_ID~0 (
// Equation(s):
// \ID_Control|RegWrite_ID~0_combout  = (\ID_Control|opcode~0_combout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [28]) # (\IF_ID_Pipeline_Stage|Instruction_ID [27] $ (\IF_ID_Pipeline_Stage|Instruction_ID [31])))

	.dataa(\ID_Control|opcode~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~0 .lut_mask = 16'hFFBE;
defparam \ID_Control|RegWrite_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneii_lcell_comb \ID_Control|RegWrite_ID~1 (
// Equation(s):
// \ID_Control|RegWrite_ID~1_combout  = (\ID_Control|RegWrite_ID~0_combout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [29] & ((\EX_Forward_Unit|ID_Control_NOP~7_combout ) # (\ID_Control|Equal0~0_combout ))))

	.dataa(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\ID_Control|RegWrite_ID~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~1 .lut_mask = 16'hFFE0;
defparam \ID_Control|RegWrite_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|RegWrite_EX~0 (
// Equation(s):
// \ID_EX_Pipeline_Stage|RegWrite_EX~0_combout  = !\ID_Control|RegWrite_ID~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|RegWrite_ID~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~0 .lut_mask = 16'h00FF;
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCCOMB_X67_Y24_N22
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~0 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~0_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & \ID_Control|Equal0~0_combout )

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datac(vcc),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~0 .lut_mask = 16'hCC00;
defparam \EX_Forward_Unit|ID_Control_NOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneii_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (\ID_Control|Decoder0~0_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & \IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\ID_Control|Decoder0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'h2000;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|Decoder0~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCFF_X69_Y24_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [20]));

// Location: LCCOMB_X68_Y26_N4
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~5 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~5_combout  = (\EX_Forward_Unit|PC_Enable~4_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20])))

	.dataa(\EX_Forward_Unit|PC_Enable~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~5 .lut_mask = 16'h8822;
defparam \EX_Forward_Unit|PC_Enable~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~25 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~25_combout  = \IF_PC_Reg|PC_IF [7] $ (((\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [4])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~25 .lut_mask = 16'h6936;
defparam \IF_Instruction_Memory|Instruction_Memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[19]~43 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[19]~43_combout  = (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_IF[29]~16_combout  & (\IF_Instruction_Memory|Instruction_Memory~25_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~25_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[19]~43 .lut_mask = 16'h4000;
defparam \IF_Instruction_Memory|Instruction_IF[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[19]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCFF_X69_Y24_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCCOMB_X67_Y25_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[24]~50 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[24]~50_combout  = (\IF_PC_Reg|PC_IF [5] & (((\IF_Instruction_Memory|Instruction_IF[29]~35_combout  & !\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|Instruction_Memory~32_combout ))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~32_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[24]~50 .lut_mask = 16'h0ACA;
defparam \IF_Instruction_Memory|Instruction_IF[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[24]~51 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[24]~51_combout  = (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[24]~50_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[24]~50_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[24]~51 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[24]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [24]));

// Location: LCCOMB_X66_Y24_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~24 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~24_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF 
// [7] & (((\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~24 .lut_mask = 16'h7BC4;
defparam \IF_Instruction_Memory|Instruction_Memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[18]~41 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[18]~41_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & (\IF_Instruction_Memory|Instruction_IF[25]~20_combout  & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[18]~41 .lut_mask = 16'h0020;
defparam \IF_Instruction_Memory|Instruction_IF[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~38 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~38_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[29]~16_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~38 .lut_mask = 16'h40C0;
defparam \IF_Instruction_Memory|Instruction_IF[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[18]~42 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[18]~42_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~38_combout  & ((\IF_Instruction_Memory|Instruction_IF[18]~41_combout ) # ((!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|Instruction_Memory~24_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~24_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[18]~41_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~38_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[18]~42 .lut_mask = 16'hF400;
defparam \IF_Instruction_Memory|Instruction_IF[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[18]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCFF_X69_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X68_Y26_N28
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~1 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [24]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|PC_Enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~26 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~26_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF 
// [4]))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~26 .lut_mask = 16'hD83A;
defparam \IF_Instruction_Memory|Instruction_Memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~46 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~46_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~38_combout  & ((\IF_Instruction_Memory|Instruction_IF[20]~44_combout ) # ((!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|Instruction_Memory~26_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[20]~44_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~26_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~38_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~46 .lut_mask = 16'hBA00;
defparam \IF_Instruction_Memory|Instruction_IF[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y25_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[21]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCCOMB_X66_Y27_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~28 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~28_combout  = (\IF_Instruction_Memory|Instruction_Memory~27_combout  & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [5]))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~27_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~28 .lut_mask = 16'h0022;
defparam \IF_Instruction_Memory|Instruction_Memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~29 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~29_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [7])))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~29 .lut_mask = 16'h4002;
defparam \IF_Instruction_Memory|Instruction_Memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~30 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~30_combout  = (\IF_Instruction_Memory|Instruction_Memory~28_combout ) # ((!\IF_PC_Reg|PC_IF [3] & (\IF_Instruction_Memory|Instruction_Memory~29_combout  & !\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~28_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~29_combout ),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~30 .lut_mask = 16'hCCDC;
defparam \IF_Instruction_Memory|Instruction_Memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~47 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~47_combout  = (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_Memory~30_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~30_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~47 .lut_mask = 16'h0040;
defparam \IF_Instruction_Memory|Instruction_IF[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[22]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCCOMB_X68_Y26_N18
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~0 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~0 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|PC_Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N2
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~2 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~2_combout  = (\EX_Forward_Unit|PC_Enable~1_combout  & (\EX_Forward_Unit|PC_Enable~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [20]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\EX_Forward_Unit|PC_Enable~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~2 .lut_mask = 16'h8400;
defparam \EX_Forward_Unit|PC_Enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N16
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~6 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~6_combout  = (\ID_EX_Pipeline_Stage|MemRead_EX~regout  & ((\EX_Forward_Unit|PC_Enable~2_combout ) # ((\EX_Forward_Unit|PC_Enable~3_combout  & \EX_Forward_Unit|PC_Enable~5_combout ))))

	.dataa(\EX_Forward_Unit|PC_Enable~3_combout ),
	.datab(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datac(\EX_Forward_Unit|PC_Enable~5_combout ),
	.datad(\EX_Forward_Unit|PC_Enable~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~6 .lut_mask = 16'hCC80;
defparam \EX_Forward_Unit|PC_Enable~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~7 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~7_combout  = (!\EX_Forward_Unit|PC_Enable~6_combout  & (((!\EX_Forward_Unit|ID_Control_NOP~3_combout  & !\EX_Forward_Unit|ID_Control_NOP~6_combout )) # (!\EX_Forward_Unit|ID_Control_NOP~0_combout )))

	.dataa(\EX_Forward_Unit|ID_Control_NOP~3_combout ),
	.datab(\EX_Forward_Unit|ID_Control_NOP~6_combout ),
	.datac(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.datad(\EX_Forward_Unit|PC_Enable~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~7 .lut_mask = 16'h001F;
defparam \EX_Forward_Unit|ID_Control_NOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[23]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCCOMB_X67_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[8]~24 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[8]~24_combout  = (\IF_Instruction_Memory|Instruction_IF[25]~20_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[8]~24 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[8]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [10]));

// Location: LCCOMB_X69_Y29_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~13_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[8]~12_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~13 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~14_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[8]~13_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[8]~13_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~14 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[8]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X69_Y29_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y29_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCCOMB_X67_Y29_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~23 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~23_combout  = (\IF_Instruction_Memory|Instruction_Memory~15_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~15_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~23 .lut_mask = 16'h2A00;
defparam \IF_Instruction_Memory|Instruction_IF[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [5]));

// Location: LCFF_X69_Y29_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X69_Y29_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCCOMB_X70_Y29_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[2]~0 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[2]~0_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] $ (VCC))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] & VCC))
// \EX_PC_Add|Branch_Dest_EX[2]~1  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & \IF_ID_Pipeline_Stage|Instruction_ID [0]))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[2]~1 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .lut_mask = 16'h6688;
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[3]~2 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[3]~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (\EX_PC_Add|Branch_Dest_EX[2]~1  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\EX_PC_Add|Branch_Dest_EX[2]~1 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[3]~3  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & !\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((!\EX_PC_Add|Branch_Dest_EX[2]~1 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[2]~1 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[3]~3 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[4]~4 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[4]~4_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [2] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] $ (!\EX_PC_Add|Branch_Dest_EX[3]~3 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[4]~5  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [2] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]) # (!\EX_PC_Add|Branch_Dest_EX[3]~3 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [2] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & 
// !\EX_PC_Add|Branch_Dest_EX[3]~3 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[3]~3 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[4]~5 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[5]~6 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[5]~6_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (\EX_PC_Add|Branch_Dest_EX[4]~5  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\EX_PC_Add|Branch_Dest_EX[4]~5 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[5]~7  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & !\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((!\EX_PC_Add|Branch_Dest_EX[4]~5 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [7]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[4]~5 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[5]~7 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[6]~8 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[6]~8_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] $ (\IF_ID_Pipeline_Stage|Instruction_ID [4] $ (!\EX_PC_Add|Branch_Dest_EX[5]~7 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[6]~9  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & ((\IF_ID_Pipeline_Stage|Instruction_ID [4]) # (!\EX_PC_Add|Branch_Dest_EX[5]~7 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & (\IF_ID_Pipeline_Stage|Instruction_ID [4] & 
// !\EX_PC_Add|Branch_Dest_EX[5]~7 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[5]~7 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[6]~9 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[7]~10 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[7]~10_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [5] & (\EX_PC_Add|Branch_Dest_EX[6]~9  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & ((\EX_PC_Add|Branch_Dest_EX[6]~9 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[7]~11  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & !\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((!\EX_PC_Add|Branch_Dest_EX[6]~9 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [5]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[6]~9 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[7]~11 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[8]~12 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[8]~12_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] $ (\IF_ID_Pipeline_Stage|Instruction_ID [7] $ (!\EX_PC_Add|Branch_Dest_EX[7]~11 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[8]~13  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7]) # (!\EX_PC_Add|Branch_Dest_EX[7]~11 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & (\IF_ID_Pipeline_Stage|Instruction_ID [7] & 
// !\EX_PC_Add|Branch_Dest_EX[7]~11 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[7]~11 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[8]~13 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[9]~14 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[9]~14_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (\EX_PC_Add|Branch_Dest_EX[8]~13  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 )))) 
// # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[9]~15  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & !\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((!\EX_PC_Add|Branch_Dest_EX[8]~13 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[8]~13 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[9]~15 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~15_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[9]~14_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~15 .lut_mask = 16'hEA2A;
defparam \IF_PC_Mux|Next_PC_IF[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~16_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[9]~15_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[9]~15_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~16 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[9]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCCOMB_X69_Y29_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(\IF_PC_Reg|PC_IF [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y29_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCFF_X69_Y29_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCCOMB_X70_Y29_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[10]~16 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[10]~16_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] $ (!\EX_PC_Add|Branch_Dest_EX[9]~15 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[10]~17  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]) # (!\EX_PC_Add|Branch_Dest_EX[9]~15 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [10] & !\EX_PC_Add|Branch_Dest_EX[9]~15 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[9]~15 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[10]~17 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[11]~18 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[11]~18_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\EX_PC_Add|Branch_Dest_EX[10]~17  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & 
// (!\EX_PC_Add|Branch_Dest_EX[10]~17 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((\IF_ID_Pipeline_Stage|Instruction_ID [10] & (!\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\EX_PC_Add|Branch_Dest_EX[10]~17 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[11]~19  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & !\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((!\EX_PC_Add|Branch_Dest_EX[10]~17 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [10]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[10]~17 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[11]~19 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[12]~20 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[12]~20_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] $ (!\EX_PC_Add|Branch_Dest_EX[11]~19 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[12]~21  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]) # (!\EX_PC_Add|Branch_Dest_EX[11]~19 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [12] & !\EX_PC_Add|Branch_Dest_EX[11]~19 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[11]~19 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[12]~21 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~21_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[12]~20_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[12]~20_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~21 .lut_mask = 16'hEA2A;
defparam \IF_PC_Mux|Next_PC_IF[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~22_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[12]~21_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[12]~21_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~22 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[12]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCCOMB_X69_Y29_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(\IF_PC_Reg|PC_IF [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~25_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[14]~24_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~25 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~26_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [12])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[14]~25_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datab(vcc),
	.datac(\IF_PC_Mux|Next_PC_IF[14]~25_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~26 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[14]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X69_Y29_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y29_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCFF_X69_Y29_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCFF_X69_Y29_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCCOMB_X70_Y29_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[13]~22 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[13]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (\EX_PC_Add|Branch_Dest_EX[12]~21  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & 
// (!\EX_PC_Add|Branch_Dest_EX[12]~21 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (!\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & ((\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[13]~23  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [11] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & !\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((!\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[12]~21 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[13]~23 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[14]~24 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[14]~24_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [12] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] $ (!\EX_PC_Add|Branch_Dest_EX[13]~23 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[14]~25  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [12] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]) # (!\EX_PC_Add|Branch_Dest_EX[13]~23 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [12] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [14] & !\EX_PC_Add|Branch_Dest_EX[13]~23 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[13]~23 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[14]~25 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[15]~26 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[15]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (\EX_PC_Add|Branch_Dest_EX[14]~25  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[14]~25 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[15]~27  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [13] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & !\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((!\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[14]~25 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[15]~27 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~27_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[15]~26_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~27 .lut_mask = 16'hEA2A;
defparam \IF_PC_Mux|Next_PC_IF[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~32 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~32_combout  = (\IF_Instruction_Memory|Instruction_IF[13]~31_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[13]~31_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~32 .lut_mask = 16'h2A00;
defparam \IF_Instruction_Memory|Instruction_IF[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[13]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [13]));

// Location: LCCOMB_X67_Y29_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~28_combout  = (\ID_Control|Decoder0~1_combout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [13]))) # (!\ID_Control|Decoder0~1_combout  & (\IF_PC_Mux|Next_PC_IF[15]~27_combout ))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_PC_Mux|Next_PC_IF[15]~27_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~28 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCCOMB_X69_Y29_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(\IF_PC_Reg|PC_IF [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(\IF_PC_Reg|PC_IF [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~34 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~34_combout  = (\IF_Instruction_Memory|Instruction_IF[14]~33_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Control|Equal0~0_combout ) # (!\ID_Read_data_Mux|Equal0~20_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[14]~33_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~34 .lut_mask = 16'h0888;
defparam \IF_Instruction_Memory|Instruction_IF[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[14]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [14]));

// Location: LCCOMB_X70_Y29_N30
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[16]~28 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[16]~28_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] $ (\IF_ID_Pipeline_Stage|Instruction_ID [14] $ (!\EX_PC_Add|Branch_Dest_EX[15]~27 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[16]~29  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [14]) # (!\EX_PC_Add|Branch_Dest_EX[15]~27 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [14] & !\EX_PC_Add|Branch_Dest_EX[15]~27 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[15]~27 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[16]~29 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[17]~30 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[17]~30_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[16]~29  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[16]~29 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[16]~29 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[17]~31  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((!\EX_PC_Add|Branch_Dest_EX[16]~29 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[16]~29 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[17]~31 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[18]~32 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[18]~32_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[17]~31 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[18]~33  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[17]~31 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[17]~31 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[17]~31 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[18]~33 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~33 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~33_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[18]~32_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[18]~32_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~33 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~34 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~34_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[18]~33_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[18]~33_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~34 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[18]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCCOMB_X69_Y28_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCCOMB_X70_Y28_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[19]~34 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[19]~34_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (\EX_PC_Add|Branch_Dest_EX[18]~33  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & 
// (!\EX_PC_Add|Branch_Dest_EX[18]~33 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (!\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((\EX_PC_Add|Branch_Dest_EX[18]~33 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[19]~35  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & !\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[18]~33 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[18]~33 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[19]~35 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~35 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~35_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[19]~34_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))))

	.dataa(\ID_Read_data_Mux|Equal0~20_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~35 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~36 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~36_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[19]~35_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[19]~35_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~36 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCCOMB_X69_Y28_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~37 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~37_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[20]~36_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~37 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~38 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~38_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[20]~37_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_PC_Mux|Next_PC_IF[20]~37_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~38 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[20]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X69_Y28_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~39 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~39_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[21]~38_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~39 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~40 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~40_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[21]~39_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(vcc),
	.datac(\IF_PC_Mux|Next_PC_IF[21]~39_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~40 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[21]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X69_Y28_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(\IF_PC_Reg|PC_IF [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(\IF_PC_Reg|PC_IF [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCFF_X69_Y28_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCCOMB_X70_Y28_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[20]~36 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[20]~36_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] $ (!\EX_PC_Add|Branch_Dest_EX[19]~35 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[20]~37  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]) # (!\EX_PC_Add|Branch_Dest_EX[19]~35 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [20] & !\EX_PC_Add|Branch_Dest_EX[19]~35 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[19]~35 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[20]~37 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[21]~38 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[21]~38_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[20]~37  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[20]~37 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[20]~37 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[21]~39  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((!\EX_PC_Add|Branch_Dest_EX[20]~37 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[20]~37 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[21]~39 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[22]~40 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[22]~40_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[21]~39 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[22]~41  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[21]~39 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[21]~39 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[21]~39 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[22]~41 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[23]~42 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[23]~42_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[22]~41  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[22]~41 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[22]~41 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[23]~43  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((!\EX_PC_Add|Branch_Dest_EX[22]~41 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[22]~41 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[23]~43 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[24]~44 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[24]~44_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[23]~43 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[24]~45  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[23]~43 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[23]~43 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[23]~43 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[24]~45 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[25]~46 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[25]~46_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & (\EX_PC_Add|Branch_Dest_EX[24]~45  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & 
// (!\EX_PC_Add|Branch_Dest_EX[24]~45 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & (!\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\EX_PC_Add|Branch_Dest_EX[24]~45 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[25]~47  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & !\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[24]~45 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[24]~45 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[25]~47 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~47 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~47_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[25]~46_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~47 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~48 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~48_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [23])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[25]~47_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[25]~47_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~48 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[25]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCCOMB_X67_Y26_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~33 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~33_combout  = (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [4] $ (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~33 .lut_mask = 16'h0006;
defparam \IF_Instruction_Memory|Instruction_Memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[25]~52 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[25]~52_combout  = (\IF_Instruction_Memory|Instruction_IF[25]~20_combout  & (!\IF_PC_Reg|PC_IF [5] & (\IF_Instruction_Memory|Instruction_Memory~33_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[25]~52 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[25]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [25]));

// Location: LCCOMB_X69_Y28_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCCOMB_X70_Y28_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[26]~48 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[26]~48_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] $ (!\EX_PC_Add|Branch_Dest_EX[25]~47 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[26]~49  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]) # (!\EX_PC_Add|Branch_Dest_EX[25]~47 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [26] & !\EX_PC_Add|Branch_Dest_EX[25]~47 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[25]~47 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[26]~49 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~49 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~49_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[26]~48_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~49 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~50 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~50_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [24])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[26]~49_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[26]~49_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~50 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[26]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X69_Y28_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[27]~50 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[27]~50_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[26]~49  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[26]~49 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[26]~49 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[27]~51  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((!\EX_PC_Add|Branch_Dest_EX[26]~49 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[26]~49 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[27]~51 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~51 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~51_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[27]~50_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~51 .lut_mask = 16'hE4CC;
defparam \IF_PC_Mux|Next_PC_IF[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~52 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~52_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[27]~51_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\IF_PC_Mux|Next_PC_IF[27]~51_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~52 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X69_Y28_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~5_combout  = (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Reg|PC_IF [27] & !\IF_PC_Reg|PC_IF [26])))

	.dataa(\IF_PC_Reg|PC_IF [24]),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(\IF_PC_Reg|PC_IF [27]),
	.datad(\IF_PC_Reg|PC_IF [26]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~31 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~31_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[17]~30_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~31 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~32 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~32_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [15])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[17]~31_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[17]~31_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~32 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[17]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X68_Y28_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~2_combout  = (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Reg|PC_IF [17] & !\IF_PC_Reg|PC_IF [18])))

	.dataa(\IF_PC_Reg|PC_IF [16]),
	.datab(\IF_PC_Reg|PC_IF [19]),
	.datac(\IF_PC_Reg|PC_IF [17]),
	.datad(\IF_PC_Reg|PC_IF [18]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~43 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~43_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[23]~42_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~43 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~44 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~44_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[23]~43_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_PC_Mux|Next_PC_IF[23]~43_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~44 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[23]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X68_Y28_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~3_combout  = (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Reg|PC_IF [21] & !\IF_PC_Reg|PC_IF [20])))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(\IF_PC_Reg|PC_IF [21]),
	.datad(\IF_PC_Reg|PC_IF [20]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~23_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[13]~22_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~23 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~24_combout  = (\ID_Control|Decoder0~1_combout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [11]))) # (!\ID_Control|Decoder0~1_combout  & (\IF_PC_Mux|Next_PC_IF[13]~23_combout ))

	.dataa(\ID_Control|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\IF_PC_Mux|Next_PC_IF[13]~23_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~24 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[13]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X68_Y29_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~1_combout  = (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Reg|PC_IF [12] & !\IF_PC_Reg|PC_IF [13])))

	.dataa(\IF_PC_Reg|PC_IF [14]),
	.datab(\IF_PC_Reg|PC_IF [15]),
	.datac(\IF_PC_Reg|PC_IF [12]),
	.datad(\IF_PC_Reg|PC_IF [13]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~4_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~0_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~2_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~3_combout  & 
// \IF_Instruction_Memory|Instruction_IF[0]~1_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~7_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~6_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~5_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~4_combout  & !\ID_Control|Decoder0~1_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[26]~54 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[26]~54_combout  = (\IF_Instruction_Memory|Instruction_IF[26]~53_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & ((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Control|Equal0~0_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[26]~53_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[26]~54 .lut_mask = 16'h20A0;
defparam \IF_Instruction_Memory|Instruction_IF[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[26]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [31]));

// Location: LCCOMB_X68_Y27_N22
cycloneii_lcell_comb \ID_Control|Equal0~0 (
// Equation(s):
// \ID_Control|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & \IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Equal0~0 .lut_mask = 16'h0100;
defparam \ID_Control|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~11_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[7]~10_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~11 .lut_mask = 16'hEA2A;
defparam \IF_PC_Mux|Next_PC_IF[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~12_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [5])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[7]~11_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[7]~11_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~12 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X66_Y27_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~9_combout  = (\IF_PC_Reg|PC_IF [6]) # ((\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .lut_mask = 16'hFEF2;
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~10_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~10 .lut_mask = 16'h7808;
defparam \IF_Instruction_Memory|Instruction_IF[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~11_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_Instruction_Memory|Instruction_IF[0]~9_combout  & (!\IF_PC_Reg|PC_IF [4] & !\IF_Instruction_Memory|Instruction_IF[0]~10_combout ))) # (!\IF_PC_Reg|PC_IF [5] & 
// (\IF_Instruction_Memory|Instruction_IF[0]~10_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~9_combout  $ (!\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~11 .lut_mask = 16'h4102;
defparam \IF_Instruction_Memory|Instruction_IF[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~12_combout  = (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[0]~11_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout ))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~12 .lut_mask = 16'h4400;
defparam \IF_Instruction_Memory|Instruction_IF[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[0]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [0]));

// Location: LCCOMB_X67_Y28_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~1_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[2]~0_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~2_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [0])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[2]~1_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~2 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X67_Y25_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~19_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [4])) # (!\IF_PC_Reg|PC_IF [3] & ((!\IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF 
// [3] $ (((\IF_PC_Reg|PC_IF [4])))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~19 .lut_mask = 16'h1966;
defparam \IF_Instruction_Memory|Instruction_Memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~39 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~39_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~38_combout  & ((\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~18_combout )) # (!\IF_PC_Reg|PC_IF [6] & 
// ((\IF_Instruction_Memory|Instruction_Memory~19_combout )))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~18_combout ),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~38_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~39 .lut_mask = 16'hB800;
defparam \IF_Instruction_Memory|Instruction_IF[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[16]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCFF_X68_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCFF_X69_Y25_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]));

// Location: LCFF_X68_Y24_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [16]));

// Location: LCFF_X69_Y24_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCFF_X69_Y26_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]));

// Location: LCFF_X68_Y24_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [17]));

// Location: LCCOMB_X68_Y24_N18
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~1 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardB_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemRead_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemRead_MEM (
	.clk(\Clk~combout ),
	.datain(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ));

// Location: LCFF_X69_Y24_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ));

// Location: LCFF_X70_Y24_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]));

// Location: LCFF_X69_Y24_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [18]));

// Location: LCFF_X70_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]));

// Location: LCCOMB_X70_Y24_N30
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder_combout  = \EX_MEM_Pipeline_Stage|Instruction_MEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [19]));

// Location: LCCOMB_X69_Y24_N4
cycloneii_lcell_comb \EX_Forward_Unit|Equal2~0 (
// Equation(s):
// \EX_Forward_Unit|Equal2~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & !\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal2~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~2_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20] & ((\ID_EX_Pipeline_Stage|Instruction_EX [20]))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [20] & 
// (!\EX_Forward_Unit|Equal2~0_combout  & !\ID_EX_Pipeline_Stage|Instruction_EX [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\EX_Forward_Unit|Equal2~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datad(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~2 .lut_mask = 16'hA100;
defparam \EX_Forward_Unit|ForwardB_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~3_combout  = (\EX_Forward_Unit|ForwardB_EX~0_combout  & (\EX_Forward_Unit|ForwardB_EX~1_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & \EX_Forward_Unit|ForwardB_EX~2_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX~0_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~3 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardB_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [13]));

// Location: LCFF_X69_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]));

// Location: LCFF_X68_Y22_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [14]));

// Location: LCFF_X69_Y24_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]));

// Location: LCFF_X68_Y24_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]));

// Location: LCCOMB_X69_Y24_N22
cycloneii_lcell_comb \EX_Forward_Unit|Equal0~0 (
// Equation(s):
// \EX_Forward_Unit|Equal0~0_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & !\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y24_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCFF_X69_Y24_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]));

// Location: LCCOMB_X69_Y24_N10
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~0 (
// Equation(s):
// \EX_Forward_Unit|Equal6~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~2 (
// Equation(s):
// \EX_Forward_Unit|Equal6~2_combout  = (\EX_Forward_Unit|Equal6~1_combout  & (\EX_Forward_Unit|Equal6~0_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [15]))))

	.dataa(\EX_Forward_Unit|Equal6~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datad(\EX_Forward_Unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~2 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[1]~8 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[1]~8_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & (\EX_Forward_Unit|Equal6~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\EX_Forward_Unit|Equal0~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\EX_Forward_Unit|Equal0~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datad(\EX_Forward_Unit|Equal6~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[1]~8 .lut_mask = 16'hB000;
defparam \EX_Forward_Unit|ForwardB_EX[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y24_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]));

// Location: LCFF_X68_Y24_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [11]));

// Location: LCFF_X69_Y24_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [12]));

// Location: LCCOMB_X68_Y24_N2
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~4_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~4 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardB_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y24_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ));

// Location: LCCOMB_X69_Y24_N2
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~7 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~7_combout  = (\EX_Forward_Unit|ForwardB_EX~6_combout  & (\EX_Forward_Unit|ForwardB_EX~4_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & !\EX_Forward_Unit|Equal6~2_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX~6_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX~4_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\EX_Forward_Unit|Equal6~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~7 .lut_mask = 16'h0080;
defparam \EX_Forward_Unit|ForwardB_EX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\EX_Forward_Unit|ForwardB_EX[1]~8_combout  $ (((\EX_Forward_Unit|ForwardB_EX~3_combout ) # (\EX_Forward_Unit|ForwardB_EX~7_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~1 .lut_mask = 16'h0514;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & !\IF_ID_Pipeline_Stage|Instruction_ID [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h000F;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N8
cycloneii_lcell_comb \ID_Registers|Equal1~1 (
// Equation(s):
// \ID_Registers|Equal1~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [20] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & \ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~1 .lut_mask = 16'h0100;
defparam \ID_Registers|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N18
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~13 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~13_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~13 .lut_mask = 16'h0804;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~11 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~11_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~11 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~7 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~7_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~7 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N16
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~8 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~8_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read~7_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20]) # (!\EX_Forward_Unit|Equal2~0_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read~7_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~8 .lut_mask = 16'h80C0;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~9 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~9_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~9 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N0
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~10 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~10_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read~8_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read~9_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID 
// [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read~8_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read~9_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~10 .lut_mask = 16'h9000;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1] (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read [1] = (\EX_Forward_Unit|ID_Register_Write_to_Read~10_combout ) # ((\EX_Forward_Unit|ID_Register_Write_to_Read~12_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read~13_combout  & 
// \EX_Forward_Unit|ID_Register_Write_to_Read~11_combout )))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read~12_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read~13_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read~11_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read~10_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1] .lut_mask = 16'hFF80;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [54]));

// Location: LCFF_X65_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [53]));

// Location: LCCOMB_X68_Y26_N22
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (!\ID_Control|opcode~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & !\IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\ID_Control|opcode~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h0040;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y24_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|ALUSrc_ID~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCCOMB_X69_Y24_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((\EX_Forward_Unit|ForwardB_EX[1]~8_combout  & (!\EX_Forward_Unit|ForwardB_EX~3_combout  & !\EX_Forward_Unit|ForwardB_EX~7_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~8_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~0 .lut_mask = 16'hF0F2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]));

// Location: LCCOMB_X69_Y25_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~3_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[0]~2_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~3 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_2_ID[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCCOMB_X69_Y25_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [0])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .lut_mask = 16'hEE50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneii_lcell_comb \EX_ALU|Add0~0 (
// Equation(s):
// \EX_ALU|Add0~0_combout  = (\EX_Forward_A|Mux31~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  $ (VCC))) # (!\EX_Forward_A|Mux31~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & VCC))
// \EX_ALU|Add0~1  = CARRY((\EX_Forward_A|Mux31~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add0~0_combout ),
	.cout(\EX_ALU|Add0~1 ));
// synopsys translate_off
defparam \EX_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N20
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (\ID_Control|Decoder0~0_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & !\IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\ID_Control|Decoder0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'h0002;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCFF_X69_Y25_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|Equal0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCFF_X72_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]));

// Location: LCCOMB_X72_Y26_N30
cycloneii_lcell_comb \EX_ALU_Control|Mux0~0 (
// Equation(s):
// \EX_ALU_Control|Mux0~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & \ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~0 .lut_mask = 16'h0400;
defparam \EX_ALU_Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N16
cycloneii_lcell_comb \EX_ALU_Control|Mux0~1 (
// Equation(s):
// \EX_ALU_Control|Mux0~1_combout  = (\EX_ALU_Control|WideOr0~0_combout  & ((\EX_ALU_Control|Mux0~0_combout ) # ((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0])))) # (!\EX_ALU_Control|WideOr0~0_combout  & 
// (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\EX_ALU_Control|WideOr0~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~1 .lut_mask = 16'hBA30;
defparam \EX_ALU_Control|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N0
cycloneii_lcell_comb \EX_ALU|Add1~0 (
// Equation(s):
// \EX_ALU|Add1~0_combout  = (\EX_Forward_A|Mux31~1_combout  & ((GND) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))) # (!\EX_Forward_A|Mux31~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  $ (GND)))
// \EX_ALU|Add1~1  = CARRY((\EX_Forward_A|Mux31~1_combout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add1~0_combout ),
	.cout(\EX_ALU|Add1~1 ));
// synopsys translate_off
defparam \EX_ALU|Add1~0 .lut_mask = 16'h66BB;
defparam \EX_ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N30
cycloneii_lcell_comb \EX_ALU|Mux31~6 (
// Equation(s):
// \EX_ALU|Mux31~6_combout  = (\EX_ALU|Mux31~5_combout  & ((\EX_ALU_Control|Mux0~1_combout  & ((\EX_ALU|Add1~0_combout ))) # (!\EX_ALU_Control|Mux0~1_combout  & (\EX_ALU|Add0~0_combout ))))

	.dataa(\EX_ALU|Mux31~5_combout ),
	.datab(\EX_ALU|Add0~0_combout ),
	.datac(\EX_ALU_Control|Mux0~1_combout ),
	.datad(\EX_ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~6 .lut_mask = 16'hA808;
defparam \EX_ALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]));

// Location: LCCOMB_X66_Y25_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~15_combout  = (\IF_Instruction_Memory|Instruction_IF[1]~14_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_PC_Reg|PC_IF [7] & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[1]~14_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~15 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCFF_X70_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: LCCOMB_X72_Y26_N24
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~1 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~1_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~1 .lut_mask = 16'h0033;
defparam \EX_ALU_Control|ALU_Control_EX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N22
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~2 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~2_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (\EX_ALU_Control|ALU_Control_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & \EX_ALU_Control|Mux0~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~2 .lut_mask = 16'h4000;
defparam \EX_ALU_Control|ALU_Control_EX[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y24_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [25]));

// Location: LCFF_X71_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [24]));

// Location: LCCOMB_X71_Y24_N30
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~1 (
// Equation(s):
// \EX_Forward_Unit|Equal3~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N28
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~2 (
// Equation(s):
// \EX_Forward_Unit|Equal3~2_combout  = (\EX_Forward_Unit|Equal3~0_combout  & (\EX_Forward_Unit|Equal3~1_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [25]))))

	.dataa(\EX_Forward_Unit|Equal3~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datad(\EX_Forward_Unit|Equal3~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~2 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneii_lcell_comb \EX_Forward_A|Mux31~0 (
// Equation(s):
// \EX_Forward_A|Mux31~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & !\IF_ID_Pipeline_Stage|Instruction_ID [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h000F;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneii_lcell_comb \ID_Registers|Equal0~1 (
// Equation(s):
// \ID_Registers|Equal0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [25] & \ID_Registers|Equal0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~1 .lut_mask = 16'h0100;
defparam \ID_Registers|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y20_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [12]));

// Location: LCFF_X70_Y21_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [11]));

// Location: LCFF_X66_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [4]));

// Location: LCFF_X66_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[21]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [2]));

// Location: LCCOMB_X66_Y25_N14
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [17])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .lut_mask = 16'hDD88;
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]));

// Location: LCFF_X66_Y25_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]));

// Location: LCFF_X66_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [3]));

// Location: LCCOMB_X66_Y25_N26
cycloneii_lcell_comb \ID_Registers|Register_File~0 (
// Equation(s):
// \ID_Registers|Register_File~0_combout  = (\ID_Registers|Register_File_rtl_0_bypass [1] & (\ID_Registers|Register_File_rtl_0_bypass [2] & (\ID_Registers|Register_File_rtl_0_bypass [4] $ (!\ID_Registers|Register_File_rtl_0_bypass [3])))) # 
// (!\ID_Registers|Register_File_rtl_0_bypass [1] & (!\ID_Registers|Register_File_rtl_0_bypass [2] & (\ID_Registers|Register_File_rtl_0_bypass [4] $ (!\ID_Registers|Register_File_rtl_0_bypass [3]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [1]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [4]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [2]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~0 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [11]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [16]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hCCAA;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCFF_X67_Y24_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]));

// Location: LCCOMB_X66_Y25_N4
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[2]~2 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[2]~2_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [13])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [18])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .lut_mask = 16'hCFC0;
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]));

// Location: LCCOMB_X65_Y25_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]));

// Location: LCCOMB_X66_Y24_N2
cycloneii_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [3]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [2])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hFFFE;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneii_lcell_comb \ID_Registers|always2~1 (
// Equation(s):
// \ID_Registers|always2~1_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [4]) # (\ID_Registers|always2~0_combout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(vcc),
	.datad(\ID_Registers|always2~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~1 .lut_mask = 16'hCC88;
defparam \ID_Registers|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [0]));

// Location: LCCOMB_X70_Y27_N6
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[4]~4 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[4]~4_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [20]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .lut_mask = 16'hEE22;
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout  = \EX_Dest_Mux|Write_Register_EX[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]));

// Location: LCCOMB_X70_Y27_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]));

// Location: LCFF_X66_Y25_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [9]));

// Location: LCFF_X68_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[25]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [10]));

// Location: LCCOMB_X66_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~2 (
// Equation(s):
// \ID_Registers|Register_File~2_combout  = \ID_Registers|Register_File_rtl_0_bypass [9] $ (\ID_Registers|Register_File_rtl_0_bypass [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [9]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~2 .lut_mask = 16'h0FF0;
defparam \ID_Registers|Register_File~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneii_lcell_comb \ID_Registers|Register_File~3 (
// Equation(s):
// \ID_Registers|Register_File~3_combout  = (\ID_Registers|Register_File~1_combout  & (\ID_Registers|Register_File~0_combout  & (\ID_Registers|Register_File_rtl_0_bypass [0] & !\ID_Registers|Register_File~2_combout )))

	.dataa(\ID_Registers|Register_File~1_combout ),
	.datab(\ID_Registers|Register_File~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [0]),
	.datad(\ID_Registers|Register_File~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~3 .lut_mask = 16'h0080;
defparam \ID_Registers|Register_File~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|Register_File_rtl_0_bypass [12] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [11]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\ID_Registers|Register_File_rtl_0_bypass [12] & (((\ID_Registers|Register_File_rtl_0_bypass [11]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [12]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [11]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~4 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~4_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~4 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y24_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [15]));

// Location: LCCOMB_X68_Y24_N8
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~6 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~6_combout  = (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~6 .lut_mask = 16'h0900;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]));

// Location: LCFF_X71_Y24_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [20]));

// Location: LCCOMB_X68_Y24_N4
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~0 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~0 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~1 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~1_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read~0_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20]) # (!\EX_Forward_Unit|Equal2~0_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~1 .lut_mask = 16'h80C0;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read~3 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read~3_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read~2_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read~1_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID 
// [25]))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read~2_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~3 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0] (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read [0] = (\EX_Forward_Unit|ID_Register_Write_to_Read~3_combout ) # ((\EX_Forward_Unit|ID_Register_Write_to_Read~5_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read~4_combout  & 
// \EX_Forward_Unit|ID_Register_Write_to_Read~6_combout )))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read~5_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read~4_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read~6_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read~3_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0] .lut_mask = 16'hFF80;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~1_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[0]~0_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~1 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y21_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCFF_X70_Y24_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [14]));

// Location: LCFF_X70_Y24_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCCOMB_X70_Y24_N20
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~3_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~3 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardA_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N2
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~4_combout  = (\EX_Forward_Unit|ForwardA_EX~3_combout  & (!\EX_Forward_Unit|Equal3~2_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [25] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\EX_Forward_Unit|ForwardA_EX~3_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~4 .lut_mask = 16'h0090;
defparam \EX_Forward_Unit|ForwardA_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~6 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~6_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [24]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~6 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardA_EX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y24_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCCOMB_X68_Y24_N14
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~5 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardA_EX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N24
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~7 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~7_combout  = (\EX_Forward_Unit|ForwardA_EX~6_combout  & (\EX_Forward_Unit|ForwardA_EX~5_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [25] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [20]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datab(\EX_Forward_Unit|ForwardA_EX~6_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\EX_Forward_Unit|ForwardA_EX~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~7 .lut_mask = 16'h8400;
defparam \EX_Forward_Unit|ForwardA_EX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20]) # (!\EX_Forward_Unit|Equal2~0_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\EX_Forward_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX~0 .lut_mask = 16'h8088;
defparam \EX_Forward_Unit|ForwardA_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0] (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX [0] = (\EX_Forward_Unit|ForwardA_EX~2_combout  & ((\EX_Forward_Unit|ForwardA_EX~4_combout ) # ((\EX_Forward_Unit|ForwardA_EX~7_combout  & \EX_Forward_Unit|ForwardA_EX~0_combout )))) # (!\EX_Forward_Unit|ForwardA_EX~2_combout  
// & (((\EX_Forward_Unit|ForwardA_EX~7_combout  & \EX_Forward_Unit|ForwardA_EX~0_combout ))))

	.dataa(\EX_Forward_Unit|ForwardA_EX~2_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX~4_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX~7_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX [0]),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0] .lut_mask = 16'hF888;
defparam \EX_Forward_Unit|ForwardA_EX[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneii_lcell_comb \EX_Forward_A|Mux31~1 (
// Equation(s):
// \EX_Forward_A|Mux31~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux31~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux31~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux31~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\EX_MEM_Pipeline_Stage|MemRead_MEM~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .clock_type = "global clock";
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[1] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [1] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~14_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [1])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [1]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[1] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]));

// Location: LCCOMB_X72_Y26_N12
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (\EX_ALU_Control|Mux0~0_combout  & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_ALU_Control|Mux0~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .lut_mask = 16'h0008;
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneii_lcell_comb \EX_ALU|Mux21~2 (
// Equation(s):
// \EX_ALU|Mux21~2_combout  = (!\EX_ALU_Control|Mux0~1_combout  & \EX_ALU_Control|ALU_Control_EX[1]~0_combout )

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~2 .lut_mask = 16'h3030;
defparam \EX_ALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .lut_mask = 16'hF388;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N26
cycloneii_lcell_comb \EX_ALU_Control|Mux1~0 (
// Equation(s):
// \EX_ALU_Control|Mux1~0_combout  = (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~0 .lut_mask = 16'h3300;
defparam \EX_ALU_Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N20
cycloneii_lcell_comb \EX_ALU_Control|WideOr1~0 (
// Equation(s):
// \EX_ALU_Control|WideOr1~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & 
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr1~0 .lut_mask = 16'hFEFC;
defparam \EX_ALU_Control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N0
cycloneii_lcell_comb \EX_ALU_Control|Mux1~1 (
// Equation(s):
// \EX_ALU_Control|Mux1~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]) # ((\EX_ALU_Control|WideOr1~0_combout ) # (!\EX_ALU_Control|Mux1~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\EX_ALU_Control|WideOr1~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~1 .lut_mask = 16'hFB00;
defparam \EX_ALU_Control|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneii_lcell_comb \EX_ALU|Mux21~1 (
// Equation(s):
// \EX_ALU|Mux21~1_combout  = (\EX_ALU_Control|Mux0~1_combout ) # ((\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & \EX_ALU_Control|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU_Control|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~1 .lut_mask = 16'hFCCC;
defparam \EX_ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU_Control|Mux0~1_combout  & ((!\EX_ALU_Control|Mux1~1_combout ))) # (!\EX_ALU_Control|Mux0~1_combout  & (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU_Control|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'h03CF;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N2
cycloneii_lcell_comb \EX_ALU|Add1~2 (
// Equation(s):
// \EX_ALU|Add1~2_combout  = (\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (!\EX_ALU|Add1~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (\EX_ALU|Add1~1  & VCC)))) # (!\EX_Forward_A|Mux30~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & ((\EX_ALU|Add1~1 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (!\EX_ALU|Add1~1 ))))
// \EX_ALU|Add1~3  = CARRY((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & !\EX_ALU|Add1~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ) # (!\EX_ALU|Add1~1 ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~1 ),
	.combout(\EX_ALU|Add1~2_combout ),
	.cout(\EX_ALU|Add1~3 ));
// synopsys translate_off
defparam \EX_ALU|Add1~2 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~2_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~2_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add0~2_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N8
cycloneii_lcell_comb \EX_ALU|Mux30~1 (
// Equation(s):
// \EX_ALU|Mux30~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ) # (!\EX_ALU|Mux30~0_combout ))) # (!\EX_Forward_A|Mux30~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & 
// !\EX_ALU|Mux30~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux30~0_combout ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.datad(\EX_ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[1]~8 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[1]~8_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\EX_Forward_Unit|Equal0~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datac(\EX_Forward_Unit|Equal0~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[1]~8 .lut_mask = 16'h8A00;
defparam \EX_Forward_Unit|ForwardA_EX[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]));

// Location: LCFF_X66_Y20_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]));

// Location: LCCOMB_X66_Y20_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[10] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [10] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~32_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [10])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM [10]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[10] .lut_mask = 16'hAACC;
defparam \MEM_Data_Memory|Read_Data_MEM[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y20_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]));

// Location: LCCOMB_X66_Y20_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[10]~10 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [10]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [9]));

// Location: LCFF_X69_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[20]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [10]));

// Location: LCCOMB_X66_Y24_N8
cycloneii_lcell_comb \ID_Registers|Register_File~6 (
// Equation(s):
// \ID_Registers|Register_File~6_combout  = \ID_Registers|Register_File_rtl_1_bypass [9] $ (\ID_Registers|Register_File_rtl_1_bypass [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [9]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~6 .lut_mask = 16'h0FF0;
defparam \ID_Registers|Register_File~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [0]));

// Location: LCCOMB_X72_Y26_N14
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[3]~3 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[3]~3_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [14]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .lut_mask = 16'hCCAA;
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y26_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]));

// Location: LCFF_X71_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]));

// Location: LCCOMB_X66_Y24_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [7]));

// Location: LCFF_X66_Y24_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[19]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [8]));

// Location: LCCOMB_X66_Y24_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [5]));

// Location: LCCOMB_X66_Y24_N28
cycloneii_lcell_comb \ID_Registers|Register_File~5 (
// Equation(s):
// \ID_Registers|Register_File~5_combout  = (\ID_Registers|Register_File_rtl_1_bypass [6] & (\ID_Registers|Register_File_rtl_1_bypass [5] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [6] & (!\ID_Registers|Register_File_rtl_1_bypass [5] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [6]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [7]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [8]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~5 .lut_mask = 16'h8241;
defparam \ID_Registers|Register_File~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneii_lcell_comb \ID_Registers|Register_File~7 (
// Equation(s):
// \ID_Registers|Register_File~7_combout  = (\ID_Registers|Register_File~4_combout  & (!\ID_Registers|Register_File~6_combout  & (\ID_Registers|Register_File_rtl_1_bypass [0] & \ID_Registers|Register_File~5_combout )))

	.dataa(\ID_Registers|Register_File~4_combout ),
	.datab(\ID_Registers|Register_File~6_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [0]),
	.datad(\ID_Registers|Register_File~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~7 .lut_mask = 16'h2000;
defparam \ID_Registers|Register_File~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y21_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [31]));

// Location: LCCOMB_X69_Y24_N30
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~0_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (!\EX_Forward_Unit|Equal0~0_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~0 .lut_mask = 16'h88CC;
defparam \EX_Forward_Unit|ForwardC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N22
cycloneii_lcell_comb \EX_Forward_A|Mux28~0 (
// Equation(s):
// \EX_Forward_A|Mux28~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [17]));

// Location: LCCOMB_X69_Y23_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [18]));

// Location: LCCOMB_X71_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~6_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [17])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [18] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 )) # (!\ID_Registers|Register_File_rtl_0_bypass [18] & ((\ID_Registers|Register_File_rtl_0_bypass [17])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~6 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~7_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[3]~6_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~7 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCCOMB_X71_Y23_N16
cycloneii_lcell_comb \EX_Forward_A|Mux28~1 (
// Equation(s):
// \EX_Forward_A|Mux28~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux28~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux28~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux28~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y21_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [20]));

// Location: LCFF_X68_Y25_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]));

// Location: LCCOMB_X70_Y24_N16
cycloneii_lcell_comb \EX_Forward_Unit|Forward_Mem_to_Mem~1 (
// Equation(s):
// \EX_Forward_Unit|Forward_Mem_to_Mem~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Forward_Mem_to_Mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N30
cycloneii_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (\ID_Control|Decoder0~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & \IF_ID_Pipeline_Stage|Instruction_ID [27])))

	.dataa(\ID_Control|Decoder0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'h8000;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ));

// Location: LCCOMB_X68_Y26_N26
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemWrite_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ));

// Location: LCCOMB_X70_Y27_N2
cycloneii_lcell_comb \EX_Forward_Unit|Forward_Mem_to_Mem~2 (
// Equation(s):
// \EX_Forward_Unit|Forward_Mem_to_Mem~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Forward_Mem_to_Mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~2 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneii_lcell_comb \EX_Forward_Unit|Forward_Mem_to_Mem~3 (
// Equation(s):
// \EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~0_combout  & (\EX_Forward_Unit|Forward_Mem_to_Mem~1_combout  & \EX_Forward_Unit|Forward_Mem_to_Mem~2_combout ))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~0_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|Forward_Mem_to_Mem~1_combout ),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~3 .lut_mask = 16'hA000;
defparam \EX_Forward_Unit|Forward_Mem_to_Mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [0])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N4
cycloneii_lcell_comb \EX_ALU|Add1~4 (
// Equation(s):
// \EX_ALU|Add1~4_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  $ (\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU|Add1~3 )))) # (GND)
// \EX_ALU|Add1~5  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Add1~3 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Add1~3 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~3 ),
	.combout(\EX_ALU|Add1~4_combout ),
	.cout(\EX_ALU|Add1~5 ));
// synopsys translate_off
defparam \EX_ALU|Add1~4 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N18
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~4_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~4_combout )))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Add0~4_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'hCB0B;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N4
cycloneii_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU|Mux29~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & \EX_Forward_A|Mux29~1_combout )) # (!\EX_ALU|Mux21~2_combout ))) # (!\EX_ALU|Mux29~0_combout  & (\EX_ALU|Mux21~2_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ) # (\EX_Forward_A|Mux29~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.datab(\EX_ALU|Mux29~0_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_Forward_A|Mux29~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hBC2C;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y24_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [17]));

// Location: LCCOMB_X68_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[6] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [6] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~24_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [6])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [6]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [6]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[6] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]));

// Location: LCCOMB_X68_Y20_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[6]~6 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [6]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [25]));

// Location: LCCOMB_X68_Y20_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[8] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [8] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~28_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [8])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[8] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]));

// Location: LCFF_X68_Y23_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [25]));

// Location: LCCOMB_X66_Y21_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [30]));

// Location: LCFF_X65_Y21_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [29]));

// Location: LCCOMB_X67_Y23_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [28]));

// Location: LCFF_X67_Y23_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [27]));

// Location: LCCOMB_X67_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~16_combout  = (\ID_Registers|Register_File_rtl_0_bypass [28] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [27]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [28] & (((\ID_Registers|Register_File_rtl_0_bypass [27]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [28]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [27]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~16 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~17_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[8]~16_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~17 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y21_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X70_Y20_N16
cycloneii_lcell_comb \EX_Forward_A|Mux23~0 (
// Equation(s):
// \EX_Forward_A|Mux23~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneii_lcell_comb \EX_Forward_A|Mux23~1 (
// Equation(s):
// \EX_Forward_A|Mux23~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8])) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux23~0_combout ))))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux23~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datac(\EX_Forward_A|Mux23~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~1 .lut_mask = 16'hD8E4;
defparam \EX_Forward_A|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [29]));

// Location: LCCOMB_X65_Y21_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [30]));

// Location: LCCOMB_X65_Y21_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~18_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [29])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [30] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 )) # (!\ID_Registers|Register_File_rtl_0_bypass [30] & ((\ID_Registers|Register_File_rtl_0_bypass [29])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [29]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~18 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~19_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[9]~18_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~19 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_1_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X70_Y22_N30
cycloneii_lcell_comb \EX_Forward_A|Mux22~1 (
// Equation(s):
// \EX_Forward_A|Mux22~1_combout  = (\EX_Forward_A|Mux22~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux22~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux22~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneii_lcell_comb \EX_Forward_A|Mux21~0 (
// Equation(s):
// \EX_Forward_A|Mux21~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~0 .lut_mask = 16'hF780;
defparam \EX_Forward_A|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
cycloneii_lcell_comb \EX_Forward_A|Mux21~1 (
// Equation(s):
// \EX_Forward_A|Mux21~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((\EX_Forward_A|Mux21~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & 
// (\EX_Forward_A|Mux21~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datab(\EX_Forward_A|Mux21~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~23_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[11]~22_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~23 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y21_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X70_Y22_N0
cycloneii_lcell_comb \EX_Forward_A|Mux20~1 (
// Equation(s):
// \EX_Forward_A|Mux20~1_combout  = (\EX_Forward_A|Mux20~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux20~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux20~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[12] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [12] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~36_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [12])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[12] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Read_Data_MEM [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]));

// Location: LCCOMB_X72_Y24_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~26 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [12]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[12]~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~27 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [11]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [11] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~24 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[11]~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~25 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [40]));

// Location: LCCOMB_X69_Y23_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]));

// Location: LCFF_X74_Y20_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]));

// Location: LCFF_X74_Y20_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]));

// Location: LCFF_X74_Y22_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux28~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]));

// Location: LCFF_X66_Y22_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]));

// Location: LCFF_X74_Y22_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]));

// Location: LCCOMB_X66_Y22_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~1 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~1_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~1 .lut_mask = 16'h9009;
defparam \MEM_Data_Memory|Data_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]));

// Location: LCCOMB_X71_Y24_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y24_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [42]));

// Location: LCCOMB_X68_Y22_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~32 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~32 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~33 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[15]~32_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~33 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [39]));

// Location: LCFF_X66_Y20_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]));

// Location: LCCOMB_X66_Y20_N18
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [10])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [33]));

// Location: LCCOMB_X66_Y21_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [34]));

// Location: LCCOMB_X66_Y21_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~20_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [33])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [34] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 )) # (!\ID_Registers|Register_File_rtl_1_bypass [34] & ((\ID_Registers|Register_File_rtl_1_bypass [33])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [33]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [34]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~20 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~21_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[11]~20_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[11]~20_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~21 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_2_ID[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y21_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[11]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCFF_X66_Y20_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]));

// Location: LCCOMB_X66_Y20_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [11])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~27_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[12]~26_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[12]~26_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~27 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_2_ID[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[12]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCFF_X66_Y20_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]));

// Location: LCCOMB_X66_Y20_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [12])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [12])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~25_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[13]~24_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[13]~24_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~25 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_2_ID[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCFF_X69_Y26_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]));

// Location: LCCOMB_X69_Y26_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [13])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [13])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]));

// Location: LCCOMB_X68_Y22_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [14])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [14])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[15] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [15] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~42_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [15])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [15]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [15]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[15] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]));

// Location: LCCOMB_X67_Y20_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~29_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[15]~28_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[15]~28_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~29 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_2_ID[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[15]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCFF_X68_Y22_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]));

// Location: LCCOMB_X68_Y22_N18
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [15])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [43]));

// Location: LCFF_X68_Y23_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [45]));

// Location: LCCOMB_X75_Y24_N28
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [18]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 .lut_mask = 16'hCCAA;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[19] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [19] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~50_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [19])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [19]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[19] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]));

// Location: LCCOMB_X70_Y26_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [50]));

// Location: LCFF_X70_Y26_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [49]));

// Location: LCCOMB_X76_Y24_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]));

// Location: LCCOMB_X76_Y24_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~51 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~51_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [60])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~51 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~43 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~43_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[20]~42_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[20]~42_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~43 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_2_ID[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[20]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCFF_X76_Y24_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]));

// Location: LCCOMB_X76_Y24_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [20])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]));

// Location: LCFF_X75_Y24_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]));

// Location: LCCOMB_X75_Y24_N14
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [21])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [21])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~46 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~46 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~47 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[22]~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~47 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [55]));

// Location: LCCOMB_X70_Y23_N14
cycloneii_lcell_comb \EX_Forward_A|Mux8~0 (
// Equation(s):
// \EX_Forward_A|Mux8~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N0
cycloneii_lcell_comb \EX_Forward_A|Mux8~1 (
// Equation(s):
// \EX_Forward_A|Mux8~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & ((\EX_Forward_A|Mux8~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & 
// (\EX_Forward_A|Mux8~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\EX_Forward_A|Mux8~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~48 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~48 .lut_mask = 16'hF0CA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~49 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[23]~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~49 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [53]));

// Location: LCCOMB_X69_Y20_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y20_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]));

// Location: LCCOMB_X69_Y20_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~59 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~59_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~59 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y20_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]));

// Location: LCCOMB_X69_Y20_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~57 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~57_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~57 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [60]));

// Location: LCFF_X65_Y23_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [59]));

// Location: LCCOMB_X65_Y23_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~50 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~50_combout  = (\ID_Registers|Register_File_rtl_1_bypass [60] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [59]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [60] & (((\ID_Registers|Register_File_rtl_1_bypass [59]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [60]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [59]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~50 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~51 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~51_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[24]~50_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~51 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[24]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCCOMB_X69_Y23_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]));

// Location: LCCOMB_X69_Y20_N30
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [24])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [24])))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 .lut_mask = 16'hDD88;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [62]));

// Location: LCCOMB_X65_Y24_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~55 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~55_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[26]~54_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[26]~54_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~55 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_2_ID[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[26]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X72_Y23_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~54 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [26])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~54 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~55 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[26]~54_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~55 .lut_mask = 16'hF858;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~52 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [25] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~52 .lut_mask = 16'hF0AC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~53 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[25]~52_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~53 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~51 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [24] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~50_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~51 .lut_mask = 16'hAAD8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N14
cycloneii_lcell_comb \EX_Forward_A|Mux11~0 (
// Equation(s):
// \EX_Forward_A|Mux11~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N8
cycloneii_lcell_comb \EX_Forward_A|Mux11~1 (
// Equation(s):
// \EX_Forward_A|Mux11~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & ((\EX_Forward_A|Mux11~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & 
// (\EX_Forward_A|Mux11~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\EX_Forward_A|Mux11~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~40 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~40 .lut_mask = 16'hAAE4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~41 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~40_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~41 .lut_mask = 16'hF838;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N4
cycloneii_lcell_comb \EX_Forward_A|Mux13~0 (
// Equation(s):
// \EX_Forward_A|Mux13~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [47]));

// Location: LCCOMB_X66_Y26_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [48]));

// Location: LCCOMB_X65_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~36_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [47])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [48] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 )) # (!\ID_Registers|Register_File_rtl_0_bypass [48] & ((\ID_Registers|Register_File_rtl_0_bypass [47])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [47]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~36 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~37_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[18]~36_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~37 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCCOMB_X71_Y24_N22
cycloneii_lcell_comb \EX_Forward_A|Mux13~1 (
// Equation(s):
// \EX_Forward_A|Mux13~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux13~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux13~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux13~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~1 .lut_mask = 16'hED48;
defparam \EX_Forward_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y24_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [45]));

// Location: LCCOMB_X71_Y21_N4
cycloneii_lcell_comb \EX_ALU|Add1~36 (
// Equation(s):
// \EX_ALU|Add1~36_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  $ (\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU|Add1~35 )))) # (GND)
// \EX_ALU|Add1~37  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & (\EX_Forward_A|Mux13~1_combout  & !\EX_ALU|Add1~35 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Add1~35 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~35 ),
	.combout(\EX_ALU|Add1~36_combout ),
	.cout(\EX_ALU|Add1~37 ));
// synopsys translate_off
defparam \EX_ALU|Add1~36 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y23_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [24]));

// Location: LCFF_X72_Y24_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [23]));

// Location: LCCOMB_X72_Y24_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~14_combout  = (\ID_Registers|Register_File_rtl_1_bypass [24] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [23]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [24] & (((\ID_Registers|Register_File_rtl_1_bypass [23]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [24]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [23]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~14 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~15_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[6]~14_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[6]~14_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~15 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y22_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCCOMB_X72_Y22_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [6])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~14 .lut_mask = 16'hEE50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[6]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~15 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~11_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[4]~10_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[4]~10_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~11 .lut_mask = 16'h00CA;
defparam \ID_Registers|Read_Data_2_ID[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCCOMB_X72_Y26_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [4])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~10 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout  & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[4]~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~11 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCCOMB_X70_Y25_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~6 .lut_mask = 16'hFC22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[2]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
cycloneii_lcell_comb \EX_ALU|Add0~8 (
// Equation(s):
// \EX_ALU|Add0~8_combout  = ((\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  $ (!\EX_ALU|Add0~7 )))) # (GND)
// \EX_ALU|Add0~9  = CARRY((\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ) # (!\EX_ALU|Add0~7 ))) # (!\EX_Forward_A|Mux27~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & !\EX_ALU|Add0~7 )))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~7 ),
	.combout(\EX_ALU|Add0~8_combout ),
	.cout(\EX_ALU|Add0~9 ));
// synopsys translate_off
defparam \EX_ALU|Add0~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneii_lcell_comb \EX_ALU|Add0~14 (
// Equation(s):
// \EX_ALU|Add0~14_combout  = (\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (\EX_ALU|Add0~13  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (!\EX_ALU|Add0~13 )))) # (!\EX_Forward_A|Mux24~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & (!\EX_ALU|Add0~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & ((\EX_ALU|Add0~13 ) # (GND)))))
// \EX_ALU|Add0~15  = CARRY((\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & !\EX_ALU|Add0~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|Add0~13 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~13 ),
	.combout(\EX_ALU|Add0~14_combout ),
	.cout(\EX_ALU|Add0~15 ));
// synopsys translate_off
defparam \EX_ALU|Add0~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & ((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU|Add0~17  & VCC)) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add0~17 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & 
// ((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add0~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU|Add0~17 ) # (GND)))))
// \EX_ALU|Add0~19  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & (!\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|Add0~17 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & ((!\EX_ALU|Add0~17 ) # (!\EX_Forward_A|Mux22~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout(\EX_ALU|Add0~19 ));
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneii_lcell_comb \EX_ALU|Add0~20 (
// Equation(s):
// \EX_ALU|Add0~20_combout  = ((\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  $ (!\EX_ALU|Add0~19 )))) # (GND)
// \EX_ALU|Add0~21  = CARRY((\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ) # (!\EX_ALU|Add0~19 ))) # (!\EX_Forward_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & !\EX_ALU|Add0~19 )))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~19 ),
	.combout(\EX_ALU|Add0~20_combout ),
	.cout(\EX_ALU|Add0~21 ));
// synopsys translate_off
defparam \EX_ALU|Add0~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  $ (\EX_Forward_A|Mux19~1_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~25  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & ((\EX_Forward_A|Mux19~1_combout ) # (!\EX_ALU|Add0~23 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & (\EX_Forward_A|Mux19~1_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout(\EX_ALU|Add0~25 ));
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneii_lcell_comb \EX_ALU|Add0~26 (
// Equation(s):
// \EX_ALU|Add0~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & ((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU|Add0~25  & VCC)) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add0~25 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & 
// ((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add0~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU|Add0~25 ) # (GND)))))
// \EX_ALU|Add0~27  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & (!\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|Add0~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & ((!\EX_ALU|Add0~25 ) # (!\EX_Forward_A|Mux18~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~25 ),
	.combout(\EX_ALU|Add0~26_combout ),
	.cout(\EX_ALU|Add0~27 ));
// synopsys translate_off
defparam \EX_ALU|Add0~26 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  $ (\EX_Forward_A|Mux17~1_combout  $ (!\EX_ALU|Add0~27 )))) # (GND)
// \EX_ALU|Add0~29  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Add0~27 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Add0~27 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~27 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N0
cycloneii_lcell_comb \EX_ALU|Add0~32 (
// Equation(s):
// \EX_ALU|Add0~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (!\EX_ALU|Add0~31 )))) # (GND)
// \EX_ALU|Add0~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add0~31 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add0~31 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~31 ),
	.combout(\EX_ALU|Add0~32_combout ),
	.cout(\EX_ALU|Add0~33 ));
// synopsys translate_off
defparam \EX_ALU|Add0~32 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N2
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (\EX_ALU|Add0~33  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (!\EX_ALU|Add0~33 )))) # (!\EX_Forward_A|Mux14~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (!\EX_ALU|Add0~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & ((\EX_ALU|Add0~33 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & !\EX_ALU|Add0~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|Add0~33 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~33 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N4
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = ((\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~37  = CARRY((\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ) # (!\EX_ALU|Add0~35 ))) # (!\EX_Forward_A|Mux13~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout(\EX_ALU|Add0~37 ));
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Mux21~0_combout  & (\EX_ALU|Add1~36_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~36_combout )) # (!\EX_ALU|Mux21~0_combout )))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Add1~36_combout ),
	.datad(\EX_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N16
cycloneii_lcell_comb \EX_ALU|Mux13~1 (
// Equation(s):
// \EX_ALU|Mux13~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Mux13~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & (\EX_Forward_A|Mux13~1_combout  & 
// !\EX_ALU|Mux13~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux13~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_Forward_A|Mux13~1_combout ),
	.datad(\EX_ALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [5] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~12 .lut_mask = 16'hF0CA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~13 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~18 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[8]~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~19 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [13])) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [13])))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~28 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[13]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~29 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~34 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~34 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~35 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~35 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N16
cycloneii_lcell_comb \EX_ALU|Add1~48 (
// Equation(s):
// \EX_ALU|Add1~48_combout  = ((\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  $ (\EX_ALU|Add1~47 )))) # (GND)
// \EX_ALU|Add1~49  = CARRY((\EX_Forward_A|Mux7~1_combout  & ((!\EX_ALU|Add1~47 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ))) # (!\EX_Forward_A|Mux7~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  & !\EX_ALU|Add1~47 )))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~47 ),
	.combout(\EX_ALU|Add1~48_combout ),
	.cout(\EX_ALU|Add1~49 ));
// synopsys translate_off
defparam \EX_ALU|Add1~48 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & ((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU|Add0~45  & VCC)) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & 
// ((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU|Add0~45 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & (!\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Add0~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & ((!\EX_ALU|Add0~45 ) # (!\EX_Forward_A|Mux8~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~45 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N16
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = ((\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~49  = CARRY((\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ) # (!\EX_ALU|Add0~47 ))) # (!\EX_Forward_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout(\EX_ALU|Add0~49 ));
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N2
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~48_combout )) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~48_combout ))))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Add1~48_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'h8F85;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N24
cycloneii_lcell_comb \EX_ALU|Mux7~1 (
// Equation(s):
// \EX_ALU|Mux7~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ) # (!\EX_ALU|Mux7~0_combout ))) # (!\EX_Forward_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  & 
// !\EX_ALU|Mux7~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux7~0_combout ))))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~42 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~42 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~43 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[20]~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~43 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [66]));

// Location: LCFF_X65_Y24_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [65]));

// Location: LCCOMB_X71_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[28] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [28] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~68_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [28])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~68_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [28]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[28] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]));

// Location: LCCOMB_X71_Y20_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[28]~28 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [28]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~60 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~60 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~61 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[29]~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~61 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [69]));

// Location: LCCOMB_X70_Y23_N24
cycloneii_lcell_comb \EX_Forward_A|Mux5~0 (
// Equation(s):
// \EX_Forward_A|Mux5~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~0 .lut_mask = 16'hF870;
defparam \EX_Forward_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneii_lcell_comb \EX_Forward_A|Mux5~1 (
// Equation(s):
// \EX_Forward_A|Mux5~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & ((\EX_Forward_A|Mux5~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & 
// (\EX_Forward_A|Mux5~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\EX_Forward_A|Mux5~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneii_lcell_comb \EX_Forward_A|Mux4~0 (
// Equation(s):
// \EX_Forward_A|Mux4~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\EX_Forward_Unit|ForwardC~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~0 .lut_mask = 16'hD8F0;
defparam \EX_Forward_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneii_lcell_comb \EX_Forward_A|Mux4~1 (
// Equation(s):
// \EX_Forward_A|Mux4~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & ((\EX_Forward_A|Mux4~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & 
// (\EX_Forward_A|Mux4~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\EX_Forward_A|Mux4~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [67]));

// Location: LCCOMB_X65_Y20_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y20_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [68]));

// Location: LCCOMB_X65_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~56_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [67])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [68] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 )) # (!\ID_Registers|Register_File_rtl_0_bypass [68] & ((\ID_Registers|Register_File_rtl_0_bypass [67])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~56 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~57_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[28]~56_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~57 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X71_Y24_N18
cycloneii_lcell_comb \EX_Forward_A|Mux3~1 (
// Equation(s):
// \EX_Forward_A|Mux3~1_combout  = (\EX_Forward_A|Mux3~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]) # (\EX_Forward_Unit|ForwardA_EX [0] $ (\EX_Forward_Unit|ForwardA_EX[1]~8_combout )))) # (!\EX_Forward_A|Mux3~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & (\EX_Forward_Unit|ForwardA_EX [0] $ (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout ))))

	.dataa(\EX_Forward_A|Mux3~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datac(\EX_Forward_Unit|ForwardA_EX [0]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneii_lcell_comb \EX_Forward_A|Mux1~0 (
// Equation(s):
// \EX_Forward_A|Mux1~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_Forward_Unit|Equal3~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [72]));

// Location: LCFF_X68_Y23_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [71]));

// Location: LCCOMB_X68_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~60_combout  = (\ID_Registers|Register_File_rtl_0_bypass [72] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [71]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [72] & (((\ID_Registers|Register_File_rtl_0_bypass [71]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [72]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [71]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~60 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~61_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[30]~60_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~61 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_1_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X69_Y23_N6
cycloneii_lcell_comb \EX_Forward_A|Mux1~1 (
// Equation(s):
// \EX_Forward_A|Mux1~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux1~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux1~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux1~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[31] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [31] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~74_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [31])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~74_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [31]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [31]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[31] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]));

// Location: LCFF_X67_Y23_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [73]));

// Location: LCCOMB_X67_Y23_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~60 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~60_combout  = (\ID_Registers|Register_File_rtl_1_bypass [74] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [73])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [74] & (((\ID_Registers|Register_File_rtl_1_bypass [73]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [74]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [73]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~60 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~61 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~61_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[31]~60_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_2_ID[31]~60_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~61 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[31]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCCOMB_X74_Y24_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~64 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [31] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~64 .lut_mask = 16'hF0AC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~65 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~64_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~65 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~58 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ) # (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [28] & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~58 .lut_mask = 16'hCEC2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N18
cycloneii_lcell_comb \EX_ALU|Add0~50 (
// Equation(s):
// \EX_ALU|Add0~50_combout  = (\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (\EX_ALU|Add0~49  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (!\EX_ALU|Add0~49 )))) # (!\EX_Forward_A|Mux6~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (!\EX_ALU|Add0~49 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & ((\EX_ALU|Add0~49 ) # (GND)))))
// \EX_ALU|Add0~51  = CARRY((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & !\EX_ALU|Add0~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((!\EX_ALU|Add0~49 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ))))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~49 ),
	.combout(\EX_ALU|Add0~50_combout ),
	.cout(\EX_ALU|Add0~51 ));
// synopsys translate_off
defparam \EX_ALU|Add0~50 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N20
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  $ (!\EX_ALU|Add0~51 )))) # (GND)
// \EX_ALU|Add0~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ) # (!\EX_ALU|Add0~51 ))) # (!\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  & !\EX_ALU|Add0~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~51 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N24
cycloneii_lcell_comb \EX_ALU|Add0~56 (
// Equation(s):
// \EX_ALU|Add0~56_combout  = ((\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  $ (!\EX_ALU|Add0~55 )))) # (GND)
// \EX_ALU|Add0~57  = CARRY((\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ) # (!\EX_ALU|Add0~55 ))) # (!\EX_Forward_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & !\EX_ALU|Add0~55 )))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~55 ),
	.combout(\EX_ALU|Add0~56_combout ),
	.cout(\EX_ALU|Add0~57 ));
// synopsys translate_off
defparam \EX_ALU|Add0~56 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N20
cycloneii_lcell_comb \EX_ALU|Add1~52 (
// Equation(s):
// \EX_ALU|Add1~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  $ (\EX_ALU|Add1~51 )))) # (GND)
// \EX_ALU|Add1~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((!\EX_ALU|Add1~51 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ))) # (!\EX_Forward_A|Mux5~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  & !\EX_ALU|Add1~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~51 ),
	.combout(\EX_ALU|Add1~52_combout ),
	.cout(\EX_ALU|Add1~53 ));
// synopsys translate_off
defparam \EX_ALU|Add1~52 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N24
cycloneii_lcell_comb \EX_ALU|Add1~56 (
// Equation(s):
// \EX_ALU|Add1~56_combout  = ((\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  $ (\EX_ALU|Add1~55 )))) # (GND)
// \EX_ALU|Add1~57  = CARRY((\EX_Forward_A|Mux3~1_combout  & ((!\EX_ALU|Add1~55 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ))) # (!\EX_Forward_A|Mux3~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & !\EX_ALU|Add1~55 )))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~55 ),
	.combout(\EX_ALU|Add1~56_combout ),
	.cout(\EX_ALU|Add1~57 ));
// synopsys translate_off
defparam \EX_ALU|Add1~56 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N22
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~56_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~56_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~56_combout ),
	.datad(\EX_ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N18
cycloneii_lcell_comb \EX_ALU|Mux3~1 (
// Equation(s):
// \EX_ALU|Mux3~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & ((\EX_Forward_A|Mux3~1_combout ) # (!\EX_ALU|Mux3~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & (\EX_Forward_A|Mux3~1_combout  & 
// !\EX_ALU|Mux3~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux3~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~62 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~62 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~63 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[30]~62_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~63 .lut_mask = 16'hF858;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X73_Y23_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_Forward_A|Mux14~1_combout ,\EX_Forward_A|Mux15~1_combout ,\EX_Forward_A|Mux16~1_combout ,\EX_Forward_A|Mux17~1_combout ,\EX_Forward_A|Mux18~1_combout ,\EX_Forward_A|Mux19~1_combout ,\EX_Forward_A|Mux20~1_combout ,\EX_Forward_A|Mux21~1_combout ,
\EX_Forward_A|Mux22~1_combout ,\EX_Forward_A|Mux23~1_combout ,\EX_Forward_A|Mux24~1_combout ,\EX_Forward_A|Mux25~1_combout ,\EX_Forward_A|Mux26~1_combout ,\EX_Forward_A|Mux27~1_combout ,\EX_Forward_A|Mux28~1_combout ,\EX_Forward_A|Mux29~1_combout ,
\EX_Forward_A|Mux30~1_combout ,\EX_Forward_A|Mux31~1_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ,\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ,\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ,\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ,\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ,\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ,\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ,\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ,\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ,\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ,\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ,\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X73_Y24_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult5 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout }),
	.datab({\EX_Forward_A|Mux0~1_combout ,\EX_Forward_A|Mux1~1_combout ,\EX_Forward_A|Mux2~1_combout ,\EX_Forward_A|Mux3~1_combout ,\EX_Forward_A|Mux4~1_combout ,\EX_Forward_A|Mux5~1_combout ,\EX_Forward_A|Mux6~1_combout ,\EX_Forward_A|Mux7~1_combout ,
\EX_Forward_A|Mux8~1_combout ,\EX_Forward_A|Mux9~1_combout ,\EX_Forward_A|Mux10~1_combout ,\EX_Forward_A|Mux11~1_combout ,\EX_Forward_A|Mux12~1_combout ,\EX_Forward_A|Mux13~1_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~0_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out6~dataout  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_2~1  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~dataout  & \EX_ALU|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~2_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (\EX_ALU|Mult0|auto_generated|op_2~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~1 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~3  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & !\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~1 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~12_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\EX_ALU|Mult0|auto_generated|op_2~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~13  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\EX_ALU|Mult0|auto_generated|op_2~11 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  & !\EX_ALU|Mult0|auto_generated|op_2~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~14_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (\EX_ALU|Mult0|auto_generated|op_2~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~13 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~15  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & !\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~13 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (\EX_ALU|Mult0|auto_generated|op_2~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & !\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~17 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~20_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\EX_ALU|Mult0|auto_generated|op_2~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~21  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\EX_ALU|Mult0|auto_generated|op_2~19 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  & !\EX_ALU|Mult0|auto_generated|op_2~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X73_Y22_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_Forward_A|Mux14~1_combout ,\EX_Forward_A|Mux15~1_combout ,\EX_Forward_A|Mux16~1_combout ,\EX_Forward_A|Mux17~1_combout ,\EX_Forward_A|Mux18~1_combout ,\EX_Forward_A|Mux19~1_combout ,\EX_Forward_A|Mux20~1_combout ,\EX_Forward_A|Mux21~1_combout ,
\EX_Forward_A|Mux22~1_combout ,\EX_Forward_A|Mux23~1_combout ,\EX_Forward_A|Mux24~1_combout ,\EX_Forward_A|Mux25~1_combout ,\EX_Forward_A|Mux26~1_combout ,\EX_Forward_A|Mux27~1_combout ,\EX_Forward_A|Mux28~1_combout ,\EX_Forward_A|Mux29~1_combout ,
\EX_Forward_A|Mux30~1_combout ,\EX_Forward_A|Mux31~1_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N2
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~0_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & (\EX_ALU|Mult0|auto_generated|op_2~0_combout  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & (\EX_ALU|Mult0|auto_generated|op_2~0_combout  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_1~1  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  & \EX_ALU|Mult0|auto_generated|op_2~0_combout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N4
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~2_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout  & (\EX_ALU|Mult0|auto_generated|op_1~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~1 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~3  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & !\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~1 ) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N6
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~4_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~4_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\EX_ALU|Mult0|auto_generated|op_1~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~5  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~4_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\EX_ALU|Mult0|auto_generated|op_1~3 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~4_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  & !\EX_ALU|Mult0|auto_generated|op_1~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N8
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~6_combout  = (\EX_ALU|Mult0|auto_generated|op_2~6_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (\EX_ALU|Mult0|auto_generated|op_1~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~5 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~7  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~6_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & !\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~5 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N10
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~8_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~8_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\EX_ALU|Mult0|auto_generated|op_1~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~9  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~8_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\EX_ALU|Mult0|auto_generated|op_1~7 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~8_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  & !\EX_ALU|Mult0|auto_generated|op_1~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N12
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~10_combout  = (\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (\EX_ALU|Mult0|auto_generated|op_1~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~9 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~11  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~10_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & !\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N14
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~12_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\EX_ALU|Mult0|auto_generated|op_2~12_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~13  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\EX_ALU|Mult0|auto_generated|op_2~12_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~11 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (\EX_ALU|Mult0|auto_generated|op_2~12_combout  & !\EX_ALU|Mult0|auto_generated|op_1~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N16
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~14_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout  & (\EX_ALU|Mult0|auto_generated|op_1~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~13 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~15  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & !\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~13 ) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N18
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~16_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~16_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\EX_ALU|Mult0|auto_generated|op_1~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~17  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~16_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\EX_ALU|Mult0|auto_generated|op_1~15 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~16_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  & !\EX_ALU|Mult0|auto_generated|op_1~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N20
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (\EX_ALU|Mult0|auto_generated|op_1~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & !\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~17 ) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~20_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\EX_ALU|Mult0|auto_generated|op_2~20_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~21  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\EX_ALU|Mult0|auto_generated|op_2~20_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~19 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\EX_ALU|Mult0|auto_generated|op_2~20_combout  & !\EX_ALU|Mult0|auto_generated|op_1~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N8
cycloneii_lcell_comb \EX_ALU|Mux3~2 (
// Equation(s):
// \EX_ALU|Mux3~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~20_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux3~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y23_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCCOMB_X72_Y23_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~59 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~58_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~59 .lut_mask = 16'hF858;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N26
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & ((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU|Add0~57  & VCC)) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & 
// ((\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU|Add0~57 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & (!\EX_Forward_A|Mux2~1_combout  & !\EX_ALU|Add0~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & ((!\EX_ALU|Add0~57 ) # (!\EX_Forward_A|Mux2~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.datab(\EX_Forward_A|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~57 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N30
cycloneii_lcell_comb \EX_ALU|Add0~62 (
// Equation(s):
// \EX_ALU|Add0~62_combout  = \EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout  $ (\EX_ALU|Add0~61  $ (\EX_Forward_A|Mux0~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux0~1_combout ),
	.cin(\EX_ALU|Add0~61 ),
	.combout(\EX_ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~62 .lut_mask = 16'hA55A;
defparam \EX_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N26
cycloneii_lcell_comb \EX_ALU|Add1~58 (
// Equation(s):
// \EX_ALU|Add1~58_combout  = (\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & (!\EX_ALU|Add1~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & (\EX_ALU|Add1~57  & VCC)))) # (!\EX_Forward_A|Mux2~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & ((\EX_ALU|Add1~57 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & (!\EX_ALU|Add1~57 ))))
// \EX_ALU|Add1~59  = CARRY((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & !\EX_ALU|Add1~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ) # (!\EX_ALU|Add1~57 ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~57 ),
	.combout(\EX_ALU|Add1~58_combout ),
	.cout(\EX_ALU|Add1~59 ));
// synopsys translate_off
defparam \EX_ALU|Add1~58 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N30
cycloneii_lcell_comb \EX_ALU|Add1~62 (
// Equation(s):
// \EX_ALU|Add1~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add1~61  $ (!\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ))

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.cin(\EX_ALU|Add1~61 ),
	.combout(\EX_ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add1~62 .lut_mask = 16'h5AA5;
defparam \EX_ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~62_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~62_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~62_combout ),
	.datad(\EX_ALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
cycloneii_lcell_comb \EX_ALU|Mux0~1 (
// Equation(s):
// \EX_ALU|Mux0~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout  & ((\EX_Forward_A|Mux0~1_combout ) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout  & (!\EX_ALU|Mux0~0_combout  & 
// \EX_Forward_A|Mux0~1_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux0~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.datac(\EX_ALU|Mux0~0_combout ),
	.datad(\EX_Forward_A|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~1 .lut_mask = 16'hDA58;
defparam \EX_ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N26
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~22_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (\EX_ALU|Mult0|auto_generated|op_2~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~21 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~23  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & !\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~21 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N24
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~22_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout  & (\EX_ALU|Mult0|auto_generated|op_1~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~21 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~23  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & !\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~21 ) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N26
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\EX_ALU|Mult0|auto_generated|op_2~24_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\EX_ALU|Mult0|auto_generated|op_2~24_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (\EX_ALU|Mult0|auto_generated|op_2~24_combout  & !\EX_ALU|Mult0|auto_generated|op_1~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N28
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~26_combout  = \EX_ALU|Mult0|auto_generated|op_2~26_combout  $ (\EX_ALU|Mult0|auto_generated|op_1~25  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA55A;
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N30
cycloneii_lcell_comb \EX_ALU|Mux0~2 (
// Equation(s):
// \EX_ALU|Mux0~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~26_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux0~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder_combout  = \EX_ALU|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux0~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y23_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCFF_X70_Y27_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]));

// Location: LCCOMB_X70_Y27_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[31]~31 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [31])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [31])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~63_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[31]~62_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~63 .lut_mask = 16'h3022;
defparam \ID_Registers|Read_Data_1_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X69_Y23_N14
cycloneii_lcell_comb \EX_Forward_A|Mux0~1 (
// Equation(s):
// \EX_Forward_A|Mux0~1_combout  = (\EX_Forward_A|Mux0~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux0~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux0~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N28
cycloneii_lcell_comb \EX_ALU|Mux1~2 (
// Equation(s):
// \EX_ALU|Mux1~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~24_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux1~1_combout ))

	.dataa(\EX_ALU|Mux1~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout  = \EX_ALU|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux1~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y23_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCFF_X68_Y21_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]));

// Location: LCCOMB_X68_Y21_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[30] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [30] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~72_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [30])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~72_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [30]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[30] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]));

// Location: LCCOMB_X68_Y21_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[30]~30 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [30]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~58_combout  = (\ID_Registers|Register_File_rtl_0_bypass [70] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [69])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [70] & (((\ID_Registers|Register_File_rtl_0_bypass [69]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [70]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [69]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~58 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~59_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[29]~58_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~59 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X72_Y21_N26
cycloneii_lcell_comb \EX_Forward_A|Mux2~0 (
// Equation(s):
// \EX_Forward_A|Mux2~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N28
cycloneii_lcell_comb \EX_Forward_A|Mux2~1 (
// Equation(s):
// \EX_Forward_A|Mux2~1_combout  = (\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29])) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_A|Mux2~0_combout ))))) # 
// (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_A|Mux2~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_A|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~58_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~58_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~58_combout ),
	.datad(\EX_ALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N14
cycloneii_lcell_comb \EX_ALU|Mux2~1 (
// Equation(s):
// \EX_ALU|Mux2~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ) # (!\EX_ALU|Mux2~0_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & 
// !\EX_ALU|Mux2~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux2~0_combout ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N20
cycloneii_lcell_comb \EX_ALU|Mux2~2 (
// Equation(s):
// \EX_ALU|Mux2~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~22_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux2~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y23_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCFF_X68_Y21_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]));

// Location: LCCOMB_X68_Y21_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[29]~29 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [29])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~52 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~52_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [65])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [66] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [66] & (\ID_Registers|Register_File_rtl_1_bypass [65]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [66]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [65]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~53 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~53_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[27]~52_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[27]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~53 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y24_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[27]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCCOMB_X74_Y24_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~56 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [27] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~56 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~57 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[27]~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~57 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N14
cycloneii_lcell_comb \EX_ALU|Mux7~2 (
// Equation(s):
// \EX_ALU|Mux7~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~12_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux7~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mux7~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~2 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y21_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux7~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCCOMB_X70_Y20_N26
cycloneii_lcell_comb \EX_Forward_A|Mux7~0 (
// Equation(s):
// \EX_Forward_A|Mux7~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))))

	.dataa(\EX_Forward_Unit|ForwardC~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~0 .lut_mask = 16'hD8F0;
defparam \EX_Forward_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~49_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[24]~48_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\ID_Registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~49 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_1_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y20_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X70_Y20_N8
cycloneii_lcell_comb \EX_Forward_A|Mux7~1 (
// Equation(s):
// \EX_Forward_A|Mux7~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux7~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux7~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux7~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N14
cycloneii_lcell_comb \EX_ALU|Mux13~2 (
// Equation(s):
// \EX_ALU|Mux13~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~0_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux13~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux13~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y20_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux13~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCCOMB_X74_Y24_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~38 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~38 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~39 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[18]~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~39 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneii_lcell_comb \EX_ALU|Mux4~2 (
// Equation(s):
// \EX_ALU|Mux4~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~18_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux4~1_combout ))

	.dataa(\EX_ALU|Mux4~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y24_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCFF_X71_Y20_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]));

// Location: LCFF_X71_Y20_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]));

// Location: LCCOMB_X71_Y20_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [27])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [27])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [67]));

// Location: LCCOMB_X65_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~58 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~58_combout  = (\ID_Registers|Register_File_rtl_1_bypass [68] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [67])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [68] & (((\ID_Registers|Register_File_rtl_1_bypass [67]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [68]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~58 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~59 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~59_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[28]~58_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~59 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[28]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCFF_X71_Y20_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]));

// Location: LCCOMB_X71_Y20_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [28]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [69]));

// Location: LCCOMB_X65_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~56 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~56_combout  = (\ID_Registers|Register_File_rtl_1_bypass [70] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [69])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [70] & (((\ID_Registers|Register_File_rtl_1_bypass [69]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [70]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [69]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~56 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~57 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~57_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[29]~56_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[29]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~57 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[29]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCFF_X69_Y20_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]));

// Location: LCCOMB_X68_Y21_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [29])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 .lut_mask = 16'hAACC;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [72]));

// Location: LCFF_X67_Y23_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [71]));

// Location: LCCOMB_X67_Y23_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~62 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~62_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [71])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [72] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [72] & (\ID_Registers|Register_File_rtl_1_bypass [71]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [72]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [71]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~62 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~63 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~63_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[30]~62_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_2_ID[30]~62_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~63 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCFF_X68_Y21_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]));

// Location: LCCOMB_X68_Y21_N28
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [30])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [30])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]));

// Location: LCCOMB_X70_Y27_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [31]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 .lut_mask = 16'hFA50;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]));

// Location: LCCOMB_X71_Y20_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]));

// Location: LCCOMB_X71_Y20_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~65 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~65_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~65 .lut_mask = 16'h00F0;
defparam \MEM_Data_Memory|Read_Data_MEM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y20_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~66 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~66_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~65_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~65_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~65_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~66 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y20_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[27] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [27] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~66_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [27])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~66_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [27]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [27]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[27] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y20_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]));

// Location: LCCOMB_X71_Y20_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[27]~27 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~32 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~32_combout  = (\ID_Registers|Register_File_rtl_1_bypass [46] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [45])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [46] & (((\ID_Registers|Register_File_rtl_1_bypass [45]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [46]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~33 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~33_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[17]~32_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[17]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~33 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y24_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCCOMB_X74_Y24_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~36 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [17] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~36 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~37 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout  & 
// (((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  & \EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[17]~36_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~37 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N30
cycloneii_lcell_comb \EX_ALU|Add1~30 (
// Equation(s):
// \EX_ALU|Add1~30_combout  = (\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & (!\EX_ALU|Add1~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & (\EX_ALU|Add1~29  & VCC)))) # (!\EX_Forward_A|Mux16~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & ((\EX_ALU|Add1~29 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & (!\EX_ALU|Add1~29 ))))
// \EX_ALU|Add1~31  = CARRY((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & !\EX_ALU|Add1~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ) # (!\EX_ALU|Add1~29 ))))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~29 ),
	.combout(\EX_ALU|Add1~30_combout ),
	.cout(\EX_ALU|Add1~31 ));
// synopsys translate_off
defparam \EX_ALU|Add1~30 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N0
cycloneii_lcell_comb \EX_ALU|Add1~32 (
// Equation(s):
// \EX_ALU|Add1~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (\EX_ALU|Add1~31 )))) # (GND)
// \EX_ALU|Add1~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add1~31 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add1~31 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~31 ),
	.combout(\EX_ALU|Add1~32_combout ),
	.cout(\EX_ALU|Add1~33 ));
// synopsys translate_off
defparam \EX_ALU|Add1~32 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N2
cycloneii_lcell_comb \EX_ALU|Add1~34 (
// Equation(s):
// \EX_ALU|Add1~34_combout  = (\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (!\EX_ALU|Add1~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (\EX_ALU|Add1~33  & VCC)))) # (!\EX_Forward_A|Mux14~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & ((\EX_ALU|Add1~33 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (!\EX_ALU|Add1~33 ))))
// \EX_ALU|Add1~35  = CARRY((\EX_Forward_A|Mux14~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & !\EX_ALU|Add1~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ) # (!\EX_ALU|Add1~33 ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~33 ),
	.combout(\EX_ALU|Add1~34_combout ),
	.cout(\EX_ALU|Add1~35 ));
// synopsys translate_off
defparam \EX_ALU|Add1~34 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N6
cycloneii_lcell_comb \EX_ALU|Add1~38 (
// Equation(s):
// \EX_ALU|Add1~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (!\EX_ALU|Add1~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (\EX_ALU|Add1~37  & VCC)))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & ((\EX_ALU|Add1~37 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (!\EX_ALU|Add1~37 ))))
// \EX_ALU|Add1~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & !\EX_ALU|Add1~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ) # (!\EX_ALU|Add1~37 ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~37 ),
	.combout(\EX_ALU|Add1~38_combout ),
	.cout(\EX_ALU|Add1~39 ));
// synopsys translate_off
defparam \EX_ALU|Add1~38 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N8
cycloneii_lcell_comb \EX_ALU|Add1~40 (
// Equation(s):
// \EX_ALU|Add1~40_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  $ (\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU|Add1~39 )))) # (GND)
// \EX_ALU|Add1~41  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  & (\EX_Forward_A|Mux11~1_combout  & !\EX_ALU|Add1~39 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  & ((\EX_Forward_A|Mux11~1_combout ) # (!\EX_ALU|Add1~39 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.datab(\EX_Forward_A|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~39 ),
	.combout(\EX_ALU|Add1~40_combout ),
	.cout(\EX_ALU|Add1~41 ));
// synopsys translate_off
defparam \EX_ALU|Add1~40 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N10
cycloneii_lcell_comb \EX_ALU|Add1~42 (
// Equation(s):
// \EX_ALU|Add1~42_combout  = (\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & (!\EX_ALU|Add1~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & (\EX_ALU|Add1~41  & VCC)))) # (!\EX_Forward_A|Mux10~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & ((\EX_ALU|Add1~41 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & (!\EX_ALU|Add1~41 ))))
// \EX_ALU|Add1~43  = CARRY((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & !\EX_ALU|Add1~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ) # (!\EX_ALU|Add1~41 ))))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~41 ),
	.combout(\EX_ALU|Add1~42_combout ),
	.cout(\EX_ALU|Add1~43 ));
// synopsys translate_off
defparam \EX_ALU|Add1~42 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N12
cycloneii_lcell_comb \EX_ALU|Add1~44 (
// Equation(s):
// \EX_ALU|Add1~44_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  $ (\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU|Add1~43 )))) # (GND)
// \EX_ALU|Add1~45  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & (\EX_Forward_A|Mux9~1_combout  & !\EX_ALU|Add1~43 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & ((\EX_Forward_A|Mux9~1_combout ) # (!\EX_ALU|Add1~43 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~43 ),
	.combout(\EX_ALU|Add1~44_combout ),
	.cout(\EX_ALU|Add1~45 ));
// synopsys translate_off
defparam \EX_ALU|Add1~44 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N14
cycloneii_lcell_comb \EX_ALU|Add1~46 (
// Equation(s):
// \EX_ALU|Add1~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & ((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add1~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU|Add1~45 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & 
// ((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU|Add1~45  & VCC)) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add1~45 ))))
// \EX_ALU|Add1~47  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & ((!\EX_ALU|Add1~45 ) # (!\EX_Forward_A|Mux8~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & (!\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Add1~45 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~45 ),
	.combout(\EX_ALU|Add1~46_combout ),
	.cout(\EX_ALU|Add1~47 ));
// synopsys translate_off
defparam \EX_ALU|Add1~46 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y21_N18
cycloneii_lcell_comb \EX_ALU|Add1~50 (
// Equation(s):
// \EX_ALU|Add1~50_combout  = (\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (!\EX_ALU|Add1~49 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (\EX_ALU|Add1~49  & VCC)))) # (!\EX_Forward_A|Mux6~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & ((\EX_ALU|Add1~49 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (!\EX_ALU|Add1~49 ))))
// \EX_ALU|Add1~51  = CARRY((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & !\EX_ALU|Add1~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ) # (!\EX_ALU|Add1~49 ))))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~49 ),
	.combout(\EX_ALU|Add1~50_combout ),
	.cout(\EX_ALU|Add1~51 ));
// synopsys translate_off
defparam \EX_ALU|Add1~50 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~52_combout  & (\EX_ALU|Mux21~0_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~52_combout ) # (!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Add1~52_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hD585;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N8
cycloneii_lcell_comb \EX_ALU|Mux5~1 (
// Equation(s):
// \EX_ALU|Mux5~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ) # (!\EX_ALU|Mux5~0_combout ))) # (!\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  & 
// !\EX_ALU|Mux5~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux5~0_combout ))))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.datad(\EX_ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneii_lcell_comb \EX_ALU|Mux5~2 (
// Equation(s):
// \EX_ALU|Mux5~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~16_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux5~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mux5~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~2 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCFF_X70_Y23_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]));

// Location: LCCOMB_X70_Y23_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[26]~26 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [26])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [26])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [61]));

// Location: LCCOMB_X66_Y23_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [62]));

// Location: LCCOMB_X66_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~50_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [61])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [62] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 )) # (!\ID_Registers|Register_File_rtl_0_bypass [62] & ((\ID_Registers|Register_File_rtl_0_bypass [61])))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [61]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~50 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~51_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[25]~50_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~51 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X70_Y20_N4
cycloneii_lcell_comb \EX_Forward_A|Mux6~0 (
// Equation(s):
// \EX_Forward_A|Mux6~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\EX_Forward_Unit|Equal3~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneii_lcell_comb \EX_Forward_A|Mux6~1 (
// Equation(s):
// \EX_Forward_A|Mux6~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25])) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux6~0_combout ))))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux6~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datac(\EX_Forward_A|Mux6~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~1 .lut_mask = 16'hD8E4;
defparam \EX_Forward_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~50_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~50_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~50_combout ),
	.datad(\EX_ALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N26
cycloneii_lcell_comb \EX_ALU|Mux6~1 (
// Equation(s):
// \EX_ALU|Mux6~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & ((\EX_Forward_A|Mux6~1_combout ) # (!\EX_ALU|Mux6~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (\EX_Forward_A|Mux6~1_combout  & 
// !\EX_ALU|Mux6~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux6~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_Forward_A|Mux6~1_combout ),
	.datad(\EX_ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N30
cycloneii_lcell_comb \EX_ALU|Mux6~2 (
// Equation(s):
// \EX_ALU|Mux6~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~14_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux6~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux6~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~2 .lut_mask = 16'hEE44;
defparam \EX_ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder_combout  = \EX_ALU|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux6~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCFF_X70_Y20_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]));

// Location: LCCOMB_X70_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[25] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [25] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~62_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [25])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [25]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[25] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y20_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]));

// Location: LCCOMB_X70_Y20_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[25]~25 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [25]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [61]));

// Location: LCCOMB_X65_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~48 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~48_combout  = (\ID_Registers|Register_File_rtl_1_bypass [62] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [61]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [62] & (((\ID_Registers|Register_File_rtl_1_bypass [61]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [62]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [61]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~48 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~49 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~49_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[25]~48_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[25]~48_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~49 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_2_ID[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[25]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCFF_X69_Y23_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]));

// Location: LCCOMB_X69_Y20_N22
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [25]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 .lut_mask = 16'hEE44;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]));

// Location: LCCOMB_X69_Y23_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~63 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~63_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~63 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]));

// Location: LCCOMB_X69_Y23_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~64 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~64_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~63_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 )) # (!\MEM_Data_Memory|Read_Data_MEM~63_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~64 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[26] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [26] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~64_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [26]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [26]),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM~64_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[26] .lut_mask = 16'hF0AA;
defparam \MEM_Data_Memory|Read_Data_MEM[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]));

// Location: LCCOMB_X69_Y23_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [26]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 .lut_mask = 16'hCCAA;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y20_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]));

// Location: LCCOMB_X69_Y20_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~58 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~58_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~57_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 )) # (!\MEM_Data_Memory|Read_Data_MEM~57_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~58 .lut_mask = 16'h5140;
defparam \MEM_Data_Memory|Read_Data_MEM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[23] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [23] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~58_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [23])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [23]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [23]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[23] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y20_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]));

// Location: LCFF_X65_Y23_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [57]));

// Location: LCCOMB_X65_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~44 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~44_combout  = (\ID_Registers|Register_File_rtl_1_bypass [58] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [57]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [58] & (((\ID_Registers|Register_File_rtl_1_bypass [57]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [58]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [57]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~44 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~45 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~45_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[23]~44_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_2_ID[23]~44_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~45 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCFF_X68_Y23_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]));

// Location: LCCOMB_X69_Y20_N0
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [23])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [23])))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 .lut_mask = 16'hF5A0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~60 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~60_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~59_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ))) # (!\MEM_Data_Memory|Read_Data_MEM~59_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~60 .lut_mask = 16'h0E02;
defparam \MEM_Data_Memory|Read_Data_MEM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[24] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [24] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~60_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [24])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [24]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [24]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[24] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y20_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]));

// Location: LCFF_X69_Y20_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]));

// Location: LCCOMB_X69_Y20_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[24]~24 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [24])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [24])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~42_combout  = (\ID_Registers|Register_File_rtl_0_bypass [54] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [53])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [54] & (((\ID_Registers|Register_File_rtl_0_bypass [53]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [54]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~42 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~43_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[21]~42_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~43 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_1_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X72_Y24_N14
cycloneii_lcell_comb \EX_Forward_A|Mux10~1 (
// Equation(s):
// \EX_Forward_A|Mux10~1_combout  = (\EX_Forward_A|Mux10~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux10~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux10~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N6
cycloneii_lcell_comb \EX_ALU|Add0~38 (
// Equation(s):
// \EX_ALU|Add0~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (\EX_ALU|Add0~37  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (!\EX_ALU|Add0~37 )))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (!\EX_ALU|Add0~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & ((\EX_ALU|Add0~37 ) # (GND)))))
// \EX_ALU|Add0~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & !\EX_ALU|Add0~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((!\EX_ALU|Add0~37 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~37 ),
	.combout(\EX_ALU|Add0~38_combout ),
	.cout(\EX_ALU|Add0~39 ));
// synopsys translate_off
defparam \EX_ALU|Add0~38 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N10
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add0~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add0~41 ) # (GND)))))
// \EX_ALU|Add0~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add0~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & ((!\EX_ALU|Add0~41 ) # (!\EX_Forward_A|Mux10~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout(\EX_ALU|Add0~43 ));
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
cycloneii_lcell_comb \EX_ALU|Add0~44 (
// Equation(s):
// \EX_ALU|Add0~44_combout  = ((\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  $ (!\EX_ALU|Add0~43 )))) # (GND)
// \EX_ALU|Add0~45  = CARRY((\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ) # (!\EX_ALU|Add0~43 ))) # (!\EX_Forward_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & !\EX_ALU|Add0~43 )))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~43 ),
	.combout(\EX_ALU|Add0~44_combout ),
	.cout(\EX_ALU|Add0~45 ));
// synopsys translate_off
defparam \EX_ALU|Add0~44 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~46_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~46_combout )))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Add0~46_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'hAD0D;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N18
cycloneii_lcell_comb \EX_ALU|Mux8~1 (
// Equation(s):
// \EX_ALU|Mux8~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ) # (!\EX_ALU|Mux8~0_combout ))) # (!\EX_Forward_A|Mux8~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & 
// !\EX_ALU|Mux8~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux8~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.datad(\EX_ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N20
cycloneii_lcell_comb \EX_ALU|Mux8~2 (
// Equation(s):
// \EX_ALU|Mux8~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~10_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux8~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU|Mux8~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~2 .lut_mask = 16'hFC0C;
defparam \EX_ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y21_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux8~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCFF_X69_Y20_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]));

// Location: LCCOMB_X69_Y20_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[23]~23 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [23]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~44_combout  = (\ID_Registers|Register_File_rtl_0_bypass [56] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [55])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [56] & (((\ID_Registers|Register_File_rtl_0_bypass [55]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [56]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~44 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~45_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[22]~44_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~45 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y24_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X71_Y24_N26
cycloneii_lcell_comb \EX_Forward_A|Mux9~0 (
// Equation(s):
// \EX_Forward_A|Mux9~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\EX_Forward_Unit|Equal3~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~0 .lut_mask = 16'hE2AA;
defparam \EX_Forward_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N16
cycloneii_lcell_comb \EX_Forward_A|Mux9~1 (
// Equation(s):
// \EX_Forward_A|Mux9~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22])) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux9~0_combout ))))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_A|Mux9~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datad(\EX_Forward_A|Mux9~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N0
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~44_combout  & ((\EX_ALU|Mux21~0_combout )))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~44_combout ) # (!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Add1~44_combout ),
	.datac(\EX_ALU|Add0~44_combout ),
	.datad(\EX_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hD855;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N26
cycloneii_lcell_comb \EX_ALU|Mux9~1 (
// Equation(s):
// \EX_ALU|Mux9~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & ((\EX_Forward_A|Mux9~1_combout ) # (!\EX_ALU|Mux9~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & (\EX_Forward_A|Mux9~1_combout  & 
// !\EX_ALU|Mux9~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux9~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.datac(\EX_Forward_A|Mux9~1_combout ),
	.datad(\EX_ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N8
cycloneii_lcell_comb \EX_ALU|Mux9~2 (
// Equation(s):
// \EX_ALU|Mux9~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~8_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux9~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU|Mux9~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~2 .lut_mask = 16'hFC0C;
defparam \EX_ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y21_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCFF_X68_Y21_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]));

// Location: LCCOMB_X68_Y21_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[22]~22 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [22])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [22])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~47 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~47_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// (\ID_Registers|Read_Data_2_ID[22]~46_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[22]~46_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~47 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_2_ID[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCFF_X68_Y21_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]));

// Location: LCFF_X68_Y21_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]));

// Location: LCCOMB_X68_Y21_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~56 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~56_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~55_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 )) # (!\MEM_Data_Memory|Read_Data_MEM~55_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~56 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[22] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [22] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~56_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [22])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [22]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[22] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]));

// Location: LCCOMB_X68_Y21_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [22]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 .lut_mask = 16'hFA50;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~52 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~52_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~51_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ))) # (!\MEM_Data_Memory|Read_Data_MEM~51_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~52 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[20] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [20] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~52_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [20]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [20]),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[20] .lut_mask = 16'hF0AA;
defparam \MEM_Data_Memory|Read_Data_MEM[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]));

// Location: LCCOMB_X72_Y21_N10
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~40_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~40_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add0~40_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N30
cycloneii_lcell_comb \EX_ALU|Mux11~1 (
// Equation(s):
// \EX_ALU|Mux11~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ) # (!\EX_ALU|Mux11~0_combout ))) # (!\EX_Forward_A|Mux11~1_combout  & (!\EX_ALU|Mux11~0_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux11~0_combout ))))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU|Mux11~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~1 .lut_mask = 16'hBC38;
defparam \EX_ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N12
cycloneii_lcell_comb \EX_ALU|Mux11~2 (
// Equation(s):
// \EX_ALU|Mux11~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~4_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux11~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux11~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~2 .lut_mask = 16'hEE44;
defparam \EX_ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout  = \EX_ALU|Mux11~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux11~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCCOMB_X76_Y24_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]));

// Location: LCCOMB_X76_Y24_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[20]~20 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [20])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~38_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [49])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [50] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [50] & (\ID_Registers|Register_File_rtl_0_bypass [49]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [50]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [49]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~38 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~39_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[19]~38_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~39 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X70_Y26_N20
cycloneii_lcell_comb \EX_Forward_A|Mux12~1 (
// Equation(s):
// \EX_Forward_A|Mux12~1_combout  = (\EX_Forward_A|Mux12~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux12~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux12~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~38_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~38_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~38_combout ),
	.datad(\EX_ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneii_lcell_comb \EX_ALU|Mux12~1 (
// Equation(s):
// \EX_ALU|Mux12~1_combout  = (\EX_ALU|Mux12~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & \EX_Forward_A|Mux12~1_combout )) # (!\EX_ALU|Mux21~2_combout ))) # (!\EX_ALU|Mux12~0_combout  & (\EX_ALU|Mux21~2_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ) # (\EX_Forward_A|Mux12~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.datab(\EX_Forward_A|Mux12~1_combout ),
	.datac(\EX_ALU|Mux12~0_combout ),
	.datad(\EX_ALU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~1 .lut_mask = 16'h8EF0;
defparam \EX_ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N18
cycloneii_lcell_comb \EX_ALU|Mux12~2 (
// Equation(s):
// \EX_ALU|Mux12~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~2_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux12~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux12~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder_combout  = \EX_ALU|Mux12~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y20_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCFF_X69_Y26_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]));

// Location: LCCOMB_X69_Y26_N30
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[19]~19 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [19]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [49]));

// Location: LCCOMB_X70_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~36 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~36_combout  = (\ID_Registers|Register_File_rtl_1_bypass [50] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [49]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [50] & (((\ID_Registers|Register_File_rtl_1_bypass [49]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [50]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [49]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~36 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~37 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~37_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[19]~36_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~36_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~37 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCFF_X69_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]));

// Location: LCCOMB_X69_Y26_N0
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [19])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [19])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]));

// Location: LCCOMB_X75_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y25_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]));

// Location: LCCOMB_X75_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~47 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~47_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [56])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~47 .lut_mask = 16'h0F00;
defparam \MEM_Data_Memory|Read_Data_MEM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~48 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~48_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~47_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~47_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~48 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[18] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [18] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~48_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [18]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [18]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[18] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]));

// Location: LCCOMB_X75_Y24_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]));

// Location: LCCOMB_X75_Y24_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[18]~18 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [18])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [18])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~34_combout  = (\ID_Registers|Register_File_rtl_0_bypass [46] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [45])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [46] & (((\ID_Registers|Register_File_rtl_0_bypass [45]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [46]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~34 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~35_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[17]~34_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~35 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCCOMB_X72_Y25_N6
cycloneii_lcell_comb \EX_Forward_A|Mux14~1 (
// Equation(s):
// \EX_Forward_A|Mux14~1_combout  = (\EX_Forward_A|Mux14~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux14~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux14~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~34_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~34_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~34_combout ),
	.datad(\EX_ALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N6
cycloneii_lcell_comb \EX_ALU|Mux14~1 (
// Equation(s):
// \EX_ALU|Mux14~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & ((\EX_Forward_A|Mux14~1_combout ) # (!\EX_ALU|Mux14~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (\EX_Forward_A|Mux14~1_combout  & 
// !\EX_ALU|Mux14~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux14~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.datab(\EX_Forward_A|Mux14~1_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N8
cycloneii_lcell_comb \EX_ALU|Mux14~2 (
// Equation(s):
// \EX_ALU|Mux14~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [17])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux14~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|w513w [17]),
	.datac(vcc),
	.datad(\EX_ALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~2 .lut_mask = 16'hDD88;
defparam \EX_ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y22_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux14~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCCOMB_X74_Y24_N8
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y24_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]));

// Location: LCFF_X75_Y24_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]));

// Location: LCCOMB_X75_Y24_N8
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [17])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]));

// Location: LCCOMB_X75_Y24_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~46 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~46_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~45_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 )) # (!\MEM_Data_Memory|Read_Data_MEM~45_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~46 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[17] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [17] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~46_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [17])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [17]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[17] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]));

// Location: LCCOMB_X74_Y24_N30
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[17]~17 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [17]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~32_combout  = (\ID_Registers|Register_File_rtl_0_bypass [44] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [43])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [44] & (((\ID_Registers|Register_File_rtl_0_bypass [43]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [44]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [43]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~33_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[16]~32_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.datad(\ID_Registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~33 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_1_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCCOMB_X72_Y25_N30
cycloneii_lcell_comb \EX_Forward_A|Mux15~1 (
// Equation(s):
// \EX_Forward_A|Mux15~1_combout  = (\EX_Forward_A|Mux15~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux15~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux15~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~32_combout )) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~32_combout ))))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Add1~32_combout ),
	.datac(\EX_ALU|Add0~32_combout ),
	.datad(\EX_ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'h88F5;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N26
cycloneii_lcell_comb \EX_ALU|Mux15~1 (
// Equation(s):
// \EX_ALU|Mux15~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Mux15~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (\EX_Forward_A|Mux15~1_combout  & 
// !\EX_ALU|Mux15~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux15~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N24
cycloneii_lcell_comb \EX_ALU|Mux15~2 (
// Equation(s):
// \EX_ALU|Mux15~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [16])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux15~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [16]),
	.datad(\EX_ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y22_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux15~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCFF_X75_Y24_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]));

// Location: LCFF_X76_Y24_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]));

// Location: LCCOMB_X76_Y24_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]));

// Location: LCCOMB_X76_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~43 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~43_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [52])

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~43 .lut_mask = 16'h3300;
defparam \MEM_Data_Memory|Read_Data_MEM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~44 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~44_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~43_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 )) # (!\MEM_Data_Memory|Read_Data_MEM~43_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~44 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[16] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [16] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~44_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [16])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [16]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [16]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[16] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y24_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]));

// Location: LCCOMB_X75_Y24_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[16]~16 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [43]));

// Location: LCCOMB_X67_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~34 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~34_combout  = (\ID_Registers|Register_File_rtl_1_bypass [44] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [43]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [44] & (((\ID_Registers|Register_File_rtl_1_bypass [43]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [44]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [43]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~34 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~35 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~35_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[16]~34_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[16]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~35 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y25_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCFF_X76_Y24_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]));

// Location: LCCOMB_X76_Y24_N8
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [16])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [16])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]));

// Location: LCCOMB_X69_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~38 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~38_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~37_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 )) # (!\MEM_Data_Memory|Read_Data_MEM~37_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~38 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[13] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [13] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~38_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [13])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[13] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]));

// Location: LCCOMB_X69_Y26_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[13]~13 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [13]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .lut_mask = 16'hEE22;
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~30_combout  = (\ID_Registers|Register_File_rtl_1_bypass [40] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [39])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [40] & (((\ID_Registers|Register_File_rtl_1_bypass [39]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [40]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [39]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~30 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~31_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[14]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~31 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCCOMB_X68_Y22_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ) # (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [14] & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~30 .lut_mask = 16'hAEA4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [14]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[14]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~31 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N24
cycloneii_lcell_comb \EX_ALU|Add1~24 (
// Equation(s):
// \EX_ALU|Add1~24_combout  = ((\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  $ (\EX_ALU|Add1~23 )))) # (GND)
// \EX_ALU|Add1~25  = CARRY((\EX_Forward_A|Mux19~1_combout  & ((!\EX_ALU|Add1~23 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ))) # (!\EX_Forward_A|Mux19~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & !\EX_ALU|Add1~23 )))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~23 ),
	.combout(\EX_ALU|Add1~24_combout ),
	.cout(\EX_ALU|Add1~25 ));
// synopsys translate_off
defparam \EX_ALU|Add1~24 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N28
cycloneii_lcell_comb \EX_ALU|Add1~28 (
// Equation(s):
// \EX_ALU|Add1~28_combout  = ((\EX_Forward_A|Mux17~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  $ (\EX_ALU|Add1~27 )))) # (GND)
// \EX_ALU|Add1~29  = CARRY((\EX_Forward_A|Mux17~1_combout  & ((!\EX_ALU|Add1~27 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ))) # (!\EX_Forward_A|Mux17~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & !\EX_ALU|Add1~27 )))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~27 ),
	.combout(\EX_ALU|Add1~28_combout ),
	.cout(\EX_ALU|Add1~29 ));
// synopsys translate_off
defparam \EX_ALU|Add1~28 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~30_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~30_combout )))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Add0~30_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add1~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hCB0B;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N14
cycloneii_lcell_comb \EX_ALU|Mux16~1 (
// Equation(s):
// \EX_ALU|Mux16~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ) # (!\EX_ALU|Mux16~0_combout ))) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Mux16~0_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux16~0_combout ))))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU|Mux16~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~1 .lut_mask = 16'hBC38;
defparam \EX_ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N0
cycloneii_lcell_comb \EX_ALU|Mux16~2 (
// Equation(s):
// \EX_ALU|Mux16~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [15]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux16~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux16~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [15]),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout  = \EX_ALU|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux16~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCCOMB_X68_Y22_N30
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]));

// Location: LCCOMB_X68_Y22_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[15]~15 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [15]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [41]));

// Location: LCCOMB_X71_Y25_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~30_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [41])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [42] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [42] & (\ID_Registers|Register_File_rtl_0_bypass [41]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [42]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~30 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~31_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[15]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~31 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y21_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X72_Y21_N6
cycloneii_lcell_comb \EX_Forward_A|Mux16~1 (
// Equation(s):
// \EX_Forward_A|Mux16~1_combout  = (\EX_Forward_A|Mux16~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux16~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux16~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~8_combout  & (\EX_ALU|Mux21~0_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~8_combout ) # (!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add1~8_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneii_lcell_comb \EX_ALU|Mux27~1 (
// Equation(s):
// \EX_ALU|Mux27~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & ((\EX_Forward_A|Mux27~1_combout ) # (!\EX_ALU|Mux27~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & (\EX_Forward_A|Mux27~1_combout  & 
// !\EX_ALU|Mux27~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux27~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_Forward_A|Mux27~1_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneii_lcell_comb \EX_ALU|Mux27~2 (
// Equation(s):
// \EX_ALU|Mux27~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [4])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux27~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [4]),
	.datad(\EX_ALU|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux27~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCFF_X65_Y22_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]));

// Location: LCFF_X65_Y22_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux26~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]));

// Location: LCCOMB_X65_Y22_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~2 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~2_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~2 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux31~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]));

// Location: LCFF_X65_Y22_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]));

// Location: LCFF_X66_Y22_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]));

// Location: LCCOMB_X65_Y22_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~0 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~0_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~0 .lut_mask = 16'h8241;
defparam \MEM_Data_Memory|Data_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~4 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~4_combout  = (\MEM_Data_Memory|Data_Memory~3_combout  & (\MEM_Data_Memory|Data_Memory~1_combout  & (\MEM_Data_Memory|Data_Memory~2_combout  & \MEM_Data_Memory|Data_Memory~0_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~3_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~1_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~2_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~4 .lut_mask = 16'h8000;
defparam \MEM_Data_Memory|Data_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~5 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~5_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0] & (\MEM_Data_Memory|Data_Memory~4_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~5 .lut_mask = 16'h9000;
defparam \MEM_Data_Memory|Data_Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~39 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~39_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~39 .lut_mask = 16'h00CC;
defparam \MEM_Data_Memory|Read_Data_MEM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y20_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]));

// Location: LCCOMB_X66_Y20_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~40 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~40_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~39_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 )) # (!\MEM_Data_Memory|Read_Data_MEM~39_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~40 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[14] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [14] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~40_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [14])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[14] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]));

// Location: LCCOMB_X76_Y22_N30
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~28_combout  & (\EX_ALU|Mux21~0_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~28_combout ) # (!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Add1~28_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'hD585;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N12
cycloneii_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Mux17~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & (\EX_Forward_A|Mux17~1_combout  & 
// !\EX_ALU|Mux17~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux17~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_Forward_A|Mux17~1_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N22
cycloneii_lcell_comb \EX_ALU|Mux17~2 (
// Equation(s):
// \EX_ALU|Mux17~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [14])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux17~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [14]),
	.datad(\EX_ALU|Mux17~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout  = \EX_ALU|Mux17~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux17~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y22_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCFF_X68_Y22_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]));

// Location: LCCOMB_X68_Y22_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[14]~14 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [14])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [14])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [39]));

// Location: LCCOMB_X68_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~28_combout  = (\ID_Registers|Register_File_rtl_0_bypass [40] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [39]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [40] & (((\ID_Registers|Register_File_rtl_0_bypass [39]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [40]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [39]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~28 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~29_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[14]~28_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~29 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X70_Y22_N18
cycloneii_lcell_comb \EX_Forward_A|Mux17~1 (
// Equation(s):
// \EX_Forward_A|Mux17~1_combout  = (\EX_Forward_A|Mux17~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux17~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux17~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N28
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~26_combout )) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~26_combout ))))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Add1~26_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'h8F83;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N18
cycloneii_lcell_comb \EX_ALU|Mux18~1 (
// Equation(s):
// \EX_ALU|Mux18~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ) # (!\EX_ALU|Mux18~0_combout ))) # (!\EX_Forward_A|Mux18~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & 
// !\EX_ALU|Mux18~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux18~0_combout ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.datad(\EX_ALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N4
cycloneii_lcell_comb \EX_ALU|Mux18~2 (
// Equation(s):
// \EX_ALU|Mux18~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [13])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux18~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [13]),
	.datad(\EX_ALU|Mux18~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X76_Y22_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux18~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCCOMB_X72_Y22_N4
cycloneii_lcell_comb \EX_Forward_A|Mux18~0 (
// Equation(s):
// \EX_Forward_A|Mux18~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )))) 
// # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\EX_Forward_Unit|Equal3~2_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [38]));

// Location: LCFF_X67_Y23_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [37]));

// Location: LCCOMB_X67_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~26_combout  = (\ID_Registers|Register_File_rtl_0_bypass [38] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [37]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [38] & (((\ID_Registers|Register_File_rtl_0_bypass [37]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [38]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [37]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~26 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~27_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[13]~26_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~27 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_1_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X72_Y22_N30
cycloneii_lcell_comb \EX_Forward_A|Mux18~1 (
// Equation(s):
// \EX_Forward_A|Mux18~1_combout  = (\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\EX_Forward_A|Mux18~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\EX_Forward_A|Mux18~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX [0]),
	.datab(\EX_Forward_A|Mux18~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~1 .lut_mask = 16'hED48;
defparam \EX_Forward_A|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N10
cycloneii_lcell_comb \EX_ALU|Add1~10 (
// Equation(s):
// \EX_ALU|Add1~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add1~9 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add1~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 ))))
// \EX_ALU|Add1~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((!\EX_ALU|Add1~9 ) # (!\EX_Forward_A|Mux26~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add1~9 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~9 ),
	.combout(\EX_ALU|Add1~10_combout ),
	.cout(\EX_ALU|Add1~11 ));
// synopsys translate_off
defparam \EX_ALU|Add1~10 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N18
cycloneii_lcell_comb \EX_ALU|Add1~18 (
// Equation(s):
// \EX_ALU|Add1~18_combout  = (\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & (!\EX_ALU|Add1~17 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & (\EX_ALU|Add1~17  & VCC)))) # (!\EX_Forward_A|Mux22~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & ((\EX_ALU|Add1~17 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & (!\EX_ALU|Add1~17 ))))
// \EX_ALU|Add1~19  = CARRY((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & !\EX_ALU|Add1~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ) # (!\EX_ALU|Add1~17 ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~17 ),
	.combout(\EX_ALU|Add1~18_combout ),
	.cout(\EX_ALU|Add1~19 ));
// synopsys translate_off
defparam \EX_ALU|Add1~18 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N2
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~18_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~18_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Mux21~1_combout ),
	.datab(\EX_ALU|Add0~18_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'hE545;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N28
cycloneii_lcell_comb \EX_ALU|Mux22~1 (
// Equation(s):
// \EX_ALU|Mux22~1_combout  = (\EX_ALU|Mux22~0_combout  & (((\EX_Forward_A|Mux22~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout )) # (!\EX_ALU|Mux21~2_combout ))) # (!\EX_ALU|Mux22~0_combout  & (\EX_ALU|Mux21~2_combout  & 
// ((\EX_Forward_A|Mux22~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~1 .lut_mask = 16'hBC2C;
defparam \EX_ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneii_lcell_comb \EX_ALU|Mux22~2 (
// Equation(s):
// \EX_ALU|Mux22~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [9])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux22~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [9]),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~2 .lut_mask = 16'hF5A0;
defparam \EX_ALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux22~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCCOMB_X72_Y20_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~20 .lut_mask = 16'hF0CA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[9]~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~21 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N20
cycloneii_lcell_comb \EX_ALU|Add1~20 (
// Equation(s):
// \EX_ALU|Add1~20_combout  = ((\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  $ (\EX_ALU|Add1~19 )))) # (GND)
// \EX_ALU|Add1~21  = CARRY((\EX_Forward_A|Mux21~1_combout  & ((!\EX_ALU|Add1~19 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ))) # (!\EX_Forward_A|Mux21~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & !\EX_ALU|Add1~19 )))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~19 ),
	.combout(\EX_ALU|Add1~20_combout ),
	.cout(\EX_ALU|Add1~21 ));
// synopsys translate_off
defparam \EX_ALU|Add1~20 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y22_N22
cycloneii_lcell_comb \EX_ALU|Add1~22 (
// Equation(s):
// \EX_ALU|Add1~22_combout  = (\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & (!\EX_ALU|Add1~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & (\EX_ALU|Add1~21  & VCC)))) # (!\EX_Forward_A|Mux20~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & ((\EX_ALU|Add1~21 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & (!\EX_ALU|Add1~21 ))))
// \EX_ALU|Add1~23  = CARRY((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & !\EX_ALU|Add1~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ) # (!\EX_ALU|Add1~21 ))))

	.dataa(\EX_Forward_A|Mux20~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~21 ),
	.combout(\EX_ALU|Add1~22_combout ),
	.cout(\EX_ALU|Add1~23 ));
// synopsys translate_off
defparam \EX_ALU|Add1~22 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~24_combout )) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~24_combout ))))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add1~24_combout ),
	.datad(\EX_ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneii_lcell_comb \EX_ALU|Mux19~1 (
// Equation(s):
// \EX_ALU|Mux19~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ) # (!\EX_ALU|Mux19~0_combout ))) # (!\EX_Forward_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & 
// !\EX_ALU|Mux19~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux19~0_combout ))))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneii_lcell_comb \EX_ALU|Mux19~2 (
// Equation(s):
// \EX_ALU|Mux19~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [12])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux19~1_combout )))

	.dataa(\EX_ALU|Mult0|auto_generated|w513w [12]),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~2 .lut_mask = 16'hBB88;
defparam \EX_ALU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux19~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCFF_X68_Y20_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]));

// Location: LCCOMB_X68_Y20_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[12]~12 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [12])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [12])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [35]));

// Location: LCCOMB_X67_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~24_combout  = (\ID_Registers|Register_File_rtl_0_bypass [36] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [35])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [36] & (((\ID_Registers|Register_File_rtl_0_bypass [35]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [36]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [35]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~24 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~25_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[12]~24_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~25 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X72_Y24_N30
cycloneii_lcell_comb \EX_Forward_A|Mux19~1 (
// Equation(s):
// \EX_Forward_A|Mux19~1_combout  = (\EX_Forward_A|Mux19~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux19~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux19~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N6
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~22_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~22_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add0~22_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N2
cycloneii_lcell_comb \EX_ALU|Mux20~1 (
// Equation(s):
// \EX_ALU|Mux20~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ) # (!\EX_ALU|Mux20~0_combout ))) # (!\EX_Forward_A|Mux20~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & 
// !\EX_ALU|Mux20~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux20~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.datad(\EX_ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
cycloneii_lcell_comb \EX_ALU|Mux20~2 (
// Equation(s):
// \EX_ALU|Mux20~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [11])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux20~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [11]),
	.datad(\EX_ALU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~2 .lut_mask = 16'hF5A0;
defparam \EX_ALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCFF_X66_Y22_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]));

// Location: LCCOMB_X66_Y22_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[11]~11 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [11])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~16_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [29])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [30] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [30] & (\ID_Registers|Register_File_rtl_1_bypass [29]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [30]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [29]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~16 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~17_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[9]~16_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~17 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_2_ID[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCFF_X72_Y20_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]));

// Location: LCCOMB_X72_Y20_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [9]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]));

// Location: LCCOMB_X72_Y20_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~30 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~30_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~29_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~29_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~30 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[9] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [9] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~30_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [9])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [9]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [9]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[9] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]));

// Location: LCCOMB_X72_Y20_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[9]~9 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [9]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~14_combout  = (\ID_Registers|Register_File_rtl_0_bypass [26] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [25])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [26] & (((\ID_Registers|Register_File_rtl_0_bypass [25]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [26]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~14 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~15_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// (\ID_Registers|Read_Data_1_ID[7]~14_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~15 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCCOMB_X70_Y23_N28
cycloneii_lcell_comb \EX_Forward_A|Mux24~1 (
// Equation(s):
// \EX_Forward_A|Mux24~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux24~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N8
cycloneii_lcell_comb \EX_ALU|Mux25~2 (
// Equation(s):
// \EX_ALU|Mux25~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [6]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux25~1_combout ))

	.dataa(\EX_ALU|Mux25~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [6]),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux25~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCCOMB_X72_Y21_N18
cycloneii_lcell_comb \EX_Forward_A|Mux25~0 (
// Equation(s):
// \EX_Forward_A|Mux25~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N20
cycloneii_lcell_comb \EX_Forward_A|Mux25~1 (
// Equation(s):
// \EX_Forward_A|Mux25~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_Forward_A|Mux25~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0])))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & 
// (\EX_Forward_A|Mux25~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\EX_Forward_A|Mux25~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N30
cycloneii_lcell_comb \EX_ALU|Mux23~2 (
// Equation(s):
// \EX_ALU|Mux23~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [8]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux23~1_combout ))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [8]),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y20_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux23~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCFF_X68_Y20_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]));

// Location: LCCOMB_X68_Y20_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[8]~8 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [8])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [8])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~12_combout  = (\ID_Registers|Register_File_rtl_1_bypass [26] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [25])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [26] & (((\ID_Registers|Register_File_rtl_1_bypass [25]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [26]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [25]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~12 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~13_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[7]~12_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[7]~12_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~13 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y22_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[7]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCCOMB_X72_Y22_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3])) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [7])))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~16 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  & 
// (((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout  & \EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~17 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add1~14_combout  & (\EX_ALU|Mux21~0_combout ))) # (!\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Add0~14_combout ) # (!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add1~14_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneii_lcell_comb \EX_ALU|Mux24~1 (
// Equation(s):
// \EX_ALU|Mux24~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ) # (!\EX_ALU|Mux24~0_combout ))) # (!\EX_Forward_A|Mux24~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & 
// !\EX_ALU|Mux24~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux24~0_combout ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.datad(\EX_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux24~2 (
// Equation(s):
// \EX_ALU|Mux24~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [7]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux24~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux24~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [7]),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCFF_X68_Y20_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]));

// Location: LCFF_X68_Y20_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]));

// Location: LCCOMB_X68_Y20_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]));

// Location: LCFF_X70_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [13]));

// Location: LCCOMB_X70_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~0_combout  = (\ID_Registers|Register_File_rtl_1_bypass [14] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [13])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [14] & (((\ID_Registers|Register_File_rtl_1_bypass [13]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [14]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [13]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~0 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~1_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[1]~0_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~1 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder_combout  = \ID_Registers|Read_Data_2_ID[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCFF_X70_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]));

// Location: LCCOMB_X70_Y25_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [1])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [1])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [15]));

// Location: LCCOMB_X67_Y24_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [16]));

// Location: LCCOMB_X67_Y24_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~6_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [15])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [16] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 )) # (!\ID_Registers|Register_File_rtl_1_bypass [16] & ((\ID_Registers|Register_File_rtl_1_bypass [15])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [15]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~6 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~7_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[2]~6_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_2_ID[2]~6_combout ),
	.datad(\ID_Registers|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~7 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCFF_X68_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]));

// Location: LCCOMB_X68_Y25_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [2])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [2])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]));

// Location: LCCOMB_X71_Y26_N30
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [3])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datab(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3 .lut_mask = 16'hAACC;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N24
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [4]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]))

	.dataa(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4 .lut_mask = 16'hCCAA;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y24_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [22]));

// Location: LCFF_X72_Y24_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [21]));

// Location: LCCOMB_X72_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~8_combout  = (\ID_Registers|Register_File_rtl_1_bypass [22] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [21]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [22] & (((\ID_Registers|Register_File_rtl_1_bypass [21]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [22]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [21]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~8 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~9_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[5]~8_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[5]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~9 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCFF_X71_Y26_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]));

// Location: LCCOMB_X71_Y26_N2
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [5])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [5])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.datad(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]));

// Location: LCCOMB_X68_Y20_N0
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [6])) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM [6])))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6 .lut_mask = 16'hF3C0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [27]));

// Location: LCCOMB_X67_Y20_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~18_combout  = (\ID_Registers|Register_File_rtl_1_bypass [28] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [27])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [28] & (((\ID_Registers|Register_File_rtl_1_bypass [27]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [28]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [27]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~18 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~19_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[8]~18_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.datac(\ID_Registers|Equal1~1_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~19 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_2_ID[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y20_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCFF_X67_Y20_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]));

// Location: LCCOMB_X67_Y20_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout  = (\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [8]))) # (!\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]))

	.dataa(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 .lut_mask = 16'hFA50;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~26 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~26_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~25_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ))) # (!\MEM_Data_Memory|Read_Data_MEM~25_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~26 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[7] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [7] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~26_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [7])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [7]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [7]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[7] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y20_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]));

// Location: LCCOMB_X68_Y20_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[7]~7 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [7]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~4_combout  = (\ID_Registers|Register_File_rtl_1_bypass [18] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [17])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [18] & (((\ID_Registers|Register_File_rtl_1_bypass [17]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [18]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~4 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~5_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[3]~4_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~5 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X72_Y22_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [3] & ((!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~8 .lut_mask = 16'hAAE4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~9 .lut_mask = 16'hF388;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Mux21~1_combout  & (((\EX_ALU|Mux21~0_combout  & \EX_ALU|Add1~10_combout )))) # (!\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add0~10_combout ) # ((!\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU|Add0~10_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux21~0_combout ),
	.datad(\EX_ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
cycloneii_lcell_comb \EX_ALU|Mux26~1 (
// Equation(s):
// \EX_ALU|Mux26~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ) # (!\EX_ALU|Mux26~0_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Mux26~0_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux26~0_combout ))))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU|Mux21~2_combout ),
	.datac(\EX_ALU|Mux26~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~1 .lut_mask = 16'hBC38;
defparam \EX_ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneii_lcell_comb \EX_ALU|Mux26~2 (
// Equation(s):
// \EX_ALU|Mux26~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [5])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux26~1_combout )))

	.dataa(\EX_ALU|Mult0|auto_generated|w513w [5]),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mux26~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~2 .lut_mask = 16'hBB88;
defparam \EX_ALU|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux26~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCFF_X71_Y26_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]));

// Location: LCCOMB_X72_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y26_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]));

// Location: LCCOMB_X71_Y26_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~21 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~21_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [30])

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~21 .lut_mask = 16'h5500;
defparam \MEM_Data_Memory|Read_Data_MEM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]));

// Location: LCCOMB_X71_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~22 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~22_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~21_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ))) # (!\MEM_Data_Memory|Read_Data_MEM~21_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~22 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[5] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [5] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~22_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [5])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [5]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[5] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]));

// Location: LCCOMB_X71_Y26_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[5]~5 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [5]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux26~0 (
// Equation(s):
// \EX_Forward_A|Mux26~0_combout  = (\EX_Forward_Unit|Equal3~2_combout  & ((\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )))) # 
// (!\EX_Forward_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~2_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~0 .lut_mask = 16'hF870;
defparam \EX_Forward_A|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [21]));

// Location: LCCOMB_X71_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~10_combout  = (\ID_Registers|Register_File_rtl_0_bypass [22] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [21])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [22] & (((\ID_Registers|Register_File_rtl_0_bypass [21]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [22]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [21]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~10 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~11_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[5]~10_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~11 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCCOMB_X72_Y25_N14
cycloneii_lcell_comb \EX_Forward_A|Mux26~1 (
// Equation(s):
// \EX_Forward_A|Mux26~1_combout  = (\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\EX_Forward_A|Mux26~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX [0] & ((\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & (\EX_Forward_A|Mux26~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX [0]),
	.datab(\EX_Forward_A|Mux26~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N14
cycloneii_lcell_comb \EX_ALU|Mux29~2 (
// Equation(s):
// \EX_ALU|Mux29~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [2]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux29~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux29~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [2]),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux29~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCFF_X71_Y26_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]));

// Location: LCCOMB_X75_Y25_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y25_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]));

// Location: LCCOMB_X75_Y25_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~19 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~19_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~19 .lut_mask = 16'h0F00;
defparam \MEM_Data_Memory|Read_Data_MEM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~20 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~20_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~19_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 )) # (!\MEM_Data_Memory|Read_Data_MEM~19_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~20 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[4] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [4] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~20_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [4])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [4]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[4] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]));

// Location: LCCOMB_X71_Y26_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[4]~4 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [4]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [19]));

// Location: LCCOMB_X72_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~8_combout  = (\ID_Registers|Register_File_rtl_0_bypass [20] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [19]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [20] & (((\ID_Registers|Register_File_rtl_0_bypass [19]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [20]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [19]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~8 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~9_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[4]~8_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.datad(\ID_Registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~9 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_1_ID[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y25_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X72_Y25_N26
cycloneii_lcell_comb \EX_Forward_A|Mux27~1 (
// Equation(s):
// \EX_Forward_A|Mux27~1_combout  = (\EX_Forward_A|Mux27~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux27~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux27~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N22
cycloneii_lcell_comb \EX_ALU|Mux28~1 (
// Equation(s):
// \EX_ALU|Mux28~1_combout  = (\EX_ALU|Mux28~0_combout  & (((\EX_Forward_A|Mux28~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout )) # (!\EX_ALU|Mux21~2_combout ))) # (!\EX_ALU|Mux28~0_combout  & (\EX_ALU|Mux21~2_combout  & ((\EX_Forward_A|Mux28~1_combout 
// ) # (\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ))))

	.dataa(\EX_ALU|Mux28~0_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(\EX_ALU|Mux21~2_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~1 .lut_mask = 16'hDA4A;
defparam \EX_ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux28~2 (
// Equation(s):
// \EX_ALU|Mux28~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w513w [3])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux28~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w513w [3]),
	.datad(\EX_ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y22_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux28~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCFF_X71_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]));

// Location: LCCOMB_X71_Y26_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[3]~3 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [3])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~22_combout  = (\ID_Registers|Register_File_rtl_1_bypass [32] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [31])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [32] & (((\ID_Registers|Register_File_rtl_1_bypass [31]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [32]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [31]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~22 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~23_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[10]~22_combout )))))

	.dataa(\ID_Registers|Equal1~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[10]~22_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~23 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y20_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCCOMB_X72_Y20_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [10])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~22 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout  & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[10]~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~23 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneii_lcell_comb \EX_ALU|Mux21~3 (
// Equation(s):
// \EX_ALU|Mux21~3_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~20_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~20_combout )))) # (!\EX_ALU|Mux21~0_combout  & (!\EX_ALU|Mux21~1_combout ))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Add0~20_combout ),
	.datad(\EX_ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~3 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
cycloneii_lcell_comb \EX_ALU|Mux21~4 (
// Equation(s):
// \EX_ALU|Mux21~4_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Mux21~3_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & (\EX_Forward_A|Mux21~1_combout  & 
// !\EX_ALU|Mux21~3_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux21~3_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.datac(\EX_Forward_A|Mux21~1_combout ),
	.datad(\EX_ALU|Mux21~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~4 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneii_lcell_comb \EX_ALU|Mux21~5 (
// Equation(s):
// \EX_ALU|Mux21~5_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [10]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux21~4_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mux21~4_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [10]),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~5 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux21~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCCOMB_X72_Y20_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~4 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~4_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~4 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~5 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~5_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~5 .lut_mask = 16'hFFEE;
defparam \MEM_Data_Memory|Read_Data_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~6 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~6_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~6 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~8 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~8_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~8 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y20_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~9 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~9_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~9 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~10 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~10_combout  = (\MEM_Data_Memory|Read_Data_MEM~7_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~6_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~8_combout ) # (\MEM_Data_Memory|Read_Data_MEM~9_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~10 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~11 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~11_combout  = (\MEM_Data_Memory|Read_Data_MEM~3_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~4_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~5_combout ) # (\MEM_Data_Memory|Read_Data_MEM~10_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~11 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]));

// Location: LCCOMB_X68_Y25_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~16 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~16_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~15_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 )) # (!\MEM_Data_Memory|Read_Data_MEM~15_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~16 .lut_mask = 16'h3120;
defparam \MEM_Data_Memory|Read_Data_MEM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[2] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [2] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~16_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [2])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [2]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[2] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]));

// Location: LCCOMB_X68_Y25_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[2]~2 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [2]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [15]));

// Location: LCCOMB_X71_Y23_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~4_combout  = (\ID_Registers|Register_File_rtl_0_bypass [16] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [15])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [16] & (((\ID_Registers|Register_File_rtl_0_bypass [15]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [16]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [15]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~4 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~5_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[2]~4_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~5 .lut_mask = 16'h00AC;
defparam \ID_Registers|Read_Data_1_ID[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y23_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X71_Y23_N8
cycloneii_lcell_comb \EX_Forward_A|Mux29~1 (
// Equation(s):
// \EX_Forward_A|Mux29~1_combout  = (\EX_Forward_A|Mux29~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]) # (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (\EX_Forward_Unit|ForwardA_EX [0])))) # (!\EX_Forward_A|Mux29~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  $ (!\EX_Forward_Unit|ForwardA_EX [0]))))

	.dataa(\EX_Forward_A|Mux29~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneii_lcell_comb \EX_ALU|Mux30~2 (
// Equation(s):
// \EX_ALU|Mux30~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w513w [1]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux30~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mux30~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~2 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y21_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux30~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCFF_X70_Y25_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]));

// Location: LCCOMB_X70_Y25_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[1]~1 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [1])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [1])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .lut_mask = 16'hF3C0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneii_lcell_comb \EX_Forward_A|Mux30~0 (
// Equation(s):
// \EX_Forward_A|Mux30~0_combout  = (\EX_Forward_Unit|ForwardC~0_combout  & ((\EX_Forward_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]))) # (!\EX_Forward_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))) # 
// (!\EX_Forward_Unit|ForwardC~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datad(\EX_Forward_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y21_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [14]));

// Location: LCFF_X70_Y21_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [13]));

// Location: LCCOMB_X70_Y21_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~2_combout  = (\ID_Registers|Register_File_rtl_0_bypass [14] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [13]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [14] & (((\ID_Registers|Register_File_rtl_0_bypass [13]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [14]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [13]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~2 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~3_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[1]~2_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~3 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y21_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X70_Y21_N6
cycloneii_lcell_comb \EX_Forward_A|Mux30~1 (
// Equation(s):
// \EX_Forward_A|Mux30~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]))) # (!\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux30~0_combout )))) # 
// (!\EX_Forward_Unit|ForwardA_EX[1]~8_combout  & ((\EX_Forward_Unit|ForwardA_EX [0] & (\EX_Forward_A|Mux30~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX [0] & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.datab(\EX_Forward_A|Mux30~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datad(\EX_Forward_Unit|ForwardA_EX [0]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneii_lcell_comb \EX_ALU|Mux31~4 (
// Equation(s):
// \EX_ALU|Mux31~4_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|w513w [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w513w [0]),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~4 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & !\EX_Forward_A|Mux31~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\EX_Forward_A|Mux30~1_combout  & ((!\EX_ALU|LessThan0~1_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ))) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & !\EX_ALU|LessThan0~1_cout )))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & ((!\EX_ALU|LessThan0~3_cout ) # (!\EX_Forward_A|Mux29~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & (!\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|LessThan0~3_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\EX_Forward_A|Mux28~1_combout  & ((!\EX_ALU|LessThan0~5_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ))) # (!\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & !\EX_ALU|LessThan0~5_cout )))

	.dataa(\EX_Forward_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & ((!\EX_ALU|LessThan0~7_cout ) # (!\EX_Forward_A|Mux27~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout  & (!\EX_Forward_A|Mux27~1_combout  & !\EX_ALU|LessThan0~7_cout 
// )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.datab(\EX_Forward_A|Mux27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_Forward_A|Mux26~1_combout  & ((!\EX_ALU|LessThan0~9_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & !\EX_ALU|LessThan0~9_cout 
// )))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  & ((!\EX_ALU|LessThan0~11_cout ) # (!\EX_Forward_A|Mux25~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout  & (!\EX_Forward_A|Mux25~1_combout  & 
// !\EX_ALU|LessThan0~11_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.datab(\EX_Forward_A|Mux25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|LessThan0~13_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ))) # (!\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout  & 
// !\EX_ALU|LessThan0~13_cout )))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_Forward_A|Mux23~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout  & !\EX_ALU|LessThan0~15_cout )) # (!\EX_Forward_A|Mux23~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ) # (!\EX_ALU|LessThan0~15_cout 
// ))))

	.dataa(\EX_Forward_A|Mux23~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & (\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|LessThan0~17_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout  & ((\EX_Forward_A|Mux22~1_combout ) # (!\EX_ALU|LessThan0~17_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & ((!\EX_ALU|LessThan0~19_cout ) # (!\EX_Forward_A|Mux21~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout  & (!\EX_Forward_A|Mux21~1_combout  & 
// !\EX_ALU|LessThan0~19_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & (\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|LessThan0~21_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout  & ((\EX_Forward_A|Mux20~1_combout ) # (!\EX_ALU|LessThan0~21_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & ((!\EX_ALU|LessThan0~23_cout ) # (!\EX_Forward_A|Mux19~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout  & (!\EX_Forward_A|Mux19~1_combout  & 
// !\EX_ALU|LessThan0~23_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\EX_Forward_A|Mux18~1_combout  & ((!\EX_ALU|LessThan0~25_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ))) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout  & 
// !\EX_ALU|LessThan0~25_cout )))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\EX_Forward_A|Mux17~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout  & !\EX_ALU|LessThan0~27_cout )) # (!\EX_Forward_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ) # (!\EX_ALU|LessThan0~27_cout 
// ))))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_Forward_A|Mux16~1_combout  & ((!\EX_ALU|LessThan0~29_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ))) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout  & 
// !\EX_ALU|LessThan0~29_cout )))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((!\EX_ALU|LessThan0~31_cout ) # (!\EX_Forward_A|Mux15~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (!\EX_Forward_A|Mux15~1_combout  & 
// !\EX_ALU|LessThan0~31_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & (\EX_Forward_A|Mux14~1_combout  & !\EX_ALU|LessThan0~33_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout  & ((\EX_Forward_A|Mux14~1_combout ) # (!\EX_ALU|LessThan0~33_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.datab(\EX_Forward_A|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\EX_Forward_A|Mux13~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout  & !\EX_ALU|LessThan0~35_cout )) # (!\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ) # (!\EX_ALU|LessThan0~35_cout 
// ))))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & (\EX_Forward_A|Mux12~1_combout  & !\EX_ALU|LessThan0~37_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout  & ((\EX_Forward_A|Mux12~1_combout ) # (!\EX_ALU|LessThan0~37_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.datab(\EX_Forward_A|Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout  & !\EX_ALU|LessThan0~39_cout )) # (!\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ) # (!\EX_ALU|LessThan0~39_cout 
// ))))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\EX_Forward_A|Mux10~1_combout  & ((!\EX_ALU|LessThan0~41_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ))) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & 
// !\EX_ALU|LessThan0~41_cout )))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\EX_Forward_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout  & !\EX_ALU|LessThan0~43_cout )) # (!\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ) # (!\EX_ALU|LessThan0~43_cout 
// ))))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & (\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|LessThan0~45_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout  & ((\EX_Forward_A|Mux8~1_combout ) # (!\EX_ALU|LessThan0~45_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  & ((!\EX_ALU|LessThan0~47_cout ) # (!\EX_Forward_A|Mux7~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout  & (!\EX_Forward_A|Mux7~1_combout  & 
// !\EX_ALU|LessThan0~47_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & (\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|LessThan0~49_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout  & ((\EX_Forward_A|Mux6~1_combout ) # (!\EX_ALU|LessThan0~49_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  & ((!\EX_ALU|LessThan0~51_cout ) # (!\EX_Forward_A|Mux5~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout  & (!\EX_Forward_A|Mux5~1_combout  & 
// !\EX_ALU|LessThan0~51_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.datab(\EX_Forward_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & (\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|LessThan0~53_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout  & ((\EX_Forward_A|Mux4~1_combout ) # (!\EX_ALU|LessThan0~53_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.datab(\EX_Forward_A|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & ((!\EX_ALU|LessThan0~55_cout ) # (!\EX_Forward_A|Mux3~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout  & (!\EX_Forward_A|Mux3~1_combout  & 
// !\EX_ALU|LessThan0~55_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\EX_Forward_A|Mux2~1_combout  & ((!\EX_ALU|LessThan0~57_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout  & 
// !\EX_ALU|LessThan0~57_cout )))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\EX_Forward_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout  & !\EX_ALU|LessThan0~59_cout )) # (!\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ) # (!\EX_ALU|LessThan0~59_cout 
// ))))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\EX_Forward_A|Mux0~1_combout  & (\EX_ALU|LessThan0~61_cout  & \EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout )) # (!\EX_Forward_A|Mux0~1_combout  & ((\EX_ALU|LessThan0~61_cout ) # (\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hF330;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneii_lcell_comb \EX_ALU|Mux31~3 (
// Equation(s):
// \EX_ALU|Mux31~3_combout  = (\EX_ALU|Mux31~2_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout  $ (\EX_Forward_A|Mux0~1_combout  $ (!\EX_ALU|LessThan0~62_combout ))))

	.dataa(\EX_ALU|Mux31~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.datac(\EX_Forward_A|Mux0~1_combout ),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~3 .lut_mask = 16'h2882;
defparam \EX_ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N28
cycloneii_lcell_comb \EX_ALU|Mux31~7 (
// Equation(s):
// \EX_ALU|Mux31~7_combout  = (\EX_ALU|Mux31~1_combout ) # ((\EX_ALU|Mux31~6_combout ) # ((\EX_ALU|Mux31~4_combout ) # (\EX_ALU|Mux31~3_combout )))

	.dataa(\EX_ALU|Mux31~1_combout ),
	.datab(\EX_ALU|Mux31~6_combout ),
	.datac(\EX_ALU|Mux31~4_combout ),
	.datad(\EX_ALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~7 .lut_mask = 16'hFFFE;
defparam \EX_ALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y21_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux31~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCCOMB_X69_Y25_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]));

// Location: LCCOMB_X69_Y25_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[0]~0 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [0])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~40 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~40_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [53])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [54] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [54] & (\ID_Registers|Register_File_rtl_1_bypass [53]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [54]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~40 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~41 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~41_combout  = (!\ID_Registers|Equal1~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [1] & 
// ((\ID_Registers|Read_Data_2_ID[21]~40_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\ID_Registers|Equal1~1_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[21]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~41 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCCOMB_X72_Y24_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~44 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [21] & !\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~44 .lut_mask = 16'hF0AC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~45 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[21]~44_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~45 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N6
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Mux21~0_combout  & ((\EX_ALU|Mux21~1_combout  & ((\EX_ALU|Add1~42_combout ))) # (!\EX_ALU|Mux21~1_combout  & (\EX_ALU|Add0~42_combout )))) # (!\EX_ALU|Mux21~0_combout  & (((!\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU|Mux21~0_combout ),
	.datab(\EX_ALU|Add0~42_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hAD0D;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N4
cycloneii_lcell_comb \EX_ALU|Mux10~1 (
// Equation(s):
// \EX_ALU|Mux10~1_combout  = (\EX_ALU|Mux21~2_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & ((\EX_Forward_A|Mux10~1_combout ) # (!\EX_ALU|Mux10~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout  & (\EX_Forward_A|Mux10~1_combout  & 
// !\EX_ALU|Mux10~0_combout )))) # (!\EX_ALU|Mux21~2_combout  & (((\EX_ALU|Mux10~0_combout ))))

	.dataa(\EX_ALU|Mux21~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.datac(\EX_Forward_A|Mux10~1_combout ),
	.datad(\EX_ALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N30
cycloneii_lcell_comb \EX_ALU|Mux10~2 (
// Equation(s):
// \EX_ALU|Mux10~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~6_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux10~1_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Mux10~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~2 .lut_mask = 16'hFA50;
defparam \EX_ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y21_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux10~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCFF_X72_Y24_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]));

// Location: LCCOMB_X75_Y24_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]));

// Location: LCCOMB_X75_Y24_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~53 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~53_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [62])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~53 .lut_mask = 16'h0F00;
defparam \MEM_Data_Memory|Read_Data_MEM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X75_Y24_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]));

// Location: LCCOMB_X75_Y24_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~54 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~54_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~53_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 )) # (!\MEM_Data_Memory|Read_Data_MEM~53_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~54 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[21] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [21] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~54_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [21])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [21]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [21]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[21] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y24_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Read_Data_MEM [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]));

// Location: LCCOMB_X72_Y24_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[21]~21 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [21]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[21]~43_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [52]));

// Location: LCFF_X65_Y25_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [51]));

// Location: LCCOMB_X65_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~40_combout  = (\ID_Registers|Register_File_rtl_0_bypass [52] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [51]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [52] & (((\ID_Registers|Register_File_rtl_0_bypass [51]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [52]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [51]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~40 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~41_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[20]~40_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~41 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[20]~41_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~2_combout  = (\EX_Forward_Unit|ForwardD~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [15])))

	.dataa(\EX_Forward_Unit|ForwardD~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~2 .lut_mask = 16'h8822;
defparam \EX_Forward_Unit|ForwardD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~3_combout  = (\EX_Forward_Unit|ForwardD~0_combout  & (\EX_Forward_Unit|ForwardC~0_combout  & (\EX_Forward_Unit|ForwardD~2_combout  & \ID_Control|Equal0~0_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~0_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~3 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[21]~41_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_2_ID[21]~41_combout ),
	.datad(\EX_Forward_Unit|ForwardD~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~12 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~12_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~12 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N12
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~4_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\EX_Forward_Unit|ForwardC~0_combout  & (\EX_Forward_Unit|ForwardC~1_combout  & \ID_Control|Equal0~0_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\EX_Forward_Unit|ForwardC~0_combout ),
	.datac(\EX_Forward_Unit|ForwardC~1_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~4 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[19]~39_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[19]~37_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~37_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[18]~37_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~11 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~11_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~11 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[16]~35_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~35_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[17]~33_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~33_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[16]~33_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~10 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~10_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~10 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~14 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~14_combout  = (\ID_Read_data_Mux|Equal0~13_combout  & (\ID_Read_data_Mux|Equal0~12_combout  & (\ID_Read_data_Mux|Equal0~11_combout  & \ID_Read_data_Mux|Equal0~10_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~13_combout ),
	.datab(\ID_Read_data_Mux|Equal0~12_combout ),
	.datac(\ID_Read_data_Mux|Equal0~11_combout ),
	.datad(\ID_Read_data_Mux|Equal0~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~14 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[1]~3_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[0]~3_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~3_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .lut_mask = 16'hDD88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[0]~1_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~0 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~0_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~0 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[2]~7_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~7_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[2]~5_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[3]~5_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y23_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~1 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~1_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~1 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ))) # (!\EX_Forward_Unit|ForwardD~3_combout  & (\ID_Registers|Read_Data_2_ID[6]~15_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~3_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[6]~15_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[7]~15_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y21_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y21_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [24]));

// Location: LCFF_X72_Y21_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [23]));

// Location: LCCOMB_X72_Y21_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~12_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [23])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [24] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [24] & (\ID_Registers|Register_File_rtl_0_bypass [23]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [24]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [23]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~12 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~13_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[6]~12_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~13 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[6]~13_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~3 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~3_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~3 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~4 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~4_combout  = (\ID_Read_data_Mux|Equal0~2_combout  & (\ID_Read_data_Mux|Equal0~0_combout  & (\ID_Read_data_Mux|Equal0~1_combout  & \ID_Read_data_Mux|Equal0~3_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~2_combout ),
	.datab(\ID_Read_data_Mux|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~1_combout ),
	.datad(\ID_Read_data_Mux|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~4 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[9]~19_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~4_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[9]~17_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[8]~17_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .lut_mask = 16'hB8B8;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~5 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~5_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~5 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[14]~31_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[15]~31_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.datad(\EX_Forward_Unit|ForwardC~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[14]~29_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~8 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~8_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~8 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\EX_Forward_Unit|ForwardC~4_combout  & (\ID_Registers|Read_Data_1_ID[11]~23_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~4_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout  = (\EX_Forward_Unit|ForwardD~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ForwardD~3_combout  & ((\ID_Registers|Read_Data_2_ID[10]~23_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\EX_Forward_Unit|ForwardD~3_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y21_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [31]));

// Location: LCCOMB_X67_Y21_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~20_combout  = (\ID_Registers|Register_File_rtl_0_bypass [32] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [31])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [32] & (((\ID_Registers|Register_File_rtl_0_bypass [31]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [32]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [31]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~20 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~21_combout  = (!\ID_Registers|Equal0~1_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read [0] & 
// ((\ID_Registers|Read_Data_1_ID[10]~20_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~21 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  = (\EX_Forward_Unit|ForwardC~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ForwardC~4_combout  & ((\ID_Registers|Read_Data_1_ID[10]~21_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\EX_Forward_Unit|ForwardC~4_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~6 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~6_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~6 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~9 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~9_combout  = (\ID_Read_data_Mux|Equal0~7_combout  & (\ID_Read_data_Mux|Equal0~5_combout  & (\ID_Read_data_Mux|Equal0~8_combout  & \ID_Read_data_Mux|Equal0~6_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~7_combout ),
	.datab(\ID_Read_data_Mux|Equal0~5_combout ),
	.datac(\ID_Read_data_Mux|Equal0~8_combout ),
	.datad(\ID_Read_data_Mux|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~9 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~20 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~20_combout  = (\ID_Read_data_Mux|Equal0~19_combout  & (\ID_Read_data_Mux|Equal0~14_combout  & (\ID_Read_data_Mux|Equal0~4_combout  & \ID_Read_data_Mux|Equal0~9_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~19_combout ),
	.datab(\ID_Read_data_Mux|Equal0~14_combout ),
	.datac(\ID_Read_data_Mux|Equal0~4_combout ),
	.datad(\ID_Read_data_Mux|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~20 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~3_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[3]~2_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~3 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~4_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [1])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[3]~3_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[3]~3_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~4 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCCOMB_X66_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~0_combout  = (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [5])

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~0 .lut_mask = 16'hA0A0;
defparam \IF_Instruction_Memory|Instruction_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[8]~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[8]~17_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [0] & \IF_Instruction_Memory|Instruction_Memory~0_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[8]~17 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~18_combout  = (\IF_Instruction_Memory|Instruction_Memory~2_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~16_combout ) # ((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & \IF_PC_Reg|PC_IF [6])))) # 
// (!\IF_Instruction_Memory|Instruction_Memory~2_combout  & (((\IF_Instruction_Memory|Instruction_IF[8]~17_combout  & \IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~16_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[8]~17_combout ),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~18 .lut_mask = 16'hF888;
defparam \IF_Instruction_Memory|Instruction_IF[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~19_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_IF[2]~18_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_IF[2]~18_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~19 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCCOMB_X67_Y29_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~5_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[4]~4_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~5 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~6_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [2])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[4]~5_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datad(\IF_PC_Mux|Next_PC_IF[4]~5_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~6 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X66_Y26_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~3_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [0] & \IF_PC_Reg|PC_IF [5])) # (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [5]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~3 .lut_mask = 16'h8004;
defparam \IF_Instruction_Memory|Instruction_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[3]~21 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[3]~21_combout  = (\IF_Instruction_Memory|Instruction_IF[25]~20_combout  & (\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~3_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[25]~20_combout ),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[3]~21 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [7]));

// Location: LCCOMB_X67_Y28_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~7_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[5]~6_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~7 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~8_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [7])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[5]~7_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[5]~7_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~8 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[5]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X66_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~5_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [5] & \IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [5] & !\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~5 .lut_mask = 16'h8100;
defparam \IF_Instruction_Memory|Instruction_Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~4_combout  = (\IF_PC_Reg|PC_IF [3] & \IF_PC_Reg|PC_IF [4])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~4 .lut_mask = 16'hCC00;
defparam \IF_Instruction_Memory|Instruction_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~7_combout  = (\IF_Instruction_Memory|Instruction_Memory~6_combout  & ((\IF_Instruction_Memory|Instruction_Memory~0_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~5_combout  & 
// \IF_Instruction_Memory|Instruction_Memory~4_combout )))) # (!\IF_Instruction_Memory|Instruction_Memory~6_combout  & (\IF_Instruction_Memory|Instruction_Memory~5_combout  & (\IF_Instruction_Memory|Instruction_Memory~4_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~5_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~7 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|Instruction_Memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[4]~22 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[4]~22_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_Memory~7_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[4]~22 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[4]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [4]));

// Location: LCCOMB_X67_Y29_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~9_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[6]~8_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~9 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~10_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [4])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[6]~9_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.datad(\IF_PC_Mux|Next_PC_IF[6]~9_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~10 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[6]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X67_Y27_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~62 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~62_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_IF[29]~38_combout  & \IF_Instruction_Memory|Instruction_IF[29]~35_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~38_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~35_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~62 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[29]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [29]));

// Location: LCCOMB_X68_Y26_N6
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\EX_Forward_Unit|PC_Enable~6_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_Forward_Unit|PC_Enable~6_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h000F;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & \ID_Control|Decoder0~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0200;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[0]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[0]~0_combout  = (!\ID_Control|Decoder0~1_combout  & ((\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0])) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Reg|PC_IF [0])))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .lut_mask = 16'h2230;
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: LCCOMB_X68_Y29_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~19_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[11]~18_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~19 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~20_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[11]~19_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[11]~19_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~20 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[11]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X68_Y28_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~29_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[16]~28_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~29 .lut_mask = 16'hEC4C;
defparam \IF_PC_Mux|Next_PC_IF[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~30 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~30_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [14])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[16]~29_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[16]~29_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~30 .lut_mask = 16'hBB88;
defparam \IF_PC_Mux|Next_PC_IF[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[16]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X68_Y28_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~41 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~41_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[22]~40_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~41 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~42 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~42_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [20])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[22]~41_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\IF_PC_Mux|Next_PC_IF[22]~41_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~42 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X69_Y27_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~45 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~45_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & ((\EX_PC_Add|Branch_Dest_EX[24]~44_combout ))) # (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout )))) # 
// (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.datac(\ID_Control|Equal0~0_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~45 .lut_mask = 16'hCAAA;
defparam \IF_PC_Mux|Next_PC_IF[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~46 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~46_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [22])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[24]~45_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[24]~45_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~46 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCFF_X69_Y28_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCCOMB_X70_Y28_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[28]~52 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[28]~52_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] $ (!\EX_PC_Add|Branch_Dest_EX[27]~51 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[28]~53  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]) # (!\EX_PC_Add|Branch_Dest_EX[27]~51 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [28] & !\EX_PC_Add|Branch_Dest_EX[27]~51 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[27]~51 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[28]~53 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~53 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~53_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[28]~52_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))))

	.dataa(\ID_Control|Equal0~0_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~53 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~54 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~54_combout  = (\ID_Control|Decoder0~1_combout  & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]))) # (!\ID_Control|Decoder0~1_combout  & (\IF_PC_Mux|Next_PC_IF[28]~53_combout ))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_PC_Mux|Next_PC_IF[28]~53_combout ),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~54 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X69_Y28_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCCOMB_X67_Y28_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~55 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~55_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & (\EX_PC_Add|Branch_Dest_EX[29]~54_combout )) # (!\ID_Control|Equal0~0_combout  & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~55 .lut_mask = 16'hACCC;
defparam \IF_PC_Mux|Next_PC_IF[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~56 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~56_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[29]~55_combout )))

	.dataa(vcc),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datad(\IF_PC_Mux|Next_PC_IF[29]~55_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~56 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[29]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X69_Y28_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(\IF_PC_Reg|PC_IF [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X70_Y28_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[29]~54 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[29]~54_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & (\EX_PC_Add|Branch_Dest_EX[28]~53  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & 
// (!\EX_PC_Add|Branch_Dest_EX[28]~53 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & (!\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\EX_PC_Add|Branch_Dest_EX[28]~53 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[29]~55  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & !\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[28]~53 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[28]~53 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[29]~55 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[30]~56 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[30]~56_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] $ (!\EX_PC_Add|Branch_Dest_EX[29]~55 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[30]~57  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]) # (!\EX_PC_Add|Branch_Dest_EX[29]~55 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [30] & !\EX_PC_Add|Branch_Dest_EX[29]~55 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[29]~55 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[30]~57 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~57 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~57_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & ((\EX_PC_Add|Branch_Dest_EX[30]~56_combout ))) # (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[30]~56_combout )))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~57 .lut_mask = 16'hCAAA;
defparam \IF_PC_Mux|Next_PC_IF[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~58 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~58_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[30]~57_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datac(\IF_PC_Mux|Next_PC_IF[30]~57_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~58 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X69_Y28_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(\IF_PC_Reg|PC_IF [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X69_Y28_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCCOMB_X70_Y28_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[31]~58 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[31]~58_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\EX_PC_Add|Branch_Dest_EX[30]~57  $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.cin(\EX_PC_Add|Branch_Dest_EX[30]~57 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .lut_mask = 16'hC33C;
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~59 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~59_combout  = (\ID_Read_data_Mux|Equal0~20_combout  & ((\ID_Control|Equal0~0_combout  & ((\EX_PC_Add|Branch_Dest_EX[31]~58_combout ))) # (!\ID_Control|Equal0~0_combout  & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout )))) # 
// (!\ID_Read_data_Mux|Equal0~20_combout  & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Control|Equal0~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~59 .lut_mask = 16'hCAAA;
defparam \IF_PC_Mux|Next_PC_IF[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~60 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~60_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[31]~59_combout )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_PC_Mux|Next_PC_IF[31]~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~60 .lut_mask = 16'hB8B8;
defparam \IF_PC_Mux|Next_PC_IF[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X69_Y28_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~17_combout  = (\ID_Control|Equal0~0_combout  & ((\ID_Read_data_Mux|Equal0~20_combout  & (\EX_PC_Add|Branch_Dest_EX[10]~16_combout )) # (!\ID_Read_data_Mux|Equal0~20_combout  & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))) # 
// (!\ID_Control|Equal0~0_combout  & (((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))

	.dataa(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.datab(\ID_Control|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~17 .lut_mask = 16'hBF80;
defparam \IF_PC_Mux|Next_PC_IF[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~18_combout  = (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [10])) # (!\ID_Control|Decoder0~1_combout  & ((\IF_PC_Mux|Next_PC_IF[10]~17_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_PC_Mux|Next_PC_IF[10]~17_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~18 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0] (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX [0] = (\EX_Forward_Unit|ForwardB_EX~7_combout ) # (\EX_Forward_Unit|ForwardB_EX~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX~7_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX [0]),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0] .lut_mask = 16'hFFF0;
defparam \EX_Forward_Unit|ForwardB_EX[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Reg|PC_IF [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCFF_X69_Y29_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCFF_X69_Y29_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCFF_X69_Y29_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCFF_X69_Y28_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCFF_X69_Y28_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCFF_X69_Y28_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCFF_X69_Y28_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCCOMB_X74_Y21_N22
cycloneii_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = (!\EX_ALU|Mux10~2_combout  & ((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~8_combout )) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((!\EX_ALU|Mux9~1_combout )))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.datac(\EX_ALU|Mux10~2_combout ),
	.datad(\EX_ALU|Mux9~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h0207;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y21_N10
cycloneii_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = (\EX_ALU|Equal0~5_combout  & (!\EX_ALU|Mux7~2_combout  & (!\EX_ALU|Mux8~2_combout  & \EX_ALU|Equal0~6_combout )))

	.dataa(\EX_ALU|Equal0~5_combout ),
	.datab(\EX_ALU|Mux7~2_combout ),
	.datac(\EX_ALU|Mux8~2_combout ),
	.datad(\EX_ALU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h0200;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N4
cycloneii_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (!\EX_ALU|Mux6~2_combout  & (!\EX_ALU|Mux4~2_combout  & (!\EX_ALU|Mux3~2_combout  & !\EX_ALU|Mux5~2_combout )))

	.dataa(\EX_ALU|Mux6~2_combout ),
	.datab(\EX_ALU|Mux4~2_combout ),
	.datac(\EX_ALU|Mux3~2_combout ),
	.datad(\EX_ALU|Mux5~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N24
cycloneii_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = (!\EX_ALU|Mux1~2_combout  & (\EX_ALU|Equal0~8_combout  & (!\EX_ALU|Mux2~2_combout  & !\EX_ALU|Mux0~2_combout )))

	.dataa(\EX_ALU|Mux1~2_combout ),
	.datab(\EX_ALU|Equal0~8_combout ),
	.datac(\EX_ALU|Mux2~2_combout ),
	.datad(\EX_ALU|Mux0~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h0004;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N8
cycloneii_lcell_comb \EX_ALU|Equal0~1 (
// Equation(s):
// \EX_ALU|Equal0~1_combout  = (!\EX_ALU|Mux23~2_combout  & (!\EX_ALU|Mux24~2_combout  & (!\EX_ALU|Mux25~2_combout  & !\EX_ALU|Mux26~2_combout )))

	.dataa(\EX_ALU|Mux23~2_combout ),
	.datab(\EX_ALU|Mux24~2_combout ),
	.datac(\EX_ALU|Mux25~2_combout ),
	.datad(\EX_ALU|Mux26~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N8
cycloneii_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = (!\EX_ALU|Mux15~2_combout  & (!\EX_ALU|Mux16~2_combout  & (!\EX_ALU|Mux18~2_combout  & !\EX_ALU|Mux17~2_combout )))

	.dataa(\EX_ALU|Mux15~2_combout ),
	.datab(\EX_ALU|Mux16~2_combout ),
	.datac(\EX_ALU|Mux18~2_combout ),
	.datad(\EX_ALU|Mux17~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N0
cycloneii_lcell_comb \EX_ALU|Equal0~0 (
// Equation(s):
// \EX_ALU|Equal0~0_combout  = (!\EX_ALU|Mux27~2_combout  & (!\EX_ALU|Mux29~2_combout  & (!\EX_ALU|Mux28~2_combout  & !\EX_ALU|Mux30~2_combout )))

	.dataa(\EX_ALU|Mux27~2_combout ),
	.datab(\EX_ALU|Mux29~2_combout ),
	.datac(\EX_ALU|Mux28~2_combout ),
	.datad(\EX_ALU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N2
cycloneii_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = (\EX_ALU|Equal0~2_combout  & (\EX_ALU|Equal0~1_combout  & (\EX_ALU|Equal0~3_combout  & \EX_ALU|Equal0~0_combout )))

	.dataa(\EX_ALU|Equal0~2_combout ),
	.datab(\EX_ALU|Equal0~1_combout ),
	.datac(\EX_ALU|Equal0~3_combout ),
	.datad(\EX_ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N26
cycloneii_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = (\EX_ALU|Equal0~7_combout  & (!\EX_ALU|Mux31~7_combout  & (\EX_ALU|Equal0~9_combout  & \EX_ALU|Equal0~4_combout )))

	.dataa(\EX_ALU|Equal0~7_combout ),
	.datab(\EX_ALU|Mux31~7_combout ),
	.datac(\EX_ALU|Equal0~9_combout ),
	.datad(\EX_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h2000;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]));

// Location: LCCOMB_X68_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~12 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~12_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~0_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (!\MEM_Data_Memory|Read_Data_MEM~0_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~12 .lut_mask = 16'h00E4;
defparam \MEM_Data_Memory|Read_Data_MEM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[0] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [0] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~12_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [0]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [0]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[0] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]));

// Location: LCCOMB_X74_Y26_N16
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y26_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]));

// Location: LCCOMB_X71_Y26_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~17 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~17_combout  = (!\MEM_Data_Memory|Data_Memory~5_combout  & \MEM_Data_Memory|Data_Memory_rtl_0_bypass [26])

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~17 .lut_mask = 16'h5500;
defparam \MEM_Data_Memory|Read_Data_MEM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~18 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~18_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~17_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 )) # (!\MEM_Data_Memory|Read_Data_MEM~17_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~18 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[3] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [3] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~18_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [3])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[3] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~33 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~33_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & !\MEM_Data_Memory|Data_Memory~5_combout )

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~33 .lut_mask = 16'h00AA;
defparam \MEM_Data_Memory|Read_Data_MEM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y20_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]));

// Location: LCCOMB_X66_Y20_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~34 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~34_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~33_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 )) # (!\MEM_Data_Memory|Read_Data_MEM~33_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~34 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[11] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [11] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~34_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [11])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[11] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y21_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]));

// Location: LCCOMB_X68_Y21_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~70 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~70_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~69_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 )) # (!\MEM_Data_Memory|Read_Data_MEM~69_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~69_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~70 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[29] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [29] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~70_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [29])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~70_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [29]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [29]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[29] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]));

// Location: LCCOMB_X71_Y26_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]));

// Location: LCFF_X68_Y20_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]));

// Location: LCFF_X72_Y20_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]));

// Location: LCFF_X69_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]));

// Location: LCFF_X71_Y20_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]));

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|shadow_jsm|state [9]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~8 .lut_mask = 16'h0A0A;
defparam \auto_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N31
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [10]));

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|shadow_jsm|state [14]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N19
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [11]));

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N5
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [12]));

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~11 .lut_mask = 16'hFCFC;
defparam \auto_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N13
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [13]));

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N11
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [14]));

// Location: LCCOMB_X50_Y29_N2
cycloneii_lcell_comb \auto_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \auto_hub|shadow_jsm|state[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N9
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [15]));

// Location: LCCOMB_X51_Y29_N12
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N13
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [5]));

// Location: LCCOMB_X51_Y29_N26
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N27
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [6]));

// Location: LCCOMB_X51_Y29_N6
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N7
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [7]));

// Location: LCCOMB_X52_Y29_N24
cycloneii_lcell_comb \auto_hub|irf_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N21
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|irf_proc~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [8]));

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|shadow_jsm|state [1]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N15
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [2]));

// Location: LCCOMB_X51_Y29_N14
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N15
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [3]));

// Location: LCCOMB_X52_Y28_N20
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~10 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~10_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[0]~11 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~10 .lut_mask = 16'h55AA;
defparam \auto_hub|hub_info_reg|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[1]~12 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[0]~11 ),
	.combout(\auto_hub|hub_info_reg|word_counter[1]~12_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[1]~13 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
cycloneii_lcell_comb \auto_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N17
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [4]));

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~15 (
	.dataa(\auto_hub|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .lut_mask = 16'hCCEC;
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N23
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X52_Y28_N24
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[1]~13 ),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y28_N27
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X52_Y28_N28
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y28_N29
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X51_Y28_N14
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~11 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0300;
defparam \auto_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N25
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~14 (
	.dataa(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~14 .lut_mask = 16'hAABA;
defparam \auto_hub|hub_info_reg|word_counter[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N21
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~14_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X51_Y28_N18
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~5 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'hC000;
defparam \auto_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h44CC;
defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h040C;
defparam \auto_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hA0FB;
defparam \auto_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF888;
defparam \auto_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR[0]~8 (
	.dataa(\auto_hub|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0]~8 .lut_mask = 16'hEEEC;
defparam \auto_hub|hub_info_reg|WORD_SR[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N31
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'hF888;
defparam \auto_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N1
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X51_Y29_N24
cycloneii_lcell_comb \auto_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|tdo_bypass_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N25
cycloneii_lcell_ff \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|tdo_bypass_reg~regout ));

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~8 .lut_mask = 16'hAFA0;
defparam \auto_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N25
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [1]));

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|irf_reg[1][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~13 .lut_mask = 16'hAFA0;
defparam \auto_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \auto_hub|irsr_reg~11 (
	.dataa(\auto_hub|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~11 .lut_mask = 16'hAFA0;
defparam \auto_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneii_lcell_comb \auto_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneii_lcell_comb \auto_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|irsr_reg [8]),
	.datab(\auto_hub|Equal6~1_combout ),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N19
cycloneii_lcell_ff \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[0]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [0]));

// Location: LCCOMB_X57_Y28_N18
cycloneii_lcell_comb \auto_hub|irsr_reg~10 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~10 .lut_mask = 16'hD8D8;
defparam \auto_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N1
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X49_Y29_N2
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N3
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N9
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N17
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [0]));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X50_Y28_N31
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [9]));

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N9
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [8]));

// Location: LCFF_X50_Y28_N11
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [8]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [7]));

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N17
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [6]));

// Location: LCFF_X50_Y28_N25
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [6]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [5]));

// Location: LCFF_X50_Y28_N27
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [5]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [4]));

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N29
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [3]));

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N3
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [2]));

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [1]));

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N23
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [0]));

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \auto_hub|Equal0~1 (
	.dataa(\auto_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~1 .lut_mask = 16'h0008;
defparam \auto_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \auto_hub|Equal0~0 (
	.dataa(\auto_hub|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \auto_hub|Equal1~0 (
	.dataa(\auto_hub|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|Equal0~1_combout ),
	.datad(\auto_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal1~0 .lut_mask = 16'h2000;
defparam \auto_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N1
cycloneii_lcell_ff \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|virtual_ir_scan_reg~regout ));

// Location: LCFF_X57_Y28_N19
cycloneii_lcell_ff \auto_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~10_combout ),
	.sdata(\~GND~combout ),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [8]));

// Location: LCCOMB_X54_Y29_N14
cycloneii_lcell_comb \auto_hub|irsr_reg[4]~8 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~8 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneii_lcell_comb \auto_hub|irsr_reg[0]~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg[4]~8_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[0]~9 .lut_mask = 16'hA280;
defparam \auto_hub|irsr_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N19
cycloneii_lcell_ff \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [1]));

// Location: LCCOMB_X52_Y29_N4
cycloneii_lcell_comb \auto_hub|Equal6~1 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal6~1 .lut_mask = 16'h0C00;
defparam \auto_hub|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|Equal6~0_combout ),
	.datab(\auto_hub|Equal6~1_combout ),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0100;
defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF8B8;
defparam \auto_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N15
cycloneii_lcell_ff \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[1]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [1]));

// Location: LCCOMB_X52_Y29_N8
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[1][3]~9 (
	.dataa(\auto_hub|irf_proc~0_combout ),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3]~9 .lut_mask = 16'h7F7F;
defparam \auto_hub|shadow_irf_reg[1][3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[1][0]~10 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_irf_reg[1][3]~9_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~10 .lut_mask = 16'h0A22;
defparam \auto_hub|shadow_irf_reg[1][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N19
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X53_Y29_N6
cycloneii_lcell_comb \auto_hub|irf_reg~14 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|shadow_irf_reg[1][3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~9 .lut_mask = 16'h00A8;
defparam \auto_hub|irf_reg[1][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~10 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~10 .lut_mask = 16'hFFFB;
defparam \auto_hub|irf_reg[1][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~11 (
	.dataa(\auto_hub|irf_proc~0_combout ),
	.datab(\auto_hub|irf_reg[1][0]~9_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irf_reg[1][0]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~11 .lut_mask = 16'h0888;
defparam \auto_hub|irf_reg[1][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N7
cycloneii_lcell_ff \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][3]~regout ));

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|irf_reg[1][4]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~14 .lut_mask = 16'hAFA0;
defparam \auto_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N1
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \auto_hub|irf_reg~15 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|shadow_irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~15 .lut_mask = 16'hDD88;
defparam \auto_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N17
cycloneii_lcell_ff \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][4]~regout ));

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \auto_hub|irsr_reg~17 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~17 .lut_mask = 16'hFA0A;
defparam \auto_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N23
cycloneii_lcell_ff \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [4]));

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \auto_hub|irsr_reg[3]~13 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[1][3]~regout ),
	.datac(\auto_hub|irsr_reg[4]~8_combout ),
	.datad(\auto_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~13 .lut_mask = 16'hD580;
defparam \auto_hub|irsr_reg[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \auto_hub|irsr_reg[3]~15 (
	.dataa(\auto_hub|irsr_reg[3]~14_combout ),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~15 .lut_mask = 16'hFABA;
defparam \auto_hub|irsr_reg[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \auto_hub|irsr_reg[3]~16 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|irsr_reg[3]~13_combout ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irsr_reg[3]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~16 .lut_mask = 16'hD8F0;
defparam \auto_hub|irsr_reg[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N29
cycloneii_lcell_ff \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg[3]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [3]));

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \auto_hub|irsr_reg~12 (
	.dataa(\auto_hub|irf_reg[1][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N9
cycloneii_lcell_ff \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [2]));

// Location: LCCOMB_X52_Y29_N0
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~2 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~2 .lut_mask = 16'hC000;
defparam \auto_hub|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneii_lcell_comb \auto_hub|reset_ena_reg~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N31
cycloneii_lcell_ff \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|reset_ena_reg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|reset_ena_reg~regout ));

// Location: LCCOMB_X52_Y30_N28
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(\auto_hub|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N29
cycloneii_lcell_ff \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [2]));

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \auto_hub|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [1]),
	.datac(vcc),
	.datad(\auto_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N1
cycloneii_lcell_ff \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|clr_reg~regout ));

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X53_Y29_N9
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X53_Y29_N24
cycloneii_lcell_comb \auto_hub|irf_reg~8 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|shadow_irf_reg[1][0]~regout ),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~8 .lut_mask = 16'hF5A0;
defparam \auto_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N25
cycloneii_lcell_ff \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][0]~regout ));

// Location: LCCOMB_X54_Y29_N20
cycloneii_lcell_comb \auto_hub|irsr_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N21
cycloneii_lcell_ff \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [0]));

// Location: LCCOMB_X52_Y29_N6
cycloneii_lcell_comb \auto_hub|Equal6~0 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal6~0 .lut_mask = 16'h0003;
defparam \auto_hub|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
cycloneii_lcell_comb \auto_hub|tdo~0 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|tdo_bypass_reg~regout ),
	.datad(\auto_hub|Equal6~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \auto_hub|irsr_reg~20 (
	.dataa(\auto_hub|irf_reg[1][7]~regout ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~20 .lut_mask = 16'hAFA0;
defparam \auto_hub|irsr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N1
cycloneii_lcell_ff \auto_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~20_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [7]));

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~17 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [7]),
	.datad(\auto_hub|irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~17 .lut_mask = 16'hFC30;
defparam \auto_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N11
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][7]~regout ));

// Location: LCCOMB_X53_Y29_N30
cycloneii_lcell_comb \auto_hub|irf_reg~18 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [7]),
	.datad(\auto_hub|shadow_irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~18 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N31
cycloneii_lcell_ff \auto_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][7]~regout ));

// Location: LCCOMB_X57_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|irf_reg[1][5]~regout ),
	.datab(\auto_hub|irf_reg[1][7]~regout ),
	.datac(\auto_hub|irf_reg[1][3]~regout ),
	.datad(\auto_hub|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~11 .lut_mask = 16'hCACA;
defparam \auto_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N27
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \auto_hub|irf_reg~12 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|shadow_irf_reg[1][1]~regout ),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~12 .lut_mask = 16'hD8D8;
defparam \auto_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N3
cycloneii_lcell_ff \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][1]~regout ));

// Location: LCFF_X57_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|run (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_hub|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|run~regout ));

// Location: LCCOMB_X58_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|reset_all~0 (
	.dataa(vcc),
	.datab(\auto_hub|clr_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|reset_all~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|reset_all~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \auto_hub|Equal0~2 (
	.dataa(\auto_hub|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|Equal0~1_combout ),
	.datad(\auto_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~2 .lut_mask = 16'h1000;
defparam \auto_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X51_Y29_N30
cycloneii_lcell_comb \auto_hub|node_ena_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \auto_hub|node_ena~2 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~2 .lut_mask = 16'hAAE0;
defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \auto_hub|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \auto_hub|node_ena~3 (
	.dataa(\auto_hub|node_ena~1_combout ),
	.datab(\auto_hub|node_ena~2_combout ),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N23
cycloneii_lcell_ff \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X57_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|irf_reg[1][3]~regout ),
	.datad(\auto_hub|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]));

// Location: LCFF_X63_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]));

// Location: LCCOMB_X63_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]));

// Location: LCCOMB_X63_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]));

// Location: LCCOMB_X63_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]));

// Location: LCCOMB_X63_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]));

// Location: LCFF_X62_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]));

// Location: LCCOMB_X61_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [92]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]));

// Location: LCFF_X61_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [91]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]));

// Location: LCCOMB_X61_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [90]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]));

// Location: LCCOMB_X61_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [89]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]));

// Location: LCCOMB_X61_Y28_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [88]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]));

// Location: LCCOMB_X61_Y28_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [87]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]));

// Location: LCCOMB_X61_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]));

// Location: LCCOMB_X61_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]));

// Location: LCCOMB_X62_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]));

// Location: LCCOMB_X62_Y28_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]));

// Location: LCFF_X62_Y28_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]));

// Location: LCCOMB_X62_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]));

// Location: LCFF_X62_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]));

// Location: LCFF_X62_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]));

// Location: LCFF_X61_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]));

// Location: LCCOMB_X60_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]));

// Location: LCCOMB_X60_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]));

// Location: LCFF_X60_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]));

// Location: LCCOMB_X60_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]));

// Location: LCFF_X60_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]));

// Location: LCCOMB_X61_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]));

// Location: LCFF_X61_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]));

// Location: LCCOMB_X61_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]));

// Location: LCFF_X61_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]));

// Location: LCCOMB_X61_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]));

// Location: LCCOMB_X61_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]));

// Location: LCCOMB_X62_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]));

// Location: LCFF_X62_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]));

// Location: LCFF_X62_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]));

// Location: LCCOMB_X62_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]));

// Location: LCCOMB_X62_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]));

// Location: LCCOMB_X62_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]));

// Location: LCCOMB_X62_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]));

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]));

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]));

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]));

// Location: LCFF_X62_Y27_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]));

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]));

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]));

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]));

// Location: LCCOMB_X66_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]));

// Location: LCFF_X66_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]));

// Location: LCCOMB_X66_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]));

// Location: LCFF_X66_Y28_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]));

// Location: LCCOMB_X66_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]));

// Location: LCCOMB_X66_Y28_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]));

// Location: LCCOMB_X66_Y28_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]));

// Location: LCCOMB_X66_Y28_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]));

// Location: LCCOMB_X66_Y28_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]));

// Location: LCCOMB_X65_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]));

// Location: LCCOMB_X65_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]));

// Location: LCFF_X65_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]));

// Location: LCCOMB_X65_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]));

// Location: LCCOMB_X65_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]));

// Location: LCCOMB_X65_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]));

// Location: LCCOMB_X65_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]));

// Location: LCCOMB_X65_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]));

// Location: LCCOMB_X66_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]));

// Location: LCCOMB_X66_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]));

// Location: LCCOMB_X66_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]));

// Location: LCCOMB_X66_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]));

// Location: LCCOMB_X66_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]));

// Location: LCCOMB_X66_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]));

// Location: LCCOMB_X66_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]));

// Location: LCCOMB_X67_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]));

// Location: LCCOMB_X67_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]));

// Location: LCCOMB_X67_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]));

// Location: LCFF_X67_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]));

// Location: LCCOMB_X67_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]));

// Location: LCCOMB_X67_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]));

// Location: LCCOMB_X67_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]));

// Location: LCCOMB_X67_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]));

// Location: LCFF_X67_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]));

// Location: LCCOMB_X66_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]));

// Location: LCCOMB_X65_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]));

// Location: LCCOMB_X65_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]));

// Location: LCCOMB_X65_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]));

// Location: LCCOMB_X65_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]));

// Location: LCCOMB_X65_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]));

// Location: LCCOMB_X66_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]));

// Location: LCCOMB_X66_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]));

// Location: LCCOMB_X66_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]));

// Location: LCCOMB_X66_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]));

// Location: LCFF_X66_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]));

// Location: LCCOMB_X66_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]));

// Location: LCCOMB_X66_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]));

// Location: LCCOMB_X62_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]));

// Location: LCCOMB_X62_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]));

// Location: LCFF_X58_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]));

// Location: LCCOMB_X58_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]));

// Location: LCCOMB_X58_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]));

// Location: LCFF_X58_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]));

// Location: LCCOMB_X62_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]));

// Location: LCCOMB_X62_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]));

// Location: LCCOMB_X62_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]));

// Location: LCCOMB_X62_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]));

// Location: LCCOMB_X62_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]));

// Location: LCCOMB_X62_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]));

// Location: LCCOMB_X61_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X58_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]));

// Location: LCFF_X58_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X58_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]));

// Location: LCCOMB_X58_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X58_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]));

// Location: LCCOMB_X58_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X57_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]));

// Location: LCCOMB_X57_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]));

// Location: LCFF_X57_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]));

// Location: LCCOMB_X57_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]));

// Location: LCFF_X57_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]));

// Location: LCCOMB_X57_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]));

// Location: LCCOMB_X58_Y29_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]));

// Location: LCCOMB_X58_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]));

// Location: LCCOMB_X58_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0 .lut_mask = 16'h00CF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hA010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]));

// Location: LCCOMB_X61_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]));

// Location: LCCOMB_X61_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]));

// Location: LCCOMB_X57_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]));

// Location: LCCOMB_X57_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|collect_data (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]));

// Location: LCCOMB_X59_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]));

// Location: LCCOMB_X59_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hA010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]));

// Location: LCCOMB_X59_Y29_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]));

// Location: LCCOMB_X58_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 16'hA0F2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]));

// Location: LCCOMB_X58_Y29_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]));

// Location: LCCOMB_X59_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hA010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]));

// Location: LCCOMB_X58_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y29_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]));

// Location: LCCOMB_X58_Y29_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]));

// Location: LCCOMB_X59_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hA010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y29_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]));

// Location: LCCOMB_X58_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1 .lut_mask = 16'h3F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ));

// Location: LCCOMB_X59_Y31_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ));

// Location: LCCOMB_X59_Y31_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ));

// Location: LCCOMB_X59_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h00B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ));

// Location: LCCOMB_X59_Y31_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h080C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ));

// Location: LCCOMB_X59_Y31_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hD5D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ));

// Location: LCCOMB_X57_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|run (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ));

// Location: LCCOMB_X63_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[28]~54_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]));

// Location: LCFF_X62_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ));

// Location: LCCOMB_X62_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ));

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[27]~52_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]));

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ));

// Location: LCFF_X66_Y32_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[29]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]));

// Location: LCCOMB_X62_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ));

// Location: LCCOMB_X62_Y29_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ));

// Location: LCCOMB_X62_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[27] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[5]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [27]));

// Location: LCCOMB_X62_Y28_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [82]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [27]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [81]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [83]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [27]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ));

// Location: LCCOMB_X63_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[6]~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [28]));

// Location: LCFF_X61_Y28_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ));

// Location: LCCOMB_X61_Y28_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [85]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [84]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [86]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ));

// Location: LCFF_X58_Y28_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[4]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [26]));

// Location: LCCOMB_X62_Y28_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [79]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [78]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ));

// Location: LCCOMB_X62_Y28_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [80]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ));

// Location: LCCOMB_X62_Y28_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[9]~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [31]));

// Location: LCCOMB_X63_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [93]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [94]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [95]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ));

// Location: LCFF_X63_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[32] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\EX_ALU|Equal0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [32]));

// Location: LCCOMB_X63_Y30_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [97]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [32]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [96]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ));

// Location: LCCOMB_X63_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [98]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [32]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ));

// Location: LCCOMB_X62_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[10]~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]));

// Location: LCFF_X62_Y30_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ));

// Location: LCCOMB_X62_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ));

// Location: LCCOMB_X66_Y29_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[11]~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]));

// Location: LCCOMB_X66_Y29_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ));

// Location: LCCOMB_X66_Y29_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[12]~22_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]));

// Location: LCFF_X66_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ));

// Location: LCCOMB_X66_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ));

// Location: LCCOMB_X65_Y29_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[13]~24_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]));

// Location: LCFF_X65_Y29_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ));

// Location: LCCOMB_X65_Y29_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ));

// Location: LCCOMB_X66_Y29_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[20]~38_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]));

// Location: LCCOMB_X65_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ));

// Location: LCFF_X66_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]));

// Location: LCFF_X66_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ));

// Location: LCCOMB_X66_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ));

// Location: LCFF_X65_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[19]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]));

// Location: LCFF_X66_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ));

// Location: LCCOMB_X66_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ));

// Location: LCCOMB_X66_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[18]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]));

// Location: LCCOMB_X66_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ));

// Location: LCCOMB_X68_Y31_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[17]~32_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]));

// Location: LCCOMB_X67_Y30_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ));

// Location: LCFF_X67_Y31_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[16]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]));

// Location: LCCOMB_X67_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ));

// Location: LCCOMB_X67_Y30_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 .lut_mask = 16'hBA30;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ));

// Location: LCCOMB_X58_Y30_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 16'h2022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y29_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ));

// Location: LCCOMB_X59_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hEECC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ));

// Location: LCCOMB_X59_Y30_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ));

// Location: LCCOMB_X59_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sdr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|irf_reg[1][6]~regout ),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h0CAA;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \auto_hub|irsr_reg~19 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][6]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~19 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N31
cycloneii_lcell_ff \auto_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~19_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [6]));

// Location: LCCOMB_X53_Y29_N4
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][6]~regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~16 .lut_mask = 16'hCFC0;
defparam \auto_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N5
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][6]~regout ));

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \auto_hub|irf_reg~17 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|shadow_irf_reg[1][6]~regout ),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~17 .lut_mask = 16'hF5A0;
defparam \auto_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N29
cycloneii_lcell_ff \auto_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][6]~regout ));

// Location: LCCOMB_X57_Y30_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h0C08;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 (
	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\auto_hub|irf_reg[1][6]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFC00;
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]));

// Location: LCCOMB_X59_Y30_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0013;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ));

// Location: LCCOMB_X57_Y30_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hD850;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y30_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]));

// Location: LCCOMB_X57_Y29_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\auto_hub|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ));

// Location: LCCOMB_X57_Y29_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .lut_mask = 16'hC480;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]));

// Location: LCCOMB_X57_Y29_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.datac(\auto_hub|irf_reg[1][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .lut_mask = 16'hFEEE;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
cycloneii_lcell_comb \auto_hub|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|tdo~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~1 .lut_mask = 16'hF0CC;
defparam \auto_hub|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneii_lcell_comb \auto_hub|tdo~2 (
	.dataa(vcc),
	.datab(\auto_hub|tdo~1_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~2 .lut_mask = 16'hFC0C;
defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
cycloneii_lcell_comb \auto_hub|tdo~3 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|tdo~regout ),
	.datad(\auto_hub|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~3 .lut_mask = 16'h10FE;
defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N5
cycloneii_lcell_ff \auto_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|tdo~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|tdo~regout ));

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \auto_hub|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
cycloneii_lcell_comb \auto_hub|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \auto_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y30_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|trigger_out_ff (
	.clk(\QIC_SIGNALTAP_GND~combout ),
	.datain(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout ));

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[0]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[0]));
// synopsys translate_off
defparam \PC_Plus_4_IF[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[1]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[1]));
// synopsys translate_off
defparam \PC_Plus_4_IF[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[2]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[2]));
// synopsys translate_off
defparam \PC_Plus_4_IF[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[3]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[3]));
// synopsys translate_off
defparam \PC_Plus_4_IF[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[4]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[4]));
// synopsys translate_off
defparam \PC_Plus_4_IF[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[5]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[5]));
// synopsys translate_off
defparam \PC_Plus_4_IF[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[6]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[6]));
// synopsys translate_off
defparam \PC_Plus_4_IF[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[7]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[7]));
// synopsys translate_off
defparam \PC_Plus_4_IF[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[8]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[8]));
// synopsys translate_off
defparam \PC_Plus_4_IF[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[9]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[9]));
// synopsys translate_off
defparam \PC_Plus_4_IF[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[10]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[10]));
// synopsys translate_off
defparam \PC_Plus_4_IF[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[11]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[11]));
// synopsys translate_off
defparam \PC_Plus_4_IF[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[12]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[12]));
// synopsys translate_off
defparam \PC_Plus_4_IF[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[13]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[13]));
// synopsys translate_off
defparam \PC_Plus_4_IF[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[14]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[14]));
// synopsys translate_off
defparam \PC_Plus_4_IF[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[15]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[15]));
// synopsys translate_off
defparam \PC_Plus_4_IF[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[16]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[16]));
// synopsys translate_off
defparam \PC_Plus_4_IF[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[17]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[17]));
// synopsys translate_off
defparam \PC_Plus_4_IF[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[18]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[18]));
// synopsys translate_off
defparam \PC_Plus_4_IF[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[19]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[19]));
// synopsys translate_off
defparam \PC_Plus_4_IF[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[20]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[20]));
// synopsys translate_off
defparam \PC_Plus_4_IF[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[21]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[21]));
// synopsys translate_off
defparam \PC_Plus_4_IF[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[22]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[22]));
// synopsys translate_off
defparam \PC_Plus_4_IF[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[23]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[23]));
// synopsys translate_off
defparam \PC_Plus_4_IF[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[24]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[24]));
// synopsys translate_off
defparam \PC_Plus_4_IF[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[25]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[25]));
// synopsys translate_off
defparam \PC_Plus_4_IF[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[26]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[26]));
// synopsys translate_off
defparam \PC_Plus_4_IF[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[27]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[27]));
// synopsys translate_off
defparam \PC_Plus_4_IF[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[28]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[28]));
// synopsys translate_off
defparam \PC_Plus_4_IF[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[29]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[29]));
// synopsys translate_off
defparam \PC_Plus_4_IF[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[30]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[30]));
// synopsys translate_off
defparam \PC_Plus_4_IF[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[31]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[31]));
// synopsys translate_off
defparam \PC_Plus_4_IF[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[0]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[0]));
// synopsys translate_off
defparam \Instruction_IF[0]~I .input_async_reset = "none";
defparam \Instruction_IF[0]~I .input_power_up = "low";
defparam \Instruction_IF[0]~I .input_register_mode = "none";
defparam \Instruction_IF[0]~I .input_sync_reset = "none";
defparam \Instruction_IF[0]~I .oe_async_reset = "none";
defparam \Instruction_IF[0]~I .oe_power_up = "low";
defparam \Instruction_IF[0]~I .oe_register_mode = "none";
defparam \Instruction_IF[0]~I .oe_sync_reset = "none";
defparam \Instruction_IF[0]~I .operation_mode = "output";
defparam \Instruction_IF[0]~I .output_async_reset = "none";
defparam \Instruction_IF[0]~I .output_power_up = "low";
defparam \Instruction_IF[0]~I .output_register_mode = "none";
defparam \Instruction_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[1]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[1]));
// synopsys translate_off
defparam \Instruction_IF[1]~I .input_async_reset = "none";
defparam \Instruction_IF[1]~I .input_power_up = "low";
defparam \Instruction_IF[1]~I .input_register_mode = "none";
defparam \Instruction_IF[1]~I .input_sync_reset = "none";
defparam \Instruction_IF[1]~I .oe_async_reset = "none";
defparam \Instruction_IF[1]~I .oe_power_up = "low";
defparam \Instruction_IF[1]~I .oe_register_mode = "none";
defparam \Instruction_IF[1]~I .oe_sync_reset = "none";
defparam \Instruction_IF[1]~I .operation_mode = "output";
defparam \Instruction_IF[1]~I .output_async_reset = "none";
defparam \Instruction_IF[1]~I .output_power_up = "low";
defparam \Instruction_IF[1]~I .output_register_mode = "none";
defparam \Instruction_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[2]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[2]));
// synopsys translate_off
defparam \Instruction_IF[2]~I .input_async_reset = "none";
defparam \Instruction_IF[2]~I .input_power_up = "low";
defparam \Instruction_IF[2]~I .input_register_mode = "none";
defparam \Instruction_IF[2]~I .input_sync_reset = "none";
defparam \Instruction_IF[2]~I .oe_async_reset = "none";
defparam \Instruction_IF[2]~I .oe_power_up = "low";
defparam \Instruction_IF[2]~I .oe_register_mode = "none";
defparam \Instruction_IF[2]~I .oe_sync_reset = "none";
defparam \Instruction_IF[2]~I .operation_mode = "output";
defparam \Instruction_IF[2]~I .output_async_reset = "none";
defparam \Instruction_IF[2]~I .output_power_up = "low";
defparam \Instruction_IF[2]~I .output_register_mode = "none";
defparam \Instruction_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[3]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[3]));
// synopsys translate_off
defparam \Instruction_IF[3]~I .input_async_reset = "none";
defparam \Instruction_IF[3]~I .input_power_up = "low";
defparam \Instruction_IF[3]~I .input_register_mode = "none";
defparam \Instruction_IF[3]~I .input_sync_reset = "none";
defparam \Instruction_IF[3]~I .oe_async_reset = "none";
defparam \Instruction_IF[3]~I .oe_power_up = "low";
defparam \Instruction_IF[3]~I .oe_register_mode = "none";
defparam \Instruction_IF[3]~I .oe_sync_reset = "none";
defparam \Instruction_IF[3]~I .operation_mode = "output";
defparam \Instruction_IF[3]~I .output_async_reset = "none";
defparam \Instruction_IF[3]~I .output_power_up = "low";
defparam \Instruction_IF[3]~I .output_register_mode = "none";
defparam \Instruction_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[4]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[4]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[4]));
// synopsys translate_off
defparam \Instruction_IF[4]~I .input_async_reset = "none";
defparam \Instruction_IF[4]~I .input_power_up = "low";
defparam \Instruction_IF[4]~I .input_register_mode = "none";
defparam \Instruction_IF[4]~I .input_sync_reset = "none";
defparam \Instruction_IF[4]~I .oe_async_reset = "none";
defparam \Instruction_IF[4]~I .oe_power_up = "low";
defparam \Instruction_IF[4]~I .oe_register_mode = "none";
defparam \Instruction_IF[4]~I .oe_sync_reset = "none";
defparam \Instruction_IF[4]~I .operation_mode = "output";
defparam \Instruction_IF[4]~I .output_async_reset = "none";
defparam \Instruction_IF[4]~I .output_power_up = "low";
defparam \Instruction_IF[4]~I .output_register_mode = "none";
defparam \Instruction_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[5]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[5]));
// synopsys translate_off
defparam \Instruction_IF[5]~I .input_async_reset = "none";
defparam \Instruction_IF[5]~I .input_power_up = "low";
defparam \Instruction_IF[5]~I .input_register_mode = "none";
defparam \Instruction_IF[5]~I .input_sync_reset = "none";
defparam \Instruction_IF[5]~I .oe_async_reset = "none";
defparam \Instruction_IF[5]~I .oe_power_up = "low";
defparam \Instruction_IF[5]~I .oe_register_mode = "none";
defparam \Instruction_IF[5]~I .oe_sync_reset = "none";
defparam \Instruction_IF[5]~I .operation_mode = "output";
defparam \Instruction_IF[5]~I .output_async_reset = "none";
defparam \Instruction_IF[5]~I .output_power_up = "low";
defparam \Instruction_IF[5]~I .output_register_mode = "none";
defparam \Instruction_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[6]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[6]));
// synopsys translate_off
defparam \Instruction_IF[6]~I .input_async_reset = "none";
defparam \Instruction_IF[6]~I .input_power_up = "low";
defparam \Instruction_IF[6]~I .input_register_mode = "none";
defparam \Instruction_IF[6]~I .input_sync_reset = "none";
defparam \Instruction_IF[6]~I .oe_async_reset = "none";
defparam \Instruction_IF[6]~I .oe_power_up = "low";
defparam \Instruction_IF[6]~I .oe_register_mode = "none";
defparam \Instruction_IF[6]~I .oe_sync_reset = "none";
defparam \Instruction_IF[6]~I .operation_mode = "output";
defparam \Instruction_IF[6]~I .output_async_reset = "none";
defparam \Instruction_IF[6]~I .output_power_up = "low";
defparam \Instruction_IF[6]~I .output_register_mode = "none";
defparam \Instruction_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[7]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[7]));
// synopsys translate_off
defparam \Instruction_IF[7]~I .input_async_reset = "none";
defparam \Instruction_IF[7]~I .input_power_up = "low";
defparam \Instruction_IF[7]~I .input_register_mode = "none";
defparam \Instruction_IF[7]~I .input_sync_reset = "none";
defparam \Instruction_IF[7]~I .oe_async_reset = "none";
defparam \Instruction_IF[7]~I .oe_power_up = "low";
defparam \Instruction_IF[7]~I .oe_register_mode = "none";
defparam \Instruction_IF[7]~I .oe_sync_reset = "none";
defparam \Instruction_IF[7]~I .operation_mode = "output";
defparam \Instruction_IF[7]~I .output_async_reset = "none";
defparam \Instruction_IF[7]~I .output_power_up = "low";
defparam \Instruction_IF[7]~I .output_register_mode = "none";
defparam \Instruction_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[8]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[8]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[8]));
// synopsys translate_off
defparam \Instruction_IF[8]~I .input_async_reset = "none";
defparam \Instruction_IF[8]~I .input_power_up = "low";
defparam \Instruction_IF[8]~I .input_register_mode = "none";
defparam \Instruction_IF[8]~I .input_sync_reset = "none";
defparam \Instruction_IF[8]~I .oe_async_reset = "none";
defparam \Instruction_IF[8]~I .oe_power_up = "low";
defparam \Instruction_IF[8]~I .oe_register_mode = "none";
defparam \Instruction_IF[8]~I .oe_sync_reset = "none";
defparam \Instruction_IF[8]~I .operation_mode = "output";
defparam \Instruction_IF[8]~I .output_async_reset = "none";
defparam \Instruction_IF[8]~I .output_power_up = "low";
defparam \Instruction_IF[8]~I .output_register_mode = "none";
defparam \Instruction_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[9]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[8]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[9]));
// synopsys translate_off
defparam \Instruction_IF[9]~I .input_async_reset = "none";
defparam \Instruction_IF[9]~I .input_power_up = "low";
defparam \Instruction_IF[9]~I .input_register_mode = "none";
defparam \Instruction_IF[9]~I .input_sync_reset = "none";
defparam \Instruction_IF[9]~I .oe_async_reset = "none";
defparam \Instruction_IF[9]~I .oe_power_up = "low";
defparam \Instruction_IF[9]~I .oe_register_mode = "none";
defparam \Instruction_IF[9]~I .oe_sync_reset = "none";
defparam \Instruction_IF[9]~I .operation_mode = "output";
defparam \Instruction_IF[9]~I .output_async_reset = "none";
defparam \Instruction_IF[9]~I .output_power_up = "low";
defparam \Instruction_IF[9]~I .output_register_mode = "none";
defparam \Instruction_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[10]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[8]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[10]));
// synopsys translate_off
defparam \Instruction_IF[10]~I .input_async_reset = "none";
defparam \Instruction_IF[10]~I .input_power_up = "low";
defparam \Instruction_IF[10]~I .input_register_mode = "none";
defparam \Instruction_IF[10]~I .input_sync_reset = "none";
defparam \Instruction_IF[10]~I .oe_async_reset = "none";
defparam \Instruction_IF[10]~I .oe_power_up = "low";
defparam \Instruction_IF[10]~I .oe_register_mode = "none";
defparam \Instruction_IF[10]~I .oe_sync_reset = "none";
defparam \Instruction_IF[10]~I .operation_mode = "output";
defparam \Instruction_IF[10]~I .output_async_reset = "none";
defparam \Instruction_IF[10]~I .output_power_up = "low";
defparam \Instruction_IF[10]~I .output_register_mode = "none";
defparam \Instruction_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[11]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[11]));
// synopsys translate_off
defparam \Instruction_IF[11]~I .input_async_reset = "none";
defparam \Instruction_IF[11]~I .input_power_up = "low";
defparam \Instruction_IF[11]~I .input_register_mode = "none";
defparam \Instruction_IF[11]~I .input_sync_reset = "none";
defparam \Instruction_IF[11]~I .oe_async_reset = "none";
defparam \Instruction_IF[11]~I .oe_power_up = "low";
defparam \Instruction_IF[11]~I .oe_register_mode = "none";
defparam \Instruction_IF[11]~I .oe_sync_reset = "none";
defparam \Instruction_IF[11]~I .operation_mode = "output";
defparam \Instruction_IF[11]~I .output_async_reset = "none";
defparam \Instruction_IF[11]~I .output_power_up = "low";
defparam \Instruction_IF[11]~I .output_register_mode = "none";
defparam \Instruction_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[12]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[12]));
// synopsys translate_off
defparam \Instruction_IF[12]~I .input_async_reset = "none";
defparam \Instruction_IF[12]~I .input_power_up = "low";
defparam \Instruction_IF[12]~I .input_register_mode = "none";
defparam \Instruction_IF[12]~I .input_sync_reset = "none";
defparam \Instruction_IF[12]~I .oe_async_reset = "none";
defparam \Instruction_IF[12]~I .oe_power_up = "low";
defparam \Instruction_IF[12]~I .oe_register_mode = "none";
defparam \Instruction_IF[12]~I .oe_sync_reset = "none";
defparam \Instruction_IF[12]~I .operation_mode = "output";
defparam \Instruction_IF[12]~I .output_async_reset = "none";
defparam \Instruction_IF[12]~I .output_power_up = "low";
defparam \Instruction_IF[12]~I .output_register_mode = "none";
defparam \Instruction_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[13]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[13]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[13]));
// synopsys translate_off
defparam \Instruction_IF[13]~I .input_async_reset = "none";
defparam \Instruction_IF[13]~I .input_power_up = "low";
defparam \Instruction_IF[13]~I .input_register_mode = "none";
defparam \Instruction_IF[13]~I .input_sync_reset = "none";
defparam \Instruction_IF[13]~I .oe_async_reset = "none";
defparam \Instruction_IF[13]~I .oe_power_up = "low";
defparam \Instruction_IF[13]~I .oe_register_mode = "none";
defparam \Instruction_IF[13]~I .oe_sync_reset = "none";
defparam \Instruction_IF[13]~I .operation_mode = "output";
defparam \Instruction_IF[13]~I .output_async_reset = "none";
defparam \Instruction_IF[13]~I .output_power_up = "low";
defparam \Instruction_IF[13]~I .output_register_mode = "none";
defparam \Instruction_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[14]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[14]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[14]));
// synopsys translate_off
defparam \Instruction_IF[14]~I .input_async_reset = "none";
defparam \Instruction_IF[14]~I .input_power_up = "low";
defparam \Instruction_IF[14]~I .input_register_mode = "none";
defparam \Instruction_IF[14]~I .input_sync_reset = "none";
defparam \Instruction_IF[14]~I .oe_async_reset = "none";
defparam \Instruction_IF[14]~I .oe_power_up = "low";
defparam \Instruction_IF[14]~I .oe_register_mode = "none";
defparam \Instruction_IF[14]~I .oe_sync_reset = "none";
defparam \Instruction_IF[14]~I .operation_mode = "output";
defparam \Instruction_IF[14]~I .output_async_reset = "none";
defparam \Instruction_IF[14]~I .output_power_up = "low";
defparam \Instruction_IF[14]~I .output_register_mode = "none";
defparam \Instruction_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[15]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[15]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[15]));
// synopsys translate_off
defparam \Instruction_IF[15]~I .input_async_reset = "none";
defparam \Instruction_IF[15]~I .input_power_up = "low";
defparam \Instruction_IF[15]~I .input_register_mode = "none";
defparam \Instruction_IF[15]~I .input_sync_reset = "none";
defparam \Instruction_IF[15]~I .oe_async_reset = "none";
defparam \Instruction_IF[15]~I .oe_power_up = "low";
defparam \Instruction_IF[15]~I .oe_register_mode = "none";
defparam \Instruction_IF[15]~I .oe_sync_reset = "none";
defparam \Instruction_IF[15]~I .operation_mode = "output";
defparam \Instruction_IF[15]~I .output_async_reset = "none";
defparam \Instruction_IF[15]~I .output_power_up = "low";
defparam \Instruction_IF[15]~I .output_register_mode = "none";
defparam \Instruction_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[16]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[16]));
// synopsys translate_off
defparam \Instruction_IF[16]~I .input_async_reset = "none";
defparam \Instruction_IF[16]~I .input_power_up = "low";
defparam \Instruction_IF[16]~I .input_register_mode = "none";
defparam \Instruction_IF[16]~I .input_sync_reset = "none";
defparam \Instruction_IF[16]~I .oe_async_reset = "none";
defparam \Instruction_IF[16]~I .oe_power_up = "low";
defparam \Instruction_IF[16]~I .oe_register_mode = "none";
defparam \Instruction_IF[16]~I .oe_sync_reset = "none";
defparam \Instruction_IF[16]~I .operation_mode = "output";
defparam \Instruction_IF[16]~I .output_async_reset = "none";
defparam \Instruction_IF[16]~I .output_power_up = "low";
defparam \Instruction_IF[16]~I .output_register_mode = "none";
defparam \Instruction_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[17]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[17]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[17]));
// synopsys translate_off
defparam \Instruction_IF[17]~I .input_async_reset = "none";
defparam \Instruction_IF[17]~I .input_power_up = "low";
defparam \Instruction_IF[17]~I .input_register_mode = "none";
defparam \Instruction_IF[17]~I .input_sync_reset = "none";
defparam \Instruction_IF[17]~I .oe_async_reset = "none";
defparam \Instruction_IF[17]~I .oe_power_up = "low";
defparam \Instruction_IF[17]~I .oe_register_mode = "none";
defparam \Instruction_IF[17]~I .oe_sync_reset = "none";
defparam \Instruction_IF[17]~I .operation_mode = "output";
defparam \Instruction_IF[17]~I .output_async_reset = "none";
defparam \Instruction_IF[17]~I .output_power_up = "low";
defparam \Instruction_IF[17]~I .output_register_mode = "none";
defparam \Instruction_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[18]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[18]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[18]));
// synopsys translate_off
defparam \Instruction_IF[18]~I .input_async_reset = "none";
defparam \Instruction_IF[18]~I .input_power_up = "low";
defparam \Instruction_IF[18]~I .input_register_mode = "none";
defparam \Instruction_IF[18]~I .input_sync_reset = "none";
defparam \Instruction_IF[18]~I .oe_async_reset = "none";
defparam \Instruction_IF[18]~I .oe_power_up = "low";
defparam \Instruction_IF[18]~I .oe_register_mode = "none";
defparam \Instruction_IF[18]~I .oe_sync_reset = "none";
defparam \Instruction_IF[18]~I .operation_mode = "output";
defparam \Instruction_IF[18]~I .output_async_reset = "none";
defparam \Instruction_IF[18]~I .output_power_up = "low";
defparam \Instruction_IF[18]~I .output_register_mode = "none";
defparam \Instruction_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[19]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[19]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[19]));
// synopsys translate_off
defparam \Instruction_IF[19]~I .input_async_reset = "none";
defparam \Instruction_IF[19]~I .input_power_up = "low";
defparam \Instruction_IF[19]~I .input_register_mode = "none";
defparam \Instruction_IF[19]~I .input_sync_reset = "none";
defparam \Instruction_IF[19]~I .oe_async_reset = "none";
defparam \Instruction_IF[19]~I .oe_power_up = "low";
defparam \Instruction_IF[19]~I .oe_register_mode = "none";
defparam \Instruction_IF[19]~I .oe_sync_reset = "none";
defparam \Instruction_IF[19]~I .operation_mode = "output";
defparam \Instruction_IF[19]~I .output_async_reset = "none";
defparam \Instruction_IF[19]~I .output_power_up = "low";
defparam \Instruction_IF[19]~I .output_register_mode = "none";
defparam \Instruction_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[20]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[20]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[20]));
// synopsys translate_off
defparam \Instruction_IF[20]~I .input_async_reset = "none";
defparam \Instruction_IF[20]~I .input_power_up = "low";
defparam \Instruction_IF[20]~I .input_register_mode = "none";
defparam \Instruction_IF[20]~I .input_sync_reset = "none";
defparam \Instruction_IF[20]~I .oe_async_reset = "none";
defparam \Instruction_IF[20]~I .oe_power_up = "low";
defparam \Instruction_IF[20]~I .oe_register_mode = "none";
defparam \Instruction_IF[20]~I .oe_sync_reset = "none";
defparam \Instruction_IF[20]~I .operation_mode = "output";
defparam \Instruction_IF[20]~I .output_async_reset = "none";
defparam \Instruction_IF[20]~I .output_power_up = "low";
defparam \Instruction_IF[20]~I .output_register_mode = "none";
defparam \Instruction_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[21]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[21]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[21]));
// synopsys translate_off
defparam \Instruction_IF[21]~I .input_async_reset = "none";
defparam \Instruction_IF[21]~I .input_power_up = "low";
defparam \Instruction_IF[21]~I .input_register_mode = "none";
defparam \Instruction_IF[21]~I .input_sync_reset = "none";
defparam \Instruction_IF[21]~I .oe_async_reset = "none";
defparam \Instruction_IF[21]~I .oe_power_up = "low";
defparam \Instruction_IF[21]~I .oe_register_mode = "none";
defparam \Instruction_IF[21]~I .oe_sync_reset = "none";
defparam \Instruction_IF[21]~I .operation_mode = "output";
defparam \Instruction_IF[21]~I .output_async_reset = "none";
defparam \Instruction_IF[21]~I .output_power_up = "low";
defparam \Instruction_IF[21]~I .output_register_mode = "none";
defparam \Instruction_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[22]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[22]));
// synopsys translate_off
defparam \Instruction_IF[22]~I .input_async_reset = "none";
defparam \Instruction_IF[22]~I .input_power_up = "low";
defparam \Instruction_IF[22]~I .input_register_mode = "none";
defparam \Instruction_IF[22]~I .input_sync_reset = "none";
defparam \Instruction_IF[22]~I .oe_async_reset = "none";
defparam \Instruction_IF[22]~I .oe_power_up = "low";
defparam \Instruction_IF[22]~I .oe_register_mode = "none";
defparam \Instruction_IF[22]~I .oe_sync_reset = "none";
defparam \Instruction_IF[22]~I .operation_mode = "output";
defparam \Instruction_IF[22]~I .output_async_reset = "none";
defparam \Instruction_IF[22]~I .output_power_up = "low";
defparam \Instruction_IF[22]~I .output_register_mode = "none";
defparam \Instruction_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[23]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[23]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[23]));
// synopsys translate_off
defparam \Instruction_IF[23]~I .input_async_reset = "none";
defparam \Instruction_IF[23]~I .input_power_up = "low";
defparam \Instruction_IF[23]~I .input_register_mode = "none";
defparam \Instruction_IF[23]~I .input_sync_reset = "none";
defparam \Instruction_IF[23]~I .oe_async_reset = "none";
defparam \Instruction_IF[23]~I .oe_power_up = "low";
defparam \Instruction_IF[23]~I .oe_register_mode = "none";
defparam \Instruction_IF[23]~I .oe_sync_reset = "none";
defparam \Instruction_IF[23]~I .operation_mode = "output";
defparam \Instruction_IF[23]~I .output_async_reset = "none";
defparam \Instruction_IF[23]~I .output_power_up = "low";
defparam \Instruction_IF[23]~I .output_register_mode = "none";
defparam \Instruction_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[24]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[24]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[24]));
// synopsys translate_off
defparam \Instruction_IF[24]~I .input_async_reset = "none";
defparam \Instruction_IF[24]~I .input_power_up = "low";
defparam \Instruction_IF[24]~I .input_register_mode = "none";
defparam \Instruction_IF[24]~I .input_sync_reset = "none";
defparam \Instruction_IF[24]~I .oe_async_reset = "none";
defparam \Instruction_IF[24]~I .oe_power_up = "low";
defparam \Instruction_IF[24]~I .oe_register_mode = "none";
defparam \Instruction_IF[24]~I .oe_sync_reset = "none";
defparam \Instruction_IF[24]~I .operation_mode = "output";
defparam \Instruction_IF[24]~I .output_async_reset = "none";
defparam \Instruction_IF[24]~I .output_power_up = "low";
defparam \Instruction_IF[24]~I .output_register_mode = "none";
defparam \Instruction_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[25]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[25]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[25]));
// synopsys translate_off
defparam \Instruction_IF[25]~I .input_async_reset = "none";
defparam \Instruction_IF[25]~I .input_power_up = "low";
defparam \Instruction_IF[25]~I .input_register_mode = "none";
defparam \Instruction_IF[25]~I .input_sync_reset = "none";
defparam \Instruction_IF[25]~I .oe_async_reset = "none";
defparam \Instruction_IF[25]~I .oe_power_up = "low";
defparam \Instruction_IF[25]~I .oe_register_mode = "none";
defparam \Instruction_IF[25]~I .oe_sync_reset = "none";
defparam \Instruction_IF[25]~I .operation_mode = "output";
defparam \Instruction_IF[25]~I .output_async_reset = "none";
defparam \Instruction_IF[25]~I .output_power_up = "low";
defparam \Instruction_IF[25]~I .output_register_mode = "none";
defparam \Instruction_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[26]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[26]));
// synopsys translate_off
defparam \Instruction_IF[26]~I .input_async_reset = "none";
defparam \Instruction_IF[26]~I .input_power_up = "low";
defparam \Instruction_IF[26]~I .input_register_mode = "none";
defparam \Instruction_IF[26]~I .input_sync_reset = "none";
defparam \Instruction_IF[26]~I .oe_async_reset = "none";
defparam \Instruction_IF[26]~I .oe_power_up = "low";
defparam \Instruction_IF[26]~I .oe_register_mode = "none";
defparam \Instruction_IF[26]~I .oe_sync_reset = "none";
defparam \Instruction_IF[26]~I .operation_mode = "output";
defparam \Instruction_IF[26]~I .output_async_reset = "none";
defparam \Instruction_IF[26]~I .output_power_up = "low";
defparam \Instruction_IF[26]~I .output_register_mode = "none";
defparam \Instruction_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[27]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[27]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[27]));
// synopsys translate_off
defparam \Instruction_IF[27]~I .input_async_reset = "none";
defparam \Instruction_IF[27]~I .input_power_up = "low";
defparam \Instruction_IF[27]~I .input_register_mode = "none";
defparam \Instruction_IF[27]~I .input_sync_reset = "none";
defparam \Instruction_IF[27]~I .oe_async_reset = "none";
defparam \Instruction_IF[27]~I .oe_power_up = "low";
defparam \Instruction_IF[27]~I .oe_register_mode = "none";
defparam \Instruction_IF[27]~I .oe_sync_reset = "none";
defparam \Instruction_IF[27]~I .operation_mode = "output";
defparam \Instruction_IF[27]~I .output_async_reset = "none";
defparam \Instruction_IF[27]~I .output_power_up = "low";
defparam \Instruction_IF[27]~I .output_register_mode = "none";
defparam \Instruction_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[28]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[28]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[28]));
// synopsys translate_off
defparam \Instruction_IF[28]~I .input_async_reset = "none";
defparam \Instruction_IF[28]~I .input_power_up = "low";
defparam \Instruction_IF[28]~I .input_register_mode = "none";
defparam \Instruction_IF[28]~I .input_sync_reset = "none";
defparam \Instruction_IF[28]~I .oe_async_reset = "none";
defparam \Instruction_IF[28]~I .oe_power_up = "low";
defparam \Instruction_IF[28]~I .oe_register_mode = "none";
defparam \Instruction_IF[28]~I .oe_sync_reset = "none";
defparam \Instruction_IF[28]~I .operation_mode = "output";
defparam \Instruction_IF[28]~I .output_async_reset = "none";
defparam \Instruction_IF[28]~I .output_power_up = "low";
defparam \Instruction_IF[28]~I .output_register_mode = "none";
defparam \Instruction_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[29]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[29]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[29]));
// synopsys translate_off
defparam \Instruction_IF[29]~I .input_async_reset = "none";
defparam \Instruction_IF[29]~I .input_power_up = "low";
defparam \Instruction_IF[29]~I .input_register_mode = "none";
defparam \Instruction_IF[29]~I .input_sync_reset = "none";
defparam \Instruction_IF[29]~I .oe_async_reset = "none";
defparam \Instruction_IF[29]~I .oe_power_up = "low";
defparam \Instruction_IF[29]~I .oe_register_mode = "none";
defparam \Instruction_IF[29]~I .oe_sync_reset = "none";
defparam \Instruction_IF[29]~I .operation_mode = "output";
defparam \Instruction_IF[29]~I .output_async_reset = "none";
defparam \Instruction_IF[29]~I .output_power_up = "low";
defparam \Instruction_IF[29]~I .output_register_mode = "none";
defparam \Instruction_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[30]));
// synopsys translate_off
defparam \Instruction_IF[30]~I .input_async_reset = "none";
defparam \Instruction_IF[30]~I .input_power_up = "low";
defparam \Instruction_IF[30]~I .input_register_mode = "none";
defparam \Instruction_IF[30]~I .input_sync_reset = "none";
defparam \Instruction_IF[30]~I .oe_async_reset = "none";
defparam \Instruction_IF[30]~I .oe_power_up = "low";
defparam \Instruction_IF[30]~I .oe_register_mode = "none";
defparam \Instruction_IF[30]~I .oe_sync_reset = "none";
defparam \Instruction_IF[30]~I .operation_mode = "output";
defparam \Instruction_IF[30]~I .output_async_reset = "none";
defparam \Instruction_IF[30]~I .output_power_up = "low";
defparam \Instruction_IF[30]~I .output_register_mode = "none";
defparam \Instruction_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[31]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[31]));
// synopsys translate_off
defparam \Instruction_IF[31]~I .input_async_reset = "none";
defparam \Instruction_IF[31]~I .input_power_up = "low";
defparam \Instruction_IF[31]~I .input_register_mode = "none";
defparam \Instruction_IF[31]~I .input_sync_reset = "none";
defparam \Instruction_IF[31]~I .oe_async_reset = "none";
defparam \Instruction_IF[31]~I .oe_power_up = "low";
defparam \Instruction_IF[31]~I .oe_register_mode = "none";
defparam \Instruction_IF[31]~I .oe_sync_reset = "none";
defparam \Instruction_IF[31]~I .operation_mode = "output";
defparam \Instruction_IF[31]~I .output_async_reset = "none";
defparam \Instruction_IF[31]~I .output_power_up = "low";
defparam \Instruction_IF[31]~I .output_register_mode = "none";
defparam \Instruction_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[0]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[0]));
// synopsys translate_off
defparam \Next_PC_IF[0]~I .input_async_reset = "none";
defparam \Next_PC_IF[0]~I .input_power_up = "low";
defparam \Next_PC_IF[0]~I .input_register_mode = "none";
defparam \Next_PC_IF[0]~I .input_sync_reset = "none";
defparam \Next_PC_IF[0]~I .oe_async_reset = "none";
defparam \Next_PC_IF[0]~I .oe_power_up = "low";
defparam \Next_PC_IF[0]~I .oe_register_mode = "none";
defparam \Next_PC_IF[0]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[0]~I .operation_mode = "output";
defparam \Next_PC_IF[0]~I .output_async_reset = "none";
defparam \Next_PC_IF[0]~I .output_power_up = "low";
defparam \Next_PC_IF[0]~I .output_register_mode = "none";
defparam \Next_PC_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[1]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[1]));
// synopsys translate_off
defparam \Next_PC_IF[1]~I .input_async_reset = "none";
defparam \Next_PC_IF[1]~I .input_power_up = "low";
defparam \Next_PC_IF[1]~I .input_register_mode = "none";
defparam \Next_PC_IF[1]~I .input_sync_reset = "none";
defparam \Next_PC_IF[1]~I .oe_async_reset = "none";
defparam \Next_PC_IF[1]~I .oe_power_up = "low";
defparam \Next_PC_IF[1]~I .oe_register_mode = "none";
defparam \Next_PC_IF[1]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[1]~I .operation_mode = "output";
defparam \Next_PC_IF[1]~I .output_async_reset = "none";
defparam \Next_PC_IF[1]~I .output_power_up = "low";
defparam \Next_PC_IF[1]~I .output_register_mode = "none";
defparam \Next_PC_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[2]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[2]));
// synopsys translate_off
defparam \Next_PC_IF[2]~I .input_async_reset = "none";
defparam \Next_PC_IF[2]~I .input_power_up = "low";
defparam \Next_PC_IF[2]~I .input_register_mode = "none";
defparam \Next_PC_IF[2]~I .input_sync_reset = "none";
defparam \Next_PC_IF[2]~I .oe_async_reset = "none";
defparam \Next_PC_IF[2]~I .oe_power_up = "low";
defparam \Next_PC_IF[2]~I .oe_register_mode = "none";
defparam \Next_PC_IF[2]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[2]~I .operation_mode = "output";
defparam \Next_PC_IF[2]~I .output_async_reset = "none";
defparam \Next_PC_IF[2]~I .output_power_up = "low";
defparam \Next_PC_IF[2]~I .output_register_mode = "none";
defparam \Next_PC_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[3]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[3]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[3]));
// synopsys translate_off
defparam \Next_PC_IF[3]~I .input_async_reset = "none";
defparam \Next_PC_IF[3]~I .input_power_up = "low";
defparam \Next_PC_IF[3]~I .input_register_mode = "none";
defparam \Next_PC_IF[3]~I .input_sync_reset = "none";
defparam \Next_PC_IF[3]~I .oe_async_reset = "none";
defparam \Next_PC_IF[3]~I .oe_power_up = "low";
defparam \Next_PC_IF[3]~I .oe_register_mode = "none";
defparam \Next_PC_IF[3]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[3]~I .operation_mode = "output";
defparam \Next_PC_IF[3]~I .output_async_reset = "none";
defparam \Next_PC_IF[3]~I .output_power_up = "low";
defparam \Next_PC_IF[3]~I .output_register_mode = "none";
defparam \Next_PC_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[4]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[4]));
// synopsys translate_off
defparam \Next_PC_IF[4]~I .input_async_reset = "none";
defparam \Next_PC_IF[4]~I .input_power_up = "low";
defparam \Next_PC_IF[4]~I .input_register_mode = "none";
defparam \Next_PC_IF[4]~I .input_sync_reset = "none";
defparam \Next_PC_IF[4]~I .oe_async_reset = "none";
defparam \Next_PC_IF[4]~I .oe_power_up = "low";
defparam \Next_PC_IF[4]~I .oe_register_mode = "none";
defparam \Next_PC_IF[4]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[4]~I .operation_mode = "output";
defparam \Next_PC_IF[4]~I .output_async_reset = "none";
defparam \Next_PC_IF[4]~I .output_power_up = "low";
defparam \Next_PC_IF[4]~I .output_register_mode = "none";
defparam \Next_PC_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[5]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[5]));
// synopsys translate_off
defparam \Next_PC_IF[5]~I .input_async_reset = "none";
defparam \Next_PC_IF[5]~I .input_power_up = "low";
defparam \Next_PC_IF[5]~I .input_register_mode = "none";
defparam \Next_PC_IF[5]~I .input_sync_reset = "none";
defparam \Next_PC_IF[5]~I .oe_async_reset = "none";
defparam \Next_PC_IF[5]~I .oe_power_up = "low";
defparam \Next_PC_IF[5]~I .oe_register_mode = "none";
defparam \Next_PC_IF[5]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[5]~I .operation_mode = "output";
defparam \Next_PC_IF[5]~I .output_async_reset = "none";
defparam \Next_PC_IF[5]~I .output_power_up = "low";
defparam \Next_PC_IF[5]~I .output_register_mode = "none";
defparam \Next_PC_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[6]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[6]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[6]));
// synopsys translate_off
defparam \Next_PC_IF[6]~I .input_async_reset = "none";
defparam \Next_PC_IF[6]~I .input_power_up = "low";
defparam \Next_PC_IF[6]~I .input_register_mode = "none";
defparam \Next_PC_IF[6]~I .input_sync_reset = "none";
defparam \Next_PC_IF[6]~I .oe_async_reset = "none";
defparam \Next_PC_IF[6]~I .oe_power_up = "low";
defparam \Next_PC_IF[6]~I .oe_register_mode = "none";
defparam \Next_PC_IF[6]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[6]~I .operation_mode = "output";
defparam \Next_PC_IF[6]~I .output_async_reset = "none";
defparam \Next_PC_IF[6]~I .output_power_up = "low";
defparam \Next_PC_IF[6]~I .output_register_mode = "none";
defparam \Next_PC_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[7]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[7]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[7]));
// synopsys translate_off
defparam \Next_PC_IF[7]~I .input_async_reset = "none";
defparam \Next_PC_IF[7]~I .input_power_up = "low";
defparam \Next_PC_IF[7]~I .input_register_mode = "none";
defparam \Next_PC_IF[7]~I .input_sync_reset = "none";
defparam \Next_PC_IF[7]~I .oe_async_reset = "none";
defparam \Next_PC_IF[7]~I .oe_power_up = "low";
defparam \Next_PC_IF[7]~I .oe_register_mode = "none";
defparam \Next_PC_IF[7]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[7]~I .operation_mode = "output";
defparam \Next_PC_IF[7]~I .output_async_reset = "none";
defparam \Next_PC_IF[7]~I .output_power_up = "low";
defparam \Next_PC_IF[7]~I .output_register_mode = "none";
defparam \Next_PC_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[8]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[8]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[8]));
// synopsys translate_off
defparam \Next_PC_IF[8]~I .input_async_reset = "none";
defparam \Next_PC_IF[8]~I .input_power_up = "low";
defparam \Next_PC_IF[8]~I .input_register_mode = "none";
defparam \Next_PC_IF[8]~I .input_sync_reset = "none";
defparam \Next_PC_IF[8]~I .oe_async_reset = "none";
defparam \Next_PC_IF[8]~I .oe_power_up = "low";
defparam \Next_PC_IF[8]~I .oe_register_mode = "none";
defparam \Next_PC_IF[8]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[8]~I .operation_mode = "output";
defparam \Next_PC_IF[8]~I .output_async_reset = "none";
defparam \Next_PC_IF[8]~I .output_power_up = "low";
defparam \Next_PC_IF[8]~I .output_register_mode = "none";
defparam \Next_PC_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[9]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[9]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[9]));
// synopsys translate_off
defparam \Next_PC_IF[9]~I .input_async_reset = "none";
defparam \Next_PC_IF[9]~I .input_power_up = "low";
defparam \Next_PC_IF[9]~I .input_register_mode = "none";
defparam \Next_PC_IF[9]~I .input_sync_reset = "none";
defparam \Next_PC_IF[9]~I .oe_async_reset = "none";
defparam \Next_PC_IF[9]~I .oe_power_up = "low";
defparam \Next_PC_IF[9]~I .oe_register_mode = "none";
defparam \Next_PC_IF[9]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[9]~I .operation_mode = "output";
defparam \Next_PC_IF[9]~I .output_async_reset = "none";
defparam \Next_PC_IF[9]~I .output_power_up = "low";
defparam \Next_PC_IF[9]~I .output_register_mode = "none";
defparam \Next_PC_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[10]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[10]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[10]));
// synopsys translate_off
defparam \Next_PC_IF[10]~I .input_async_reset = "none";
defparam \Next_PC_IF[10]~I .input_power_up = "low";
defparam \Next_PC_IF[10]~I .input_register_mode = "none";
defparam \Next_PC_IF[10]~I .input_sync_reset = "none";
defparam \Next_PC_IF[10]~I .oe_async_reset = "none";
defparam \Next_PC_IF[10]~I .oe_power_up = "low";
defparam \Next_PC_IF[10]~I .oe_register_mode = "none";
defparam \Next_PC_IF[10]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[10]~I .operation_mode = "output";
defparam \Next_PC_IF[10]~I .output_async_reset = "none";
defparam \Next_PC_IF[10]~I .output_power_up = "low";
defparam \Next_PC_IF[10]~I .output_register_mode = "none";
defparam \Next_PC_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[11]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[11]));
// synopsys translate_off
defparam \Next_PC_IF[11]~I .input_async_reset = "none";
defparam \Next_PC_IF[11]~I .input_power_up = "low";
defparam \Next_PC_IF[11]~I .input_register_mode = "none";
defparam \Next_PC_IF[11]~I .input_sync_reset = "none";
defparam \Next_PC_IF[11]~I .oe_async_reset = "none";
defparam \Next_PC_IF[11]~I .oe_power_up = "low";
defparam \Next_PC_IF[11]~I .oe_register_mode = "none";
defparam \Next_PC_IF[11]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[11]~I .operation_mode = "output";
defparam \Next_PC_IF[11]~I .output_async_reset = "none";
defparam \Next_PC_IF[11]~I .output_power_up = "low";
defparam \Next_PC_IF[11]~I .output_register_mode = "none";
defparam \Next_PC_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[12]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[12]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[12]));
// synopsys translate_off
defparam \Next_PC_IF[12]~I .input_async_reset = "none";
defparam \Next_PC_IF[12]~I .input_power_up = "low";
defparam \Next_PC_IF[12]~I .input_register_mode = "none";
defparam \Next_PC_IF[12]~I .input_sync_reset = "none";
defparam \Next_PC_IF[12]~I .oe_async_reset = "none";
defparam \Next_PC_IF[12]~I .oe_power_up = "low";
defparam \Next_PC_IF[12]~I .oe_register_mode = "none";
defparam \Next_PC_IF[12]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[12]~I .operation_mode = "output";
defparam \Next_PC_IF[12]~I .output_async_reset = "none";
defparam \Next_PC_IF[12]~I .output_power_up = "low";
defparam \Next_PC_IF[12]~I .output_register_mode = "none";
defparam \Next_PC_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[13]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[13]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[13]));
// synopsys translate_off
defparam \Next_PC_IF[13]~I .input_async_reset = "none";
defparam \Next_PC_IF[13]~I .input_power_up = "low";
defparam \Next_PC_IF[13]~I .input_register_mode = "none";
defparam \Next_PC_IF[13]~I .input_sync_reset = "none";
defparam \Next_PC_IF[13]~I .oe_async_reset = "none";
defparam \Next_PC_IF[13]~I .oe_power_up = "low";
defparam \Next_PC_IF[13]~I .oe_register_mode = "none";
defparam \Next_PC_IF[13]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[13]~I .operation_mode = "output";
defparam \Next_PC_IF[13]~I .output_async_reset = "none";
defparam \Next_PC_IF[13]~I .output_power_up = "low";
defparam \Next_PC_IF[13]~I .output_register_mode = "none";
defparam \Next_PC_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[14]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[14]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[14]));
// synopsys translate_off
defparam \Next_PC_IF[14]~I .input_async_reset = "none";
defparam \Next_PC_IF[14]~I .input_power_up = "low";
defparam \Next_PC_IF[14]~I .input_register_mode = "none";
defparam \Next_PC_IF[14]~I .input_sync_reset = "none";
defparam \Next_PC_IF[14]~I .oe_async_reset = "none";
defparam \Next_PC_IF[14]~I .oe_power_up = "low";
defparam \Next_PC_IF[14]~I .oe_register_mode = "none";
defparam \Next_PC_IF[14]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[14]~I .operation_mode = "output";
defparam \Next_PC_IF[14]~I .output_async_reset = "none";
defparam \Next_PC_IF[14]~I .output_power_up = "low";
defparam \Next_PC_IF[14]~I .output_register_mode = "none";
defparam \Next_PC_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[15]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[15]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[15]));
// synopsys translate_off
defparam \Next_PC_IF[15]~I .input_async_reset = "none";
defparam \Next_PC_IF[15]~I .input_power_up = "low";
defparam \Next_PC_IF[15]~I .input_register_mode = "none";
defparam \Next_PC_IF[15]~I .input_sync_reset = "none";
defparam \Next_PC_IF[15]~I .oe_async_reset = "none";
defparam \Next_PC_IF[15]~I .oe_power_up = "low";
defparam \Next_PC_IF[15]~I .oe_register_mode = "none";
defparam \Next_PC_IF[15]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[15]~I .operation_mode = "output";
defparam \Next_PC_IF[15]~I .output_async_reset = "none";
defparam \Next_PC_IF[15]~I .output_power_up = "low";
defparam \Next_PC_IF[15]~I .output_register_mode = "none";
defparam \Next_PC_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[16]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[16]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[16]));
// synopsys translate_off
defparam \Next_PC_IF[16]~I .input_async_reset = "none";
defparam \Next_PC_IF[16]~I .input_power_up = "low";
defparam \Next_PC_IF[16]~I .input_register_mode = "none";
defparam \Next_PC_IF[16]~I .input_sync_reset = "none";
defparam \Next_PC_IF[16]~I .oe_async_reset = "none";
defparam \Next_PC_IF[16]~I .oe_power_up = "low";
defparam \Next_PC_IF[16]~I .oe_register_mode = "none";
defparam \Next_PC_IF[16]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[16]~I .operation_mode = "output";
defparam \Next_PC_IF[16]~I .output_async_reset = "none";
defparam \Next_PC_IF[16]~I .output_power_up = "low";
defparam \Next_PC_IF[16]~I .output_register_mode = "none";
defparam \Next_PC_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[17]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[17]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[17]));
// synopsys translate_off
defparam \Next_PC_IF[17]~I .input_async_reset = "none";
defparam \Next_PC_IF[17]~I .input_power_up = "low";
defparam \Next_PC_IF[17]~I .input_register_mode = "none";
defparam \Next_PC_IF[17]~I .input_sync_reset = "none";
defparam \Next_PC_IF[17]~I .oe_async_reset = "none";
defparam \Next_PC_IF[17]~I .oe_power_up = "low";
defparam \Next_PC_IF[17]~I .oe_register_mode = "none";
defparam \Next_PC_IF[17]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[17]~I .operation_mode = "output";
defparam \Next_PC_IF[17]~I .output_async_reset = "none";
defparam \Next_PC_IF[17]~I .output_power_up = "low";
defparam \Next_PC_IF[17]~I .output_register_mode = "none";
defparam \Next_PC_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[18]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[18]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[18]));
// synopsys translate_off
defparam \Next_PC_IF[18]~I .input_async_reset = "none";
defparam \Next_PC_IF[18]~I .input_power_up = "low";
defparam \Next_PC_IF[18]~I .input_register_mode = "none";
defparam \Next_PC_IF[18]~I .input_sync_reset = "none";
defparam \Next_PC_IF[18]~I .oe_async_reset = "none";
defparam \Next_PC_IF[18]~I .oe_power_up = "low";
defparam \Next_PC_IF[18]~I .oe_register_mode = "none";
defparam \Next_PC_IF[18]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[18]~I .operation_mode = "output";
defparam \Next_PC_IF[18]~I .output_async_reset = "none";
defparam \Next_PC_IF[18]~I .output_power_up = "low";
defparam \Next_PC_IF[18]~I .output_register_mode = "none";
defparam \Next_PC_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[19]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[19]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[19]));
// synopsys translate_off
defparam \Next_PC_IF[19]~I .input_async_reset = "none";
defparam \Next_PC_IF[19]~I .input_power_up = "low";
defparam \Next_PC_IF[19]~I .input_register_mode = "none";
defparam \Next_PC_IF[19]~I .input_sync_reset = "none";
defparam \Next_PC_IF[19]~I .oe_async_reset = "none";
defparam \Next_PC_IF[19]~I .oe_power_up = "low";
defparam \Next_PC_IF[19]~I .oe_register_mode = "none";
defparam \Next_PC_IF[19]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[19]~I .operation_mode = "output";
defparam \Next_PC_IF[19]~I .output_async_reset = "none";
defparam \Next_PC_IF[19]~I .output_power_up = "low";
defparam \Next_PC_IF[19]~I .output_register_mode = "none";
defparam \Next_PC_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[20]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[20]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[20]));
// synopsys translate_off
defparam \Next_PC_IF[20]~I .input_async_reset = "none";
defparam \Next_PC_IF[20]~I .input_power_up = "low";
defparam \Next_PC_IF[20]~I .input_register_mode = "none";
defparam \Next_PC_IF[20]~I .input_sync_reset = "none";
defparam \Next_PC_IF[20]~I .oe_async_reset = "none";
defparam \Next_PC_IF[20]~I .oe_power_up = "low";
defparam \Next_PC_IF[20]~I .oe_register_mode = "none";
defparam \Next_PC_IF[20]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[20]~I .operation_mode = "output";
defparam \Next_PC_IF[20]~I .output_async_reset = "none";
defparam \Next_PC_IF[20]~I .output_power_up = "low";
defparam \Next_PC_IF[20]~I .output_register_mode = "none";
defparam \Next_PC_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[21]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[21]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[21]));
// synopsys translate_off
defparam \Next_PC_IF[21]~I .input_async_reset = "none";
defparam \Next_PC_IF[21]~I .input_power_up = "low";
defparam \Next_PC_IF[21]~I .input_register_mode = "none";
defparam \Next_PC_IF[21]~I .input_sync_reset = "none";
defparam \Next_PC_IF[21]~I .oe_async_reset = "none";
defparam \Next_PC_IF[21]~I .oe_power_up = "low";
defparam \Next_PC_IF[21]~I .oe_register_mode = "none";
defparam \Next_PC_IF[21]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[21]~I .operation_mode = "output";
defparam \Next_PC_IF[21]~I .output_async_reset = "none";
defparam \Next_PC_IF[21]~I .output_power_up = "low";
defparam \Next_PC_IF[21]~I .output_register_mode = "none";
defparam \Next_PC_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[22]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[22]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[22]));
// synopsys translate_off
defparam \Next_PC_IF[22]~I .input_async_reset = "none";
defparam \Next_PC_IF[22]~I .input_power_up = "low";
defparam \Next_PC_IF[22]~I .input_register_mode = "none";
defparam \Next_PC_IF[22]~I .input_sync_reset = "none";
defparam \Next_PC_IF[22]~I .oe_async_reset = "none";
defparam \Next_PC_IF[22]~I .oe_power_up = "low";
defparam \Next_PC_IF[22]~I .oe_register_mode = "none";
defparam \Next_PC_IF[22]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[22]~I .operation_mode = "output";
defparam \Next_PC_IF[22]~I .output_async_reset = "none";
defparam \Next_PC_IF[22]~I .output_power_up = "low";
defparam \Next_PC_IF[22]~I .output_register_mode = "none";
defparam \Next_PC_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[23]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[23]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[23]));
// synopsys translate_off
defparam \Next_PC_IF[23]~I .input_async_reset = "none";
defparam \Next_PC_IF[23]~I .input_power_up = "low";
defparam \Next_PC_IF[23]~I .input_register_mode = "none";
defparam \Next_PC_IF[23]~I .input_sync_reset = "none";
defparam \Next_PC_IF[23]~I .oe_async_reset = "none";
defparam \Next_PC_IF[23]~I .oe_power_up = "low";
defparam \Next_PC_IF[23]~I .oe_register_mode = "none";
defparam \Next_PC_IF[23]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[23]~I .operation_mode = "output";
defparam \Next_PC_IF[23]~I .output_async_reset = "none";
defparam \Next_PC_IF[23]~I .output_power_up = "low";
defparam \Next_PC_IF[23]~I .output_register_mode = "none";
defparam \Next_PC_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[24]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[24]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[24]));
// synopsys translate_off
defparam \Next_PC_IF[24]~I .input_async_reset = "none";
defparam \Next_PC_IF[24]~I .input_power_up = "low";
defparam \Next_PC_IF[24]~I .input_register_mode = "none";
defparam \Next_PC_IF[24]~I .input_sync_reset = "none";
defparam \Next_PC_IF[24]~I .oe_async_reset = "none";
defparam \Next_PC_IF[24]~I .oe_power_up = "low";
defparam \Next_PC_IF[24]~I .oe_register_mode = "none";
defparam \Next_PC_IF[24]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[24]~I .operation_mode = "output";
defparam \Next_PC_IF[24]~I .output_async_reset = "none";
defparam \Next_PC_IF[24]~I .output_power_up = "low";
defparam \Next_PC_IF[24]~I .output_register_mode = "none";
defparam \Next_PC_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[25]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[25]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[25]));
// synopsys translate_off
defparam \Next_PC_IF[25]~I .input_async_reset = "none";
defparam \Next_PC_IF[25]~I .input_power_up = "low";
defparam \Next_PC_IF[25]~I .input_register_mode = "none";
defparam \Next_PC_IF[25]~I .input_sync_reset = "none";
defparam \Next_PC_IF[25]~I .oe_async_reset = "none";
defparam \Next_PC_IF[25]~I .oe_power_up = "low";
defparam \Next_PC_IF[25]~I .oe_register_mode = "none";
defparam \Next_PC_IF[25]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[25]~I .operation_mode = "output";
defparam \Next_PC_IF[25]~I .output_async_reset = "none";
defparam \Next_PC_IF[25]~I .output_power_up = "low";
defparam \Next_PC_IF[25]~I .output_register_mode = "none";
defparam \Next_PC_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[26]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[26]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[26]));
// synopsys translate_off
defparam \Next_PC_IF[26]~I .input_async_reset = "none";
defparam \Next_PC_IF[26]~I .input_power_up = "low";
defparam \Next_PC_IF[26]~I .input_register_mode = "none";
defparam \Next_PC_IF[26]~I .input_sync_reset = "none";
defparam \Next_PC_IF[26]~I .oe_async_reset = "none";
defparam \Next_PC_IF[26]~I .oe_power_up = "low";
defparam \Next_PC_IF[26]~I .oe_register_mode = "none";
defparam \Next_PC_IF[26]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[26]~I .operation_mode = "output";
defparam \Next_PC_IF[26]~I .output_async_reset = "none";
defparam \Next_PC_IF[26]~I .output_power_up = "low";
defparam \Next_PC_IF[26]~I .output_register_mode = "none";
defparam \Next_PC_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[27]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[27]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[27]));
// synopsys translate_off
defparam \Next_PC_IF[27]~I .input_async_reset = "none";
defparam \Next_PC_IF[27]~I .input_power_up = "low";
defparam \Next_PC_IF[27]~I .input_register_mode = "none";
defparam \Next_PC_IF[27]~I .input_sync_reset = "none";
defparam \Next_PC_IF[27]~I .oe_async_reset = "none";
defparam \Next_PC_IF[27]~I .oe_power_up = "low";
defparam \Next_PC_IF[27]~I .oe_register_mode = "none";
defparam \Next_PC_IF[27]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[27]~I .operation_mode = "output";
defparam \Next_PC_IF[27]~I .output_async_reset = "none";
defparam \Next_PC_IF[27]~I .output_power_up = "low";
defparam \Next_PC_IF[27]~I .output_register_mode = "none";
defparam \Next_PC_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[28]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[28]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[28]));
// synopsys translate_off
defparam \Next_PC_IF[28]~I .input_async_reset = "none";
defparam \Next_PC_IF[28]~I .input_power_up = "low";
defparam \Next_PC_IF[28]~I .input_register_mode = "none";
defparam \Next_PC_IF[28]~I .input_sync_reset = "none";
defparam \Next_PC_IF[28]~I .oe_async_reset = "none";
defparam \Next_PC_IF[28]~I .oe_power_up = "low";
defparam \Next_PC_IF[28]~I .oe_register_mode = "none";
defparam \Next_PC_IF[28]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[28]~I .operation_mode = "output";
defparam \Next_PC_IF[28]~I .output_async_reset = "none";
defparam \Next_PC_IF[28]~I .output_power_up = "low";
defparam \Next_PC_IF[28]~I .output_register_mode = "none";
defparam \Next_PC_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[29]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[29]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[29]));
// synopsys translate_off
defparam \Next_PC_IF[29]~I .input_async_reset = "none";
defparam \Next_PC_IF[29]~I .input_power_up = "low";
defparam \Next_PC_IF[29]~I .input_register_mode = "none";
defparam \Next_PC_IF[29]~I .input_sync_reset = "none";
defparam \Next_PC_IF[29]~I .oe_async_reset = "none";
defparam \Next_PC_IF[29]~I .oe_power_up = "low";
defparam \Next_PC_IF[29]~I .oe_register_mode = "none";
defparam \Next_PC_IF[29]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[29]~I .operation_mode = "output";
defparam \Next_PC_IF[29]~I .output_async_reset = "none";
defparam \Next_PC_IF[29]~I .output_power_up = "low";
defparam \Next_PC_IF[29]~I .output_register_mode = "none";
defparam \Next_PC_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[30]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[30]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[30]));
// synopsys translate_off
defparam \Next_PC_IF[30]~I .input_async_reset = "none";
defparam \Next_PC_IF[30]~I .input_power_up = "low";
defparam \Next_PC_IF[30]~I .input_register_mode = "none";
defparam \Next_PC_IF[30]~I .input_sync_reset = "none";
defparam \Next_PC_IF[30]~I .oe_async_reset = "none";
defparam \Next_PC_IF[30]~I .oe_power_up = "low";
defparam \Next_PC_IF[30]~I .oe_register_mode = "none";
defparam \Next_PC_IF[30]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[30]~I .operation_mode = "output";
defparam \Next_PC_IF[30]~I .output_async_reset = "none";
defparam \Next_PC_IF[30]~I .output_power_up = "low";
defparam \Next_PC_IF[30]~I .output_register_mode = "none";
defparam \Next_PC_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[31]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[31]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[31]));
// synopsys translate_off
defparam \Next_PC_IF[31]~I .input_async_reset = "none";
defparam \Next_PC_IF[31]~I .input_power_up = "low";
defparam \Next_PC_IF[31]~I .input_register_mode = "none";
defparam \Next_PC_IF[31]~I .input_sync_reset = "none";
defparam \Next_PC_IF[31]~I .oe_async_reset = "none";
defparam \Next_PC_IF[31]~I .oe_power_up = "low";
defparam \Next_PC_IF[31]~I .oe_register_mode = "none";
defparam \Next_PC_IF[31]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[31]~I .operation_mode = "output";
defparam \Next_PC_IF[31]~I .output_async_reset = "none";
defparam \Next_PC_IF[31]~I .output_power_up = "low";
defparam \Next_PC_IF[31]~I .output_register_mode = "none";
defparam \Next_PC_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Enable~I (
	.datain(\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Enable));
// synopsys translate_off
defparam \PC_Enable~I .input_async_reset = "none";
defparam \PC_Enable~I .input_power_up = "low";
defparam \PC_Enable~I .input_register_mode = "none";
defparam \PC_Enable~I .input_sync_reset = "none";
defparam \PC_Enable~I .oe_async_reset = "none";
defparam \PC_Enable~I .oe_power_up = "low";
defparam \PC_Enable~I .oe_register_mode = "none";
defparam \PC_Enable~I .oe_sync_reset = "none";
defparam \PC_Enable~I .operation_mode = "output";
defparam \PC_Enable~I .output_async_reset = "none";
defparam \PC_Enable~I .output_power_up = "low";
defparam \PC_Enable~I .output_register_mode = "none";
defparam \PC_Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegDst_ID~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst_ID));
// synopsys translate_off
defparam \RegDst_ID~I .input_async_reset = "none";
defparam \RegDst_ID~I .input_power_up = "low";
defparam \RegDst_ID~I .input_register_mode = "none";
defparam \RegDst_ID~I .input_sync_reset = "none";
defparam \RegDst_ID~I .oe_async_reset = "none";
defparam \RegDst_ID~I .oe_power_up = "low";
defparam \RegDst_ID~I .oe_register_mode = "none";
defparam \RegDst_ID~I .oe_sync_reset = "none";
defparam \RegDst_ID~I .operation_mode = "output";
defparam \RegDst_ID~I .output_async_reset = "none";
defparam \RegDst_ID~I .output_power_up = "low";
defparam \RegDst_ID~I .output_register_mode = "none";
defparam \RegDst_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[0]~I (
	.datain(\ID_Control|Equal0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[0]));
// synopsys translate_off
defparam \ALUOp_ID[0]~I .input_async_reset = "none";
defparam \ALUOp_ID[0]~I .input_power_up = "low";
defparam \ALUOp_ID[0]~I .input_register_mode = "none";
defparam \ALUOp_ID[0]~I .input_sync_reset = "none";
defparam \ALUOp_ID[0]~I .oe_async_reset = "none";
defparam \ALUOp_ID[0]~I .oe_power_up = "low";
defparam \ALUOp_ID[0]~I .oe_register_mode = "none";
defparam \ALUOp_ID[0]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[0]~I .operation_mode = "output";
defparam \ALUOp_ID[0]~I .output_async_reset = "none";
defparam \ALUOp_ID[0]~I .output_power_up = "low";
defparam \ALUOp_ID[0]~I .output_register_mode = "none";
defparam \ALUOp_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[1]~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[1]));
// synopsys translate_off
defparam \ALUOp_ID[1]~I .input_async_reset = "none";
defparam \ALUOp_ID[1]~I .input_power_up = "low";
defparam \ALUOp_ID[1]~I .input_register_mode = "none";
defparam \ALUOp_ID[1]~I .input_sync_reset = "none";
defparam \ALUOp_ID[1]~I .oe_async_reset = "none";
defparam \ALUOp_ID[1]~I .oe_power_up = "low";
defparam \ALUOp_ID[1]~I .oe_register_mode = "none";
defparam \ALUOp_ID[1]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[1]~I .operation_mode = "output";
defparam \ALUOp_ID[1]~I .output_async_reset = "none";
defparam \ALUOp_ID[1]~I .output_power_up = "low";
defparam \ALUOp_ID[1]~I .output_register_mode = "none";
defparam \ALUOp_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrc_ID~I (
	.datain(\ID_Control|ALUSrc_ID~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc_ID));
// synopsys translate_off
defparam \ALUSrc_ID~I .input_async_reset = "none";
defparam \ALUSrc_ID~I .input_power_up = "low";
defparam \ALUSrc_ID~I .input_register_mode = "none";
defparam \ALUSrc_ID~I .input_sync_reset = "none";
defparam \ALUSrc_ID~I .oe_async_reset = "none";
defparam \ALUSrc_ID~I .oe_power_up = "low";
defparam \ALUSrc_ID~I .oe_register_mode = "none";
defparam \ALUSrc_ID~I .oe_sync_reset = "none";
defparam \ALUSrc_ID~I .operation_mode = "output";
defparam \ALUSrc_ID~I .output_async_reset = "none";
defparam \ALUSrc_ID~I .output_power_up = "low";
defparam \ALUSrc_ID~I .output_register_mode = "none";
defparam \ALUSrc_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_ID~I (
	.datain(\ID_Control|Equal0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_ID));
// synopsys translate_off
defparam \Branch_ID~I .input_async_reset = "none";
defparam \Branch_ID~I .input_power_up = "low";
defparam \Branch_ID~I .input_register_mode = "none";
defparam \Branch_ID~I .input_sync_reset = "none";
defparam \Branch_ID~I .oe_async_reset = "none";
defparam \Branch_ID~I .oe_power_up = "low";
defparam \Branch_ID~I .oe_register_mode = "none";
defparam \Branch_ID~I .oe_sync_reset = "none";
defparam \Branch_ID~I .operation_mode = "output";
defparam \Branch_ID~I .output_async_reset = "none";
defparam \Branch_ID~I .output_power_up = "low";
defparam \Branch_ID~I .output_register_mode = "none";
defparam \Branch_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead_ID~I (
	.datain(\ID_Control|Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead_ID));
// synopsys translate_off
defparam \MemRead_ID~I .input_async_reset = "none";
defparam \MemRead_ID~I .input_power_up = "low";
defparam \MemRead_ID~I .input_register_mode = "none";
defparam \MemRead_ID~I .input_sync_reset = "none";
defparam \MemRead_ID~I .oe_async_reset = "none";
defparam \MemRead_ID~I .oe_power_up = "low";
defparam \MemRead_ID~I .oe_register_mode = "none";
defparam \MemRead_ID~I .oe_sync_reset = "none";
defparam \MemRead_ID~I .operation_mode = "output";
defparam \MemRead_ID~I .output_async_reset = "none";
defparam \MemRead_ID~I .output_power_up = "low";
defparam \MemRead_ID~I .output_register_mode = "none";
defparam \MemRead_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_ID~I (
	.datain(\ID_Control|Decoder0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_ID));
// synopsys translate_off
defparam \MemWrite_ID~I .input_async_reset = "none";
defparam \MemWrite_ID~I .input_power_up = "low";
defparam \MemWrite_ID~I .input_register_mode = "none";
defparam \MemWrite_ID~I .input_sync_reset = "none";
defparam \MemWrite_ID~I .oe_async_reset = "none";
defparam \MemWrite_ID~I .oe_power_up = "low";
defparam \MemWrite_ID~I .oe_register_mode = "none";
defparam \MemWrite_ID~I .oe_sync_reset = "none";
defparam \MemWrite_ID~I .operation_mode = "output";
defparam \MemWrite_ID~I .output_async_reset = "none";
defparam \MemWrite_ID~I .output_power_up = "low";
defparam \MemWrite_ID~I .output_register_mode = "none";
defparam \MemWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_ID~I (
	.datain(!\ID_Control|RegWrite_ID~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_ID));
// synopsys translate_off
defparam \RegWrite_ID~I .input_async_reset = "none";
defparam \RegWrite_ID~I .input_power_up = "low";
defparam \RegWrite_ID~I .input_register_mode = "none";
defparam \RegWrite_ID~I .input_sync_reset = "none";
defparam \RegWrite_ID~I .oe_async_reset = "none";
defparam \RegWrite_ID~I .oe_power_up = "low";
defparam \RegWrite_ID~I .oe_register_mode = "none";
defparam \RegWrite_ID~I .oe_sync_reset = "none";
defparam \RegWrite_ID~I .operation_mode = "output";
defparam \RegWrite_ID~I .output_async_reset = "none";
defparam \RegWrite_ID~I .output_power_up = "low";
defparam \RegWrite_ID~I .output_register_mode = "none";
defparam \RegWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_ID~I (
	.datain(\ID_Control|Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_ID));
// synopsys translate_off
defparam \MemtoReg_ID~I .input_async_reset = "none";
defparam \MemtoReg_ID~I .input_power_up = "low";
defparam \MemtoReg_ID~I .input_register_mode = "none";
defparam \MemtoReg_ID~I .input_sync_reset = "none";
defparam \MemtoReg_ID~I .oe_async_reset = "none";
defparam \MemtoReg_ID~I .oe_power_up = "low";
defparam \MemtoReg_ID~I .oe_register_mode = "none";
defparam \MemtoReg_ID~I .oe_sync_reset = "none";
defparam \MemtoReg_ID~I .operation_mode = "output";
defparam \MemtoReg_ID~I .output_async_reset = "none";
defparam \MemtoReg_ID~I .output_power_up = "low";
defparam \MemtoReg_ID~I .output_register_mode = "none";
defparam \MemtoReg_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[0]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[0]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[0]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[1]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[1]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[1]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[2]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[2]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[2]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[3]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[3]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[3]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[4]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[4]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[4]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[4]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[5]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[5]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[5]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[6]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[6]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[6]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[6]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[7]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[7]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[7]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[7]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[8]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[8]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[8]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[8]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[9]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[9]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[9]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[9]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[10]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[10]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[10]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[10]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[11]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[11]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[11]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[12]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[12]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[12]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[13]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[13]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[13]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[14]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[14]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[14]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[15]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[15]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[15]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[15]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[16]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[16]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[16]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[16]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[17]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[17]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[17]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[17]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[18]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[18]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[18]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[18]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[19]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[19]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[19]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[19]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[20]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[20]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[20]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[20]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[21]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[21]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[21]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[21]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[22]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[22]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[22]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[22]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[23]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[23]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[23]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[23]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[24]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[24]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[24]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[24]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[25]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[25]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[25]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[25]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[26]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[26]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[26]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[26]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[27]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[27]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[27]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[27]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[28]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[28]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[28]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[28]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[29]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[29]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[29]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[29]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[30]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[30]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[30]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[30]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[31]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[31]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[31]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[31]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Control_NOP~I (
	.datain(!\EX_Forward_Unit|ID_Control_NOP~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Control_NOP));
// synopsys translate_off
defparam \ID_Control_NOP~I .input_async_reset = "none";
defparam \ID_Control_NOP~I .input_power_up = "low";
defparam \ID_Control_NOP~I .input_register_mode = "none";
defparam \ID_Control_NOP~I .input_sync_reset = "none";
defparam \ID_Control_NOP~I .oe_async_reset = "none";
defparam \ID_Control_NOP~I .oe_power_up = "low";
defparam \ID_Control_NOP~I .oe_register_mode = "none";
defparam \ID_Control_NOP~I .oe_sync_reset = "none";
defparam \ID_Control_NOP~I .operation_mode = "output";
defparam \ID_Control_NOP~I .output_async_reset = "none";
defparam \ID_Control_NOP~I .output_power_up = "low";
defparam \ID_Control_NOP~I .output_register_mode = "none";
defparam \ID_Control_NOP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[0]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[0]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[0]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[0]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[1]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[1]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[1]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[1]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Comparetor_ID~I (
	.datain(\ID_Read_data_Mux|Equal0~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Comparetor_ID));
// synopsys translate_off
defparam \Comparetor_ID~I .input_async_reset = "none";
defparam \Comparetor_ID~I .input_power_up = "low";
defparam \Comparetor_ID~I .input_register_mode = "none";
defparam \Comparetor_ID~I .input_sync_reset = "none";
defparam \Comparetor_ID~I .oe_async_reset = "none";
defparam \Comparetor_ID~I .oe_power_up = "low";
defparam \Comparetor_ID~I .oe_register_mode = "none";
defparam \Comparetor_ID~I .oe_sync_reset = "none";
defparam \Comparetor_ID~I .operation_mode = "output";
defparam \Comparetor_ID~I .output_async_reset = "none";
defparam \Comparetor_ID~I .output_power_up = "low";
defparam \Comparetor_ID~I .output_register_mode = "none";
defparam \Comparetor_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[0]));
// synopsys translate_off
defparam \ForwardA_EX[0]~I .input_async_reset = "none";
defparam \ForwardA_EX[0]~I .input_power_up = "low";
defparam \ForwardA_EX[0]~I .input_register_mode = "none";
defparam \ForwardA_EX[0]~I .input_sync_reset = "none";
defparam \ForwardA_EX[0]~I .oe_async_reset = "none";
defparam \ForwardA_EX[0]~I .oe_power_up = "low";
defparam \ForwardA_EX[0]~I .oe_register_mode = "none";
defparam \ForwardA_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[0]~I .operation_mode = "output";
defparam \ForwardA_EX[0]~I .output_async_reset = "none";
defparam \ForwardA_EX[0]~I .output_power_up = "low";
defparam \ForwardA_EX[0]~I .output_register_mode = "none";
defparam \ForwardA_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX[1]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[1]));
// synopsys translate_off
defparam \ForwardA_EX[1]~I .input_async_reset = "none";
defparam \ForwardA_EX[1]~I .input_power_up = "low";
defparam \ForwardA_EX[1]~I .input_register_mode = "none";
defparam \ForwardA_EX[1]~I .input_sync_reset = "none";
defparam \ForwardA_EX[1]~I .oe_async_reset = "none";
defparam \ForwardA_EX[1]~I .oe_power_up = "low";
defparam \ForwardA_EX[1]~I .oe_register_mode = "none";
defparam \ForwardA_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[1]~I .operation_mode = "output";
defparam \ForwardA_EX[1]~I .output_async_reset = "none";
defparam \ForwardA_EX[1]~I .output_power_up = "low";
defparam \ForwardA_EX[1]~I .output_register_mode = "none";
defparam \ForwardA_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[0]));
// synopsys translate_off
defparam \ForwardB_EX[0]~I .input_async_reset = "none";
defparam \ForwardB_EX[0]~I .input_power_up = "low";
defparam \ForwardB_EX[0]~I .input_register_mode = "none";
defparam \ForwardB_EX[0]~I .input_sync_reset = "none";
defparam \ForwardB_EX[0]~I .oe_async_reset = "none";
defparam \ForwardB_EX[0]~I .oe_power_up = "low";
defparam \ForwardB_EX[0]~I .oe_register_mode = "none";
defparam \ForwardB_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[0]~I .operation_mode = "output";
defparam \ForwardB_EX[0]~I .output_async_reset = "none";
defparam \ForwardB_EX[0]~I .output_power_up = "low";
defparam \ForwardB_EX[0]~I .output_register_mode = "none";
defparam \ForwardB_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX[1]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[1]));
// synopsys translate_off
defparam \ForwardB_EX[1]~I .input_async_reset = "none";
defparam \ForwardB_EX[1]~I .input_power_up = "low";
defparam \ForwardB_EX[1]~I .input_register_mode = "none";
defparam \ForwardB_EX[1]~I .input_sync_reset = "none";
defparam \ForwardB_EX[1]~I .oe_async_reset = "none";
defparam \ForwardB_EX[1]~I .oe_power_up = "low";
defparam \ForwardB_EX[1]~I .oe_register_mode = "none";
defparam \ForwardB_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[1]~I .operation_mode = "output";
defparam \ForwardB_EX[1]~I .output_async_reset = "none";
defparam \ForwardB_EX[1]~I .output_power_up = "low";
defparam \ForwardB_EX[1]~I .output_register_mode = "none";
defparam \ForwardB_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Forward_Mem_to_Mem~I (
	.datain(\EX_Forward_Unit|Forward_Mem_to_Mem~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Forward_Mem_to_Mem));
// synopsys translate_off
defparam \Forward_Mem_to_Mem~I .input_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .input_power_up = "low";
defparam \Forward_Mem_to_Mem~I .input_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .input_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_power_up = "low";
defparam \Forward_Mem_to_Mem~I .oe_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .oe_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .operation_mode = "output";
defparam \Forward_Mem_to_Mem~I .output_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .output_power_up = "low";
defparam \Forward_Mem_to_Mem~I .output_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardC~I (
	.datain(\EX_Forward_Unit|ForwardC~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardC));
// synopsys translate_off
defparam \ForwardC~I .input_async_reset = "none";
defparam \ForwardC~I .input_power_up = "low";
defparam \ForwardC~I .input_register_mode = "none";
defparam \ForwardC~I .input_sync_reset = "none";
defparam \ForwardC~I .oe_async_reset = "none";
defparam \ForwardC~I .oe_power_up = "low";
defparam \ForwardC~I .oe_register_mode = "none";
defparam \ForwardC~I .oe_sync_reset = "none";
defparam \ForwardC~I .operation_mode = "output";
defparam \ForwardC~I .output_async_reset = "none";
defparam \ForwardC~I .output_power_up = "low";
defparam \ForwardC~I .output_register_mode = "none";
defparam \ForwardC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardD~I (
	.datain(\EX_Forward_Unit|ForwardD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardD));
// synopsys translate_off
defparam \ForwardD~I .input_async_reset = "none";
defparam \ForwardD~I .input_power_up = "low";
defparam \ForwardD~I .input_register_mode = "none";
defparam \ForwardD~I .input_sync_reset = "none";
defparam \ForwardD~I .oe_async_reset = "none";
defparam \ForwardD~I .oe_power_up = "low";
defparam \ForwardD~I .oe_register_mode = "none";
defparam \ForwardD~I .oe_sync_reset = "none";
defparam \ForwardD~I .operation_mode = "output";
defparam \ForwardD~I .output_async_reset = "none";
defparam \ForwardD~I .output_power_up = "low";
defparam \ForwardD~I .output_register_mode = "none";
defparam \ForwardD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[0]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[0]));
// synopsys translate_off
defparam \ALU_Data_2_EX[0]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[0]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[1]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[1]));
// synopsys translate_off
defparam \ALU_Data_2_EX[1]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[1]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[2]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[2]));
// synopsys translate_off
defparam \ALU_Data_2_EX[2]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[2]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[3]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[3]));
// synopsys translate_off
defparam \ALU_Data_2_EX[3]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[3]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[4]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[4]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[4]));
// synopsys translate_off
defparam \ALU_Data_2_EX[4]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[4]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[5]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[5]));
// synopsys translate_off
defparam \ALU_Data_2_EX[5]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[5]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[6]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[6]));
// synopsys translate_off
defparam \ALU_Data_2_EX[6]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[6]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[7]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[7]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[7]));
// synopsys translate_off
defparam \ALU_Data_2_EX[7]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[7]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[8]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[8]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[8]));
// synopsys translate_off
defparam \ALU_Data_2_EX[8]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[8]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[9]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[9]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[9]));
// synopsys translate_off
defparam \ALU_Data_2_EX[9]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[9]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[10]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[10]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[10]));
// synopsys translate_off
defparam \ALU_Data_2_EX[10]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[10]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[11]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[11]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[11]));
// synopsys translate_off
defparam \ALU_Data_2_EX[11]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[11]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[12]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[12]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[12]));
// synopsys translate_off
defparam \ALU_Data_2_EX[12]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[12]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[13]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[13]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[13]));
// synopsys translate_off
defparam \ALU_Data_2_EX[13]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[13]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[14]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[14]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[14]));
// synopsys translate_off
defparam \ALU_Data_2_EX[14]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[14]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[15]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[15]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[15]));
// synopsys translate_off
defparam \ALU_Data_2_EX[15]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[15]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[16]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[16]));
// synopsys translate_off
defparam \ALU_Data_2_EX[16]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[16]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[17]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[17]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[17]));
// synopsys translate_off
defparam \ALU_Data_2_EX[17]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[17]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[18]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[18]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[18]));
// synopsys translate_off
defparam \ALU_Data_2_EX[18]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[18]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[19]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[19]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[19]));
// synopsys translate_off
defparam \ALU_Data_2_EX[19]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[19]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[20]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[20]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[20]));
// synopsys translate_off
defparam \ALU_Data_2_EX[20]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[20]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[21]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[21]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[21]));
// synopsys translate_off
defparam \ALU_Data_2_EX[21]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[21]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[22]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[22]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[22]));
// synopsys translate_off
defparam \ALU_Data_2_EX[22]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[22]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[23]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[23]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[23]));
// synopsys translate_off
defparam \ALU_Data_2_EX[23]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[23]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[24]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[24]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[24]));
// synopsys translate_off
defparam \ALU_Data_2_EX[24]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[24]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[25]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[25]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[25]));
// synopsys translate_off
defparam \ALU_Data_2_EX[25]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[25]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[26]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[26]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[26]));
// synopsys translate_off
defparam \ALU_Data_2_EX[26]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[26]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[27]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[27]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[27]));
// synopsys translate_off
defparam \ALU_Data_2_EX[27]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[27]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[28]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[28]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[28]));
// synopsys translate_off
defparam \ALU_Data_2_EX[28]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[28]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[29]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[29]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[29]));
// synopsys translate_off
defparam \ALU_Data_2_EX[29]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[29]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[30]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[30]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[30]));
// synopsys translate_off
defparam \ALU_Data_2_EX[30]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[30]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[31]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[31]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[31]));
// synopsys translate_off
defparam \ALU_Data_2_EX[31]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[31]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[0]~I (
	.datain(\EX_ALU_Control|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[0]));
// synopsys translate_off
defparam \ALU_Control_EX[0]~I .input_async_reset = "none";
defparam \ALU_Control_EX[0]~I .input_power_up = "low";
defparam \ALU_Control_EX[0]~I .input_register_mode = "none";
defparam \ALU_Control_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_power_up = "low";
defparam \ALU_Control_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .operation_mode = "output";
defparam \ALU_Control_EX[0]~I .output_async_reset = "none";
defparam \ALU_Control_EX[0]~I .output_power_up = "low";
defparam \ALU_Control_EX[0]~I .output_register_mode = "none";
defparam \ALU_Control_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[1]~I (
	.datain(!\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[1]));
// synopsys translate_off
defparam \ALU_Control_EX[1]~I .input_async_reset = "none";
defparam \ALU_Control_EX[1]~I .input_power_up = "low";
defparam \ALU_Control_EX[1]~I .input_register_mode = "none";
defparam \ALU_Control_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_power_up = "low";
defparam \ALU_Control_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .operation_mode = "output";
defparam \ALU_Control_EX[1]~I .output_async_reset = "none";
defparam \ALU_Control_EX[1]~I .output_power_up = "low";
defparam \ALU_Control_EX[1]~I .output_register_mode = "none";
defparam \ALU_Control_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[2]~I (
	.datain(\EX_ALU_Control|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[2]));
// synopsys translate_off
defparam \ALU_Control_EX[2]~I .input_async_reset = "none";
defparam \ALU_Control_EX[2]~I .input_power_up = "low";
defparam \ALU_Control_EX[2]~I .input_register_mode = "none";
defparam \ALU_Control_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_power_up = "low";
defparam \ALU_Control_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .operation_mode = "output";
defparam \ALU_Control_EX[2]~I .output_async_reset = "none";
defparam \ALU_Control_EX[2]~I .output_power_up = "low";
defparam \ALU_Control_EX[2]~I .output_register_mode = "none";
defparam \ALU_Control_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[3]~I (
	.datain(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[3]));
// synopsys translate_off
defparam \ALU_Control_EX[3]~I .input_async_reset = "none";
defparam \ALU_Control_EX[3]~I .input_power_up = "low";
defparam \ALU_Control_EX[3]~I .input_register_mode = "none";
defparam \ALU_Control_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_power_up = "low";
defparam \ALU_Control_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .operation_mode = "output";
defparam \ALU_Control_EX[3]~I .output_async_reset = "none";
defparam \ALU_Control_EX[3]~I .output_power_up = "low";
defparam \ALU_Control_EX[3]~I .output_register_mode = "none";
defparam \ALU_Control_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[0]~I (
	.datain(\EX_ALU|Mux31~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[0]));
// synopsys translate_off
defparam \ALU_Result_EX[0]~I .input_async_reset = "none";
defparam \ALU_Result_EX[0]~I .input_power_up = "low";
defparam \ALU_Result_EX[0]~I .input_register_mode = "none";
defparam \ALU_Result_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_power_up = "low";
defparam \ALU_Result_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .operation_mode = "output";
defparam \ALU_Result_EX[0]~I .output_async_reset = "none";
defparam \ALU_Result_EX[0]~I .output_power_up = "low";
defparam \ALU_Result_EX[0]~I .output_register_mode = "none";
defparam \ALU_Result_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[1]~I (
	.datain(\EX_ALU|Mux30~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[1]));
// synopsys translate_off
defparam \ALU_Result_EX[1]~I .input_async_reset = "none";
defparam \ALU_Result_EX[1]~I .input_power_up = "low";
defparam \ALU_Result_EX[1]~I .input_register_mode = "none";
defparam \ALU_Result_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_power_up = "low";
defparam \ALU_Result_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .operation_mode = "output";
defparam \ALU_Result_EX[1]~I .output_async_reset = "none";
defparam \ALU_Result_EX[1]~I .output_power_up = "low";
defparam \ALU_Result_EX[1]~I .output_register_mode = "none";
defparam \ALU_Result_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[2]~I (
	.datain(\EX_ALU|Mux29~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[2]));
// synopsys translate_off
defparam \ALU_Result_EX[2]~I .input_async_reset = "none";
defparam \ALU_Result_EX[2]~I .input_power_up = "low";
defparam \ALU_Result_EX[2]~I .input_register_mode = "none";
defparam \ALU_Result_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_power_up = "low";
defparam \ALU_Result_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .operation_mode = "output";
defparam \ALU_Result_EX[2]~I .output_async_reset = "none";
defparam \ALU_Result_EX[2]~I .output_power_up = "low";
defparam \ALU_Result_EX[2]~I .output_register_mode = "none";
defparam \ALU_Result_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[3]~I (
	.datain(\EX_ALU|Mux28~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[3]));
// synopsys translate_off
defparam \ALU_Result_EX[3]~I .input_async_reset = "none";
defparam \ALU_Result_EX[3]~I .input_power_up = "low";
defparam \ALU_Result_EX[3]~I .input_register_mode = "none";
defparam \ALU_Result_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_power_up = "low";
defparam \ALU_Result_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .operation_mode = "output";
defparam \ALU_Result_EX[3]~I .output_async_reset = "none";
defparam \ALU_Result_EX[3]~I .output_power_up = "low";
defparam \ALU_Result_EX[3]~I .output_register_mode = "none";
defparam \ALU_Result_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[4]~I (
	.datain(\EX_ALU|Mux27~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[4]));
// synopsys translate_off
defparam \ALU_Result_EX[4]~I .input_async_reset = "none";
defparam \ALU_Result_EX[4]~I .input_power_up = "low";
defparam \ALU_Result_EX[4]~I .input_register_mode = "none";
defparam \ALU_Result_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_power_up = "low";
defparam \ALU_Result_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .operation_mode = "output";
defparam \ALU_Result_EX[4]~I .output_async_reset = "none";
defparam \ALU_Result_EX[4]~I .output_power_up = "low";
defparam \ALU_Result_EX[4]~I .output_register_mode = "none";
defparam \ALU_Result_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[5]~I (
	.datain(\EX_ALU|Mux26~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[5]));
// synopsys translate_off
defparam \ALU_Result_EX[5]~I .input_async_reset = "none";
defparam \ALU_Result_EX[5]~I .input_power_up = "low";
defparam \ALU_Result_EX[5]~I .input_register_mode = "none";
defparam \ALU_Result_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_power_up = "low";
defparam \ALU_Result_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .operation_mode = "output";
defparam \ALU_Result_EX[5]~I .output_async_reset = "none";
defparam \ALU_Result_EX[5]~I .output_power_up = "low";
defparam \ALU_Result_EX[5]~I .output_register_mode = "none";
defparam \ALU_Result_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[6]~I (
	.datain(\EX_ALU|Mux25~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[6]));
// synopsys translate_off
defparam \ALU_Result_EX[6]~I .input_async_reset = "none";
defparam \ALU_Result_EX[6]~I .input_power_up = "low";
defparam \ALU_Result_EX[6]~I .input_register_mode = "none";
defparam \ALU_Result_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_power_up = "low";
defparam \ALU_Result_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .operation_mode = "output";
defparam \ALU_Result_EX[6]~I .output_async_reset = "none";
defparam \ALU_Result_EX[6]~I .output_power_up = "low";
defparam \ALU_Result_EX[6]~I .output_register_mode = "none";
defparam \ALU_Result_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[7]~I (
	.datain(\EX_ALU|Mux24~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[7]));
// synopsys translate_off
defparam \ALU_Result_EX[7]~I .input_async_reset = "none";
defparam \ALU_Result_EX[7]~I .input_power_up = "low";
defparam \ALU_Result_EX[7]~I .input_register_mode = "none";
defparam \ALU_Result_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_power_up = "low";
defparam \ALU_Result_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .operation_mode = "output";
defparam \ALU_Result_EX[7]~I .output_async_reset = "none";
defparam \ALU_Result_EX[7]~I .output_power_up = "low";
defparam \ALU_Result_EX[7]~I .output_register_mode = "none";
defparam \ALU_Result_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[8]~I (
	.datain(\EX_ALU|Mux23~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[8]));
// synopsys translate_off
defparam \ALU_Result_EX[8]~I .input_async_reset = "none";
defparam \ALU_Result_EX[8]~I .input_power_up = "low";
defparam \ALU_Result_EX[8]~I .input_register_mode = "none";
defparam \ALU_Result_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_power_up = "low";
defparam \ALU_Result_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .operation_mode = "output";
defparam \ALU_Result_EX[8]~I .output_async_reset = "none";
defparam \ALU_Result_EX[8]~I .output_power_up = "low";
defparam \ALU_Result_EX[8]~I .output_register_mode = "none";
defparam \ALU_Result_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[9]~I (
	.datain(\EX_ALU|Mux22~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[9]));
// synopsys translate_off
defparam \ALU_Result_EX[9]~I .input_async_reset = "none";
defparam \ALU_Result_EX[9]~I .input_power_up = "low";
defparam \ALU_Result_EX[9]~I .input_register_mode = "none";
defparam \ALU_Result_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_power_up = "low";
defparam \ALU_Result_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .operation_mode = "output";
defparam \ALU_Result_EX[9]~I .output_async_reset = "none";
defparam \ALU_Result_EX[9]~I .output_power_up = "low";
defparam \ALU_Result_EX[9]~I .output_register_mode = "none";
defparam \ALU_Result_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[10]~I (
	.datain(\EX_ALU|Mux21~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[10]));
// synopsys translate_off
defparam \ALU_Result_EX[10]~I .input_async_reset = "none";
defparam \ALU_Result_EX[10]~I .input_power_up = "low";
defparam \ALU_Result_EX[10]~I .input_register_mode = "none";
defparam \ALU_Result_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_power_up = "low";
defparam \ALU_Result_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .operation_mode = "output";
defparam \ALU_Result_EX[10]~I .output_async_reset = "none";
defparam \ALU_Result_EX[10]~I .output_power_up = "low";
defparam \ALU_Result_EX[10]~I .output_register_mode = "none";
defparam \ALU_Result_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[11]~I (
	.datain(\EX_ALU|Mux20~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[11]));
// synopsys translate_off
defparam \ALU_Result_EX[11]~I .input_async_reset = "none";
defparam \ALU_Result_EX[11]~I .input_power_up = "low";
defparam \ALU_Result_EX[11]~I .input_register_mode = "none";
defparam \ALU_Result_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_power_up = "low";
defparam \ALU_Result_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .operation_mode = "output";
defparam \ALU_Result_EX[11]~I .output_async_reset = "none";
defparam \ALU_Result_EX[11]~I .output_power_up = "low";
defparam \ALU_Result_EX[11]~I .output_register_mode = "none";
defparam \ALU_Result_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[12]~I (
	.datain(\EX_ALU|Mux19~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[12]));
// synopsys translate_off
defparam \ALU_Result_EX[12]~I .input_async_reset = "none";
defparam \ALU_Result_EX[12]~I .input_power_up = "low";
defparam \ALU_Result_EX[12]~I .input_register_mode = "none";
defparam \ALU_Result_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_power_up = "low";
defparam \ALU_Result_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .operation_mode = "output";
defparam \ALU_Result_EX[12]~I .output_async_reset = "none";
defparam \ALU_Result_EX[12]~I .output_power_up = "low";
defparam \ALU_Result_EX[12]~I .output_register_mode = "none";
defparam \ALU_Result_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[13]~I (
	.datain(\EX_ALU|Mux18~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[13]));
// synopsys translate_off
defparam \ALU_Result_EX[13]~I .input_async_reset = "none";
defparam \ALU_Result_EX[13]~I .input_power_up = "low";
defparam \ALU_Result_EX[13]~I .input_register_mode = "none";
defparam \ALU_Result_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_power_up = "low";
defparam \ALU_Result_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .operation_mode = "output";
defparam \ALU_Result_EX[13]~I .output_async_reset = "none";
defparam \ALU_Result_EX[13]~I .output_power_up = "low";
defparam \ALU_Result_EX[13]~I .output_register_mode = "none";
defparam \ALU_Result_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[14]~I (
	.datain(\EX_ALU|Mux17~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[14]));
// synopsys translate_off
defparam \ALU_Result_EX[14]~I .input_async_reset = "none";
defparam \ALU_Result_EX[14]~I .input_power_up = "low";
defparam \ALU_Result_EX[14]~I .input_register_mode = "none";
defparam \ALU_Result_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_power_up = "low";
defparam \ALU_Result_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .operation_mode = "output";
defparam \ALU_Result_EX[14]~I .output_async_reset = "none";
defparam \ALU_Result_EX[14]~I .output_power_up = "low";
defparam \ALU_Result_EX[14]~I .output_register_mode = "none";
defparam \ALU_Result_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[15]~I (
	.datain(\EX_ALU|Mux16~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[15]));
// synopsys translate_off
defparam \ALU_Result_EX[15]~I .input_async_reset = "none";
defparam \ALU_Result_EX[15]~I .input_power_up = "low";
defparam \ALU_Result_EX[15]~I .input_register_mode = "none";
defparam \ALU_Result_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_power_up = "low";
defparam \ALU_Result_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .operation_mode = "output";
defparam \ALU_Result_EX[15]~I .output_async_reset = "none";
defparam \ALU_Result_EX[15]~I .output_power_up = "low";
defparam \ALU_Result_EX[15]~I .output_register_mode = "none";
defparam \ALU_Result_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[16]~I (
	.datain(\EX_ALU|Mux15~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[16]));
// synopsys translate_off
defparam \ALU_Result_EX[16]~I .input_async_reset = "none";
defparam \ALU_Result_EX[16]~I .input_power_up = "low";
defparam \ALU_Result_EX[16]~I .input_register_mode = "none";
defparam \ALU_Result_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_power_up = "low";
defparam \ALU_Result_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .operation_mode = "output";
defparam \ALU_Result_EX[16]~I .output_async_reset = "none";
defparam \ALU_Result_EX[16]~I .output_power_up = "low";
defparam \ALU_Result_EX[16]~I .output_register_mode = "none";
defparam \ALU_Result_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[17]~I (
	.datain(\EX_ALU|Mux14~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[17]));
// synopsys translate_off
defparam \ALU_Result_EX[17]~I .input_async_reset = "none";
defparam \ALU_Result_EX[17]~I .input_power_up = "low";
defparam \ALU_Result_EX[17]~I .input_register_mode = "none";
defparam \ALU_Result_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_power_up = "low";
defparam \ALU_Result_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .operation_mode = "output";
defparam \ALU_Result_EX[17]~I .output_async_reset = "none";
defparam \ALU_Result_EX[17]~I .output_power_up = "low";
defparam \ALU_Result_EX[17]~I .output_register_mode = "none";
defparam \ALU_Result_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[18]~I (
	.datain(\EX_ALU|Mux13~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[18]));
// synopsys translate_off
defparam \ALU_Result_EX[18]~I .input_async_reset = "none";
defparam \ALU_Result_EX[18]~I .input_power_up = "low";
defparam \ALU_Result_EX[18]~I .input_register_mode = "none";
defparam \ALU_Result_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_power_up = "low";
defparam \ALU_Result_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .operation_mode = "output";
defparam \ALU_Result_EX[18]~I .output_async_reset = "none";
defparam \ALU_Result_EX[18]~I .output_power_up = "low";
defparam \ALU_Result_EX[18]~I .output_register_mode = "none";
defparam \ALU_Result_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[19]~I (
	.datain(\EX_ALU|Mux12~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[19]));
// synopsys translate_off
defparam \ALU_Result_EX[19]~I .input_async_reset = "none";
defparam \ALU_Result_EX[19]~I .input_power_up = "low";
defparam \ALU_Result_EX[19]~I .input_register_mode = "none";
defparam \ALU_Result_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_power_up = "low";
defparam \ALU_Result_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .operation_mode = "output";
defparam \ALU_Result_EX[19]~I .output_async_reset = "none";
defparam \ALU_Result_EX[19]~I .output_power_up = "low";
defparam \ALU_Result_EX[19]~I .output_register_mode = "none";
defparam \ALU_Result_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[20]~I (
	.datain(\EX_ALU|Mux11~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[20]));
// synopsys translate_off
defparam \ALU_Result_EX[20]~I .input_async_reset = "none";
defparam \ALU_Result_EX[20]~I .input_power_up = "low";
defparam \ALU_Result_EX[20]~I .input_register_mode = "none";
defparam \ALU_Result_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_power_up = "low";
defparam \ALU_Result_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .operation_mode = "output";
defparam \ALU_Result_EX[20]~I .output_async_reset = "none";
defparam \ALU_Result_EX[20]~I .output_power_up = "low";
defparam \ALU_Result_EX[20]~I .output_register_mode = "none";
defparam \ALU_Result_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[21]~I (
	.datain(\EX_ALU|Mux10~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[21]));
// synopsys translate_off
defparam \ALU_Result_EX[21]~I .input_async_reset = "none";
defparam \ALU_Result_EX[21]~I .input_power_up = "low";
defparam \ALU_Result_EX[21]~I .input_register_mode = "none";
defparam \ALU_Result_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_power_up = "low";
defparam \ALU_Result_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .operation_mode = "output";
defparam \ALU_Result_EX[21]~I .output_async_reset = "none";
defparam \ALU_Result_EX[21]~I .output_power_up = "low";
defparam \ALU_Result_EX[21]~I .output_register_mode = "none";
defparam \ALU_Result_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[22]~I (
	.datain(\EX_ALU|Mux9~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[22]));
// synopsys translate_off
defparam \ALU_Result_EX[22]~I .input_async_reset = "none";
defparam \ALU_Result_EX[22]~I .input_power_up = "low";
defparam \ALU_Result_EX[22]~I .input_register_mode = "none";
defparam \ALU_Result_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_power_up = "low";
defparam \ALU_Result_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .operation_mode = "output";
defparam \ALU_Result_EX[22]~I .output_async_reset = "none";
defparam \ALU_Result_EX[22]~I .output_power_up = "low";
defparam \ALU_Result_EX[22]~I .output_register_mode = "none";
defparam \ALU_Result_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[23]~I (
	.datain(\EX_ALU|Mux8~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[23]));
// synopsys translate_off
defparam \ALU_Result_EX[23]~I .input_async_reset = "none";
defparam \ALU_Result_EX[23]~I .input_power_up = "low";
defparam \ALU_Result_EX[23]~I .input_register_mode = "none";
defparam \ALU_Result_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_power_up = "low";
defparam \ALU_Result_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .operation_mode = "output";
defparam \ALU_Result_EX[23]~I .output_async_reset = "none";
defparam \ALU_Result_EX[23]~I .output_power_up = "low";
defparam \ALU_Result_EX[23]~I .output_register_mode = "none";
defparam \ALU_Result_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[24]~I (
	.datain(\EX_ALU|Mux7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[24]));
// synopsys translate_off
defparam \ALU_Result_EX[24]~I .input_async_reset = "none";
defparam \ALU_Result_EX[24]~I .input_power_up = "low";
defparam \ALU_Result_EX[24]~I .input_register_mode = "none";
defparam \ALU_Result_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_power_up = "low";
defparam \ALU_Result_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .operation_mode = "output";
defparam \ALU_Result_EX[24]~I .output_async_reset = "none";
defparam \ALU_Result_EX[24]~I .output_power_up = "low";
defparam \ALU_Result_EX[24]~I .output_register_mode = "none";
defparam \ALU_Result_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[25]~I (
	.datain(\EX_ALU|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[25]));
// synopsys translate_off
defparam \ALU_Result_EX[25]~I .input_async_reset = "none";
defparam \ALU_Result_EX[25]~I .input_power_up = "low";
defparam \ALU_Result_EX[25]~I .input_register_mode = "none";
defparam \ALU_Result_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_power_up = "low";
defparam \ALU_Result_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .operation_mode = "output";
defparam \ALU_Result_EX[25]~I .output_async_reset = "none";
defparam \ALU_Result_EX[25]~I .output_power_up = "low";
defparam \ALU_Result_EX[25]~I .output_register_mode = "none";
defparam \ALU_Result_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[26]~I (
	.datain(\EX_ALU|Mux5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[26]));
// synopsys translate_off
defparam \ALU_Result_EX[26]~I .input_async_reset = "none";
defparam \ALU_Result_EX[26]~I .input_power_up = "low";
defparam \ALU_Result_EX[26]~I .input_register_mode = "none";
defparam \ALU_Result_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_power_up = "low";
defparam \ALU_Result_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .operation_mode = "output";
defparam \ALU_Result_EX[26]~I .output_async_reset = "none";
defparam \ALU_Result_EX[26]~I .output_power_up = "low";
defparam \ALU_Result_EX[26]~I .output_register_mode = "none";
defparam \ALU_Result_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[27]~I (
	.datain(\EX_ALU|Mux4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[27]));
// synopsys translate_off
defparam \ALU_Result_EX[27]~I .input_async_reset = "none";
defparam \ALU_Result_EX[27]~I .input_power_up = "low";
defparam \ALU_Result_EX[27]~I .input_register_mode = "none";
defparam \ALU_Result_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_power_up = "low";
defparam \ALU_Result_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .operation_mode = "output";
defparam \ALU_Result_EX[27]~I .output_async_reset = "none";
defparam \ALU_Result_EX[27]~I .output_power_up = "low";
defparam \ALU_Result_EX[27]~I .output_register_mode = "none";
defparam \ALU_Result_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[28]~I (
	.datain(\EX_ALU|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[28]));
// synopsys translate_off
defparam \ALU_Result_EX[28]~I .input_async_reset = "none";
defparam \ALU_Result_EX[28]~I .input_power_up = "low";
defparam \ALU_Result_EX[28]~I .input_register_mode = "none";
defparam \ALU_Result_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_power_up = "low";
defparam \ALU_Result_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .operation_mode = "output";
defparam \ALU_Result_EX[28]~I .output_async_reset = "none";
defparam \ALU_Result_EX[28]~I .output_power_up = "low";
defparam \ALU_Result_EX[28]~I .output_register_mode = "none";
defparam \ALU_Result_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[29]~I (
	.datain(\EX_ALU|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[29]));
// synopsys translate_off
defparam \ALU_Result_EX[29]~I .input_async_reset = "none";
defparam \ALU_Result_EX[29]~I .input_power_up = "low";
defparam \ALU_Result_EX[29]~I .input_register_mode = "none";
defparam \ALU_Result_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_power_up = "low";
defparam \ALU_Result_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .operation_mode = "output";
defparam \ALU_Result_EX[29]~I .output_async_reset = "none";
defparam \ALU_Result_EX[29]~I .output_power_up = "low";
defparam \ALU_Result_EX[29]~I .output_register_mode = "none";
defparam \ALU_Result_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[30]~I (
	.datain(\EX_ALU|Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[30]));
// synopsys translate_off
defparam \ALU_Result_EX[30]~I .input_async_reset = "none";
defparam \ALU_Result_EX[30]~I .input_power_up = "low";
defparam \ALU_Result_EX[30]~I .input_register_mode = "none";
defparam \ALU_Result_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_power_up = "low";
defparam \ALU_Result_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .operation_mode = "output";
defparam \ALU_Result_EX[30]~I .output_async_reset = "none";
defparam \ALU_Result_EX[30]~I .output_power_up = "low";
defparam \ALU_Result_EX[30]~I .output_register_mode = "none";
defparam \ALU_Result_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[31]~I (
	.datain(\EX_ALU|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[31]));
// synopsys translate_off
defparam \ALU_Result_EX[31]~I .input_async_reset = "none";
defparam \ALU_Result_EX[31]~I .input_power_up = "low";
defparam \ALU_Result_EX[31]~I .input_register_mode = "none";
defparam \ALU_Result_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_power_up = "low";
defparam \ALU_Result_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .operation_mode = "output";
defparam \ALU_Result_EX[31]~I .output_async_reset = "none";
defparam \ALU_Result_EX[31]~I .output_power_up = "low";
defparam \ALU_Result_EX[31]~I .output_register_mode = "none";
defparam \ALU_Result_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[0]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[0]));
// synopsys translate_off
defparam \Branch_Dest_EX[0]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .input_power_up = "low";
defparam \Branch_Dest_EX[0]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[0]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .operation_mode = "output";
defparam \Branch_Dest_EX[0]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .output_power_up = "low";
defparam \Branch_Dest_EX[0]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[1]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[1]));
// synopsys translate_off
defparam \Branch_Dest_EX[1]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .input_power_up = "low";
defparam \Branch_Dest_EX[1]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[1]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .operation_mode = "output";
defparam \Branch_Dest_EX[1]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .output_power_up = "low";
defparam \Branch_Dest_EX[1]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[2]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[2]));
// synopsys translate_off
defparam \Branch_Dest_EX[2]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .input_power_up = "low";
defparam \Branch_Dest_EX[2]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[2]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .operation_mode = "output";
defparam \Branch_Dest_EX[2]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .output_power_up = "low";
defparam \Branch_Dest_EX[2]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[3]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[3]));
// synopsys translate_off
defparam \Branch_Dest_EX[3]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .input_power_up = "low";
defparam \Branch_Dest_EX[3]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[3]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .operation_mode = "output";
defparam \Branch_Dest_EX[3]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .output_power_up = "low";
defparam \Branch_Dest_EX[3]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[4]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[4]));
// synopsys translate_off
defparam \Branch_Dest_EX[4]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .input_power_up = "low";
defparam \Branch_Dest_EX[4]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[4]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .operation_mode = "output";
defparam \Branch_Dest_EX[4]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .output_power_up = "low";
defparam \Branch_Dest_EX[4]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[5]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[5]));
// synopsys translate_off
defparam \Branch_Dest_EX[5]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .input_power_up = "low";
defparam \Branch_Dest_EX[5]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[5]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .operation_mode = "output";
defparam \Branch_Dest_EX[5]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .output_power_up = "low";
defparam \Branch_Dest_EX[5]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[6]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[6]));
// synopsys translate_off
defparam \Branch_Dest_EX[6]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .input_power_up = "low";
defparam \Branch_Dest_EX[6]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[6]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .operation_mode = "output";
defparam \Branch_Dest_EX[6]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .output_power_up = "low";
defparam \Branch_Dest_EX[6]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[7]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[7]));
// synopsys translate_off
defparam \Branch_Dest_EX[7]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .input_power_up = "low";
defparam \Branch_Dest_EX[7]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[7]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .operation_mode = "output";
defparam \Branch_Dest_EX[7]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .output_power_up = "low";
defparam \Branch_Dest_EX[7]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[8]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[8]));
// synopsys translate_off
defparam \Branch_Dest_EX[8]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .input_power_up = "low";
defparam \Branch_Dest_EX[8]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[8]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .operation_mode = "output";
defparam \Branch_Dest_EX[8]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .output_power_up = "low";
defparam \Branch_Dest_EX[8]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[9]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[9]));
// synopsys translate_off
defparam \Branch_Dest_EX[9]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .input_power_up = "low";
defparam \Branch_Dest_EX[9]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[9]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .operation_mode = "output";
defparam \Branch_Dest_EX[9]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .output_power_up = "low";
defparam \Branch_Dest_EX[9]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[10]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[10]));
// synopsys translate_off
defparam \Branch_Dest_EX[10]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .input_power_up = "low";
defparam \Branch_Dest_EX[10]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[10]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .operation_mode = "output";
defparam \Branch_Dest_EX[10]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .output_power_up = "low";
defparam \Branch_Dest_EX[10]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[11]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[11]));
// synopsys translate_off
defparam \Branch_Dest_EX[11]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .input_power_up = "low";
defparam \Branch_Dest_EX[11]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[11]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .operation_mode = "output";
defparam \Branch_Dest_EX[11]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .output_power_up = "low";
defparam \Branch_Dest_EX[11]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[12]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[12]));
// synopsys translate_off
defparam \Branch_Dest_EX[12]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .input_power_up = "low";
defparam \Branch_Dest_EX[12]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[12]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .operation_mode = "output";
defparam \Branch_Dest_EX[12]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .output_power_up = "low";
defparam \Branch_Dest_EX[12]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[13]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[13]));
// synopsys translate_off
defparam \Branch_Dest_EX[13]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .input_power_up = "low";
defparam \Branch_Dest_EX[13]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[13]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .operation_mode = "output";
defparam \Branch_Dest_EX[13]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .output_power_up = "low";
defparam \Branch_Dest_EX[13]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[14]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[14]));
// synopsys translate_off
defparam \Branch_Dest_EX[14]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .input_power_up = "low";
defparam \Branch_Dest_EX[14]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[14]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .operation_mode = "output";
defparam \Branch_Dest_EX[14]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .output_power_up = "low";
defparam \Branch_Dest_EX[14]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[15]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[15]));
// synopsys translate_off
defparam \Branch_Dest_EX[15]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .input_power_up = "low";
defparam \Branch_Dest_EX[15]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[15]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .operation_mode = "output";
defparam \Branch_Dest_EX[15]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .output_power_up = "low";
defparam \Branch_Dest_EX[15]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[16]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[16]));
// synopsys translate_off
defparam \Branch_Dest_EX[16]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .input_power_up = "low";
defparam \Branch_Dest_EX[16]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[16]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .operation_mode = "output";
defparam \Branch_Dest_EX[16]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .output_power_up = "low";
defparam \Branch_Dest_EX[16]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[17]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[17]));
// synopsys translate_off
defparam \Branch_Dest_EX[17]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .input_power_up = "low";
defparam \Branch_Dest_EX[17]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[17]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .operation_mode = "output";
defparam \Branch_Dest_EX[17]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .output_power_up = "low";
defparam \Branch_Dest_EX[17]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[18]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[18]));
// synopsys translate_off
defparam \Branch_Dest_EX[18]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .input_power_up = "low";
defparam \Branch_Dest_EX[18]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[18]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .operation_mode = "output";
defparam \Branch_Dest_EX[18]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .output_power_up = "low";
defparam \Branch_Dest_EX[18]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[19]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[19]));
// synopsys translate_off
defparam \Branch_Dest_EX[19]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .input_power_up = "low";
defparam \Branch_Dest_EX[19]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[19]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .operation_mode = "output";
defparam \Branch_Dest_EX[19]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .output_power_up = "low";
defparam \Branch_Dest_EX[19]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[20]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[20]));
// synopsys translate_off
defparam \Branch_Dest_EX[20]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .input_power_up = "low";
defparam \Branch_Dest_EX[20]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[20]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .operation_mode = "output";
defparam \Branch_Dest_EX[20]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .output_power_up = "low";
defparam \Branch_Dest_EX[20]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[21]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[21]));
// synopsys translate_off
defparam \Branch_Dest_EX[21]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .input_power_up = "low";
defparam \Branch_Dest_EX[21]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[21]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .operation_mode = "output";
defparam \Branch_Dest_EX[21]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .output_power_up = "low";
defparam \Branch_Dest_EX[21]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[22]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[22]));
// synopsys translate_off
defparam \Branch_Dest_EX[22]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .input_power_up = "low";
defparam \Branch_Dest_EX[22]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[22]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .operation_mode = "output";
defparam \Branch_Dest_EX[22]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .output_power_up = "low";
defparam \Branch_Dest_EX[22]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[23]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[23]));
// synopsys translate_off
defparam \Branch_Dest_EX[23]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .input_power_up = "low";
defparam \Branch_Dest_EX[23]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[23]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .operation_mode = "output";
defparam \Branch_Dest_EX[23]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .output_power_up = "low";
defparam \Branch_Dest_EX[23]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[24]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[24]));
// synopsys translate_off
defparam \Branch_Dest_EX[24]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .input_power_up = "low";
defparam \Branch_Dest_EX[24]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[24]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .operation_mode = "output";
defparam \Branch_Dest_EX[24]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .output_power_up = "low";
defparam \Branch_Dest_EX[24]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[25]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[25]));
// synopsys translate_off
defparam \Branch_Dest_EX[25]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .input_power_up = "low";
defparam \Branch_Dest_EX[25]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[25]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .operation_mode = "output";
defparam \Branch_Dest_EX[25]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .output_power_up = "low";
defparam \Branch_Dest_EX[25]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[26]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[26]));
// synopsys translate_off
defparam \Branch_Dest_EX[26]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .input_power_up = "low";
defparam \Branch_Dest_EX[26]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[26]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .operation_mode = "output";
defparam \Branch_Dest_EX[26]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .output_power_up = "low";
defparam \Branch_Dest_EX[26]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[27]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[27]));
// synopsys translate_off
defparam \Branch_Dest_EX[27]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .input_power_up = "low";
defparam \Branch_Dest_EX[27]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[27]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .operation_mode = "output";
defparam \Branch_Dest_EX[27]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .output_power_up = "low";
defparam \Branch_Dest_EX[27]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[28]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[28]));
// synopsys translate_off
defparam \Branch_Dest_EX[28]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .input_power_up = "low";
defparam \Branch_Dest_EX[28]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[28]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .operation_mode = "output";
defparam \Branch_Dest_EX[28]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .output_power_up = "low";
defparam \Branch_Dest_EX[28]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[29]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[29]));
// synopsys translate_off
defparam \Branch_Dest_EX[29]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .input_power_up = "low";
defparam \Branch_Dest_EX[29]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[29]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .operation_mode = "output";
defparam \Branch_Dest_EX[29]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .output_power_up = "low";
defparam \Branch_Dest_EX[29]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[30]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[30]));
// synopsys translate_off
defparam \Branch_Dest_EX[30]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .input_power_up = "low";
defparam \Branch_Dest_EX[30]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[30]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .operation_mode = "output";
defparam \Branch_Dest_EX[30]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .output_power_up = "low";
defparam \Branch_Dest_EX[30]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[31]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[31]));
// synopsys translate_off
defparam \Branch_Dest_EX[31]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .input_power_up = "low";
defparam \Branch_Dest_EX[31]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[31]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .operation_mode = "output";
defparam \Branch_Dest_EX[31]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .output_power_up = "low";
defparam \Branch_Dest_EX[31]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[0]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[0]));
// synopsys translate_off
defparam \Write_Register_EX[0]~I .input_async_reset = "none";
defparam \Write_Register_EX[0]~I .input_power_up = "low";
defparam \Write_Register_EX[0]~I .input_register_mode = "none";
defparam \Write_Register_EX[0]~I .input_sync_reset = "none";
defparam \Write_Register_EX[0]~I .oe_async_reset = "none";
defparam \Write_Register_EX[0]~I .oe_power_up = "low";
defparam \Write_Register_EX[0]~I .oe_register_mode = "none";
defparam \Write_Register_EX[0]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[0]~I .operation_mode = "output";
defparam \Write_Register_EX[0]~I .output_async_reset = "none";
defparam \Write_Register_EX[0]~I .output_power_up = "low";
defparam \Write_Register_EX[0]~I .output_register_mode = "none";
defparam \Write_Register_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[1]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[1]));
// synopsys translate_off
defparam \Write_Register_EX[1]~I .input_async_reset = "none";
defparam \Write_Register_EX[1]~I .input_power_up = "low";
defparam \Write_Register_EX[1]~I .input_register_mode = "none";
defparam \Write_Register_EX[1]~I .input_sync_reset = "none";
defparam \Write_Register_EX[1]~I .oe_async_reset = "none";
defparam \Write_Register_EX[1]~I .oe_power_up = "low";
defparam \Write_Register_EX[1]~I .oe_register_mode = "none";
defparam \Write_Register_EX[1]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[1]~I .operation_mode = "output";
defparam \Write_Register_EX[1]~I .output_async_reset = "none";
defparam \Write_Register_EX[1]~I .output_power_up = "low";
defparam \Write_Register_EX[1]~I .output_register_mode = "none";
defparam \Write_Register_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[2]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[2]));
// synopsys translate_off
defparam \Write_Register_EX[2]~I .input_async_reset = "none";
defparam \Write_Register_EX[2]~I .input_power_up = "low";
defparam \Write_Register_EX[2]~I .input_register_mode = "none";
defparam \Write_Register_EX[2]~I .input_sync_reset = "none";
defparam \Write_Register_EX[2]~I .oe_async_reset = "none";
defparam \Write_Register_EX[2]~I .oe_power_up = "low";
defparam \Write_Register_EX[2]~I .oe_register_mode = "none";
defparam \Write_Register_EX[2]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[2]~I .operation_mode = "output";
defparam \Write_Register_EX[2]~I .output_async_reset = "none";
defparam \Write_Register_EX[2]~I .output_power_up = "low";
defparam \Write_Register_EX[2]~I .output_register_mode = "none";
defparam \Write_Register_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[3]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[3]));
// synopsys translate_off
defparam \Write_Register_EX[3]~I .input_async_reset = "none";
defparam \Write_Register_EX[3]~I .input_power_up = "low";
defparam \Write_Register_EX[3]~I .input_register_mode = "none";
defparam \Write_Register_EX[3]~I .input_sync_reset = "none";
defparam \Write_Register_EX[3]~I .oe_async_reset = "none";
defparam \Write_Register_EX[3]~I .oe_power_up = "low";
defparam \Write_Register_EX[3]~I .oe_register_mode = "none";
defparam \Write_Register_EX[3]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[3]~I .operation_mode = "output";
defparam \Write_Register_EX[3]~I .output_async_reset = "none";
defparam \Write_Register_EX[3]~I .output_power_up = "low";
defparam \Write_Register_EX[3]~I .output_register_mode = "none";
defparam \Write_Register_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[4]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[4]));
// synopsys translate_off
defparam \Write_Register_EX[4]~I .input_async_reset = "none";
defparam \Write_Register_EX[4]~I .input_power_up = "low";
defparam \Write_Register_EX[4]~I .input_register_mode = "none";
defparam \Write_Register_EX[4]~I .input_sync_reset = "none";
defparam \Write_Register_EX[4]~I .oe_async_reset = "none";
defparam \Write_Register_EX[4]~I .oe_power_up = "low";
defparam \Write_Register_EX[4]~I .oe_register_mode = "none";
defparam \Write_Register_EX[4]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[4]~I .operation_mode = "output";
defparam \Write_Register_EX[4]~I .output_async_reset = "none";
defparam \Write_Register_EX[4]~I .output_power_up = "low";
defparam \Write_Register_EX[4]~I .output_register_mode = "none";
defparam \Write_Register_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero_EX~I (
	.datain(\EX_ALU|Equal0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero_EX));
// synopsys translate_off
defparam \Zero_EX~I .input_async_reset = "none";
defparam \Zero_EX~I .input_power_up = "low";
defparam \Zero_EX~I .input_register_mode = "none";
defparam \Zero_EX~I .input_sync_reset = "none";
defparam \Zero_EX~I .oe_async_reset = "none";
defparam \Zero_EX~I .oe_power_up = "low";
defparam \Zero_EX~I .oe_register_mode = "none";
defparam \Zero_EX~I .oe_sync_reset = "none";
defparam \Zero_EX~I .operation_mode = "output";
defparam \Zero_EX~I .output_async_reset = "none";
defparam \Zero_EX~I .output_power_up = "low";
defparam \Zero_EX~I .output_register_mode = "none";
defparam \Zero_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[0]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[0]));
// synopsys translate_off
defparam \Read_Data_MEM[0]~I .input_async_reset = "none";
defparam \Read_Data_MEM[0]~I .input_power_up = "low";
defparam \Read_Data_MEM[0]~I .input_register_mode = "none";
defparam \Read_Data_MEM[0]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_power_up = "low";
defparam \Read_Data_MEM[0]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[0]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .operation_mode = "output";
defparam \Read_Data_MEM[0]~I .output_async_reset = "none";
defparam \Read_Data_MEM[0]~I .output_power_up = "low";
defparam \Read_Data_MEM[0]~I .output_register_mode = "none";
defparam \Read_Data_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[1]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[1]));
// synopsys translate_off
defparam \Read_Data_MEM[1]~I .input_async_reset = "none";
defparam \Read_Data_MEM[1]~I .input_power_up = "low";
defparam \Read_Data_MEM[1]~I .input_register_mode = "none";
defparam \Read_Data_MEM[1]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_power_up = "low";
defparam \Read_Data_MEM[1]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[1]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .operation_mode = "output";
defparam \Read_Data_MEM[1]~I .output_async_reset = "none";
defparam \Read_Data_MEM[1]~I .output_power_up = "low";
defparam \Read_Data_MEM[1]~I .output_register_mode = "none";
defparam \Read_Data_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[2]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[2]));
// synopsys translate_off
defparam \Read_Data_MEM[2]~I .input_async_reset = "none";
defparam \Read_Data_MEM[2]~I .input_power_up = "low";
defparam \Read_Data_MEM[2]~I .input_register_mode = "none";
defparam \Read_Data_MEM[2]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_power_up = "low";
defparam \Read_Data_MEM[2]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[2]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .operation_mode = "output";
defparam \Read_Data_MEM[2]~I .output_async_reset = "none";
defparam \Read_Data_MEM[2]~I .output_power_up = "low";
defparam \Read_Data_MEM[2]~I .output_register_mode = "none";
defparam \Read_Data_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[3]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[3]));
// synopsys translate_off
defparam \Read_Data_MEM[3]~I .input_async_reset = "none";
defparam \Read_Data_MEM[3]~I .input_power_up = "low";
defparam \Read_Data_MEM[3]~I .input_register_mode = "none";
defparam \Read_Data_MEM[3]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_power_up = "low";
defparam \Read_Data_MEM[3]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[3]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .operation_mode = "output";
defparam \Read_Data_MEM[3]~I .output_async_reset = "none";
defparam \Read_Data_MEM[3]~I .output_power_up = "low";
defparam \Read_Data_MEM[3]~I .output_register_mode = "none";
defparam \Read_Data_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[4]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[4]));
// synopsys translate_off
defparam \Read_Data_MEM[4]~I .input_async_reset = "none";
defparam \Read_Data_MEM[4]~I .input_power_up = "low";
defparam \Read_Data_MEM[4]~I .input_register_mode = "none";
defparam \Read_Data_MEM[4]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_power_up = "low";
defparam \Read_Data_MEM[4]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[4]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .operation_mode = "output";
defparam \Read_Data_MEM[4]~I .output_async_reset = "none";
defparam \Read_Data_MEM[4]~I .output_power_up = "low";
defparam \Read_Data_MEM[4]~I .output_register_mode = "none";
defparam \Read_Data_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[5]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[5]));
// synopsys translate_off
defparam \Read_Data_MEM[5]~I .input_async_reset = "none";
defparam \Read_Data_MEM[5]~I .input_power_up = "low";
defparam \Read_Data_MEM[5]~I .input_register_mode = "none";
defparam \Read_Data_MEM[5]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_power_up = "low";
defparam \Read_Data_MEM[5]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[5]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .operation_mode = "output";
defparam \Read_Data_MEM[5]~I .output_async_reset = "none";
defparam \Read_Data_MEM[5]~I .output_power_up = "low";
defparam \Read_Data_MEM[5]~I .output_register_mode = "none";
defparam \Read_Data_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[6]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[6]));
// synopsys translate_off
defparam \Read_Data_MEM[6]~I .input_async_reset = "none";
defparam \Read_Data_MEM[6]~I .input_power_up = "low";
defparam \Read_Data_MEM[6]~I .input_register_mode = "none";
defparam \Read_Data_MEM[6]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_power_up = "low";
defparam \Read_Data_MEM[6]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[6]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .operation_mode = "output";
defparam \Read_Data_MEM[6]~I .output_async_reset = "none";
defparam \Read_Data_MEM[6]~I .output_power_up = "low";
defparam \Read_Data_MEM[6]~I .output_register_mode = "none";
defparam \Read_Data_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[7]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[7]));
// synopsys translate_off
defparam \Read_Data_MEM[7]~I .input_async_reset = "none";
defparam \Read_Data_MEM[7]~I .input_power_up = "low";
defparam \Read_Data_MEM[7]~I .input_register_mode = "none";
defparam \Read_Data_MEM[7]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_power_up = "low";
defparam \Read_Data_MEM[7]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[7]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .operation_mode = "output";
defparam \Read_Data_MEM[7]~I .output_async_reset = "none";
defparam \Read_Data_MEM[7]~I .output_power_up = "low";
defparam \Read_Data_MEM[7]~I .output_register_mode = "none";
defparam \Read_Data_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[8]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[8]));
// synopsys translate_off
defparam \Read_Data_MEM[8]~I .input_async_reset = "none";
defparam \Read_Data_MEM[8]~I .input_power_up = "low";
defparam \Read_Data_MEM[8]~I .input_register_mode = "none";
defparam \Read_Data_MEM[8]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_power_up = "low";
defparam \Read_Data_MEM[8]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[8]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .operation_mode = "output";
defparam \Read_Data_MEM[8]~I .output_async_reset = "none";
defparam \Read_Data_MEM[8]~I .output_power_up = "low";
defparam \Read_Data_MEM[8]~I .output_register_mode = "none";
defparam \Read_Data_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[9]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[9]));
// synopsys translate_off
defparam \Read_Data_MEM[9]~I .input_async_reset = "none";
defparam \Read_Data_MEM[9]~I .input_power_up = "low";
defparam \Read_Data_MEM[9]~I .input_register_mode = "none";
defparam \Read_Data_MEM[9]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_power_up = "low";
defparam \Read_Data_MEM[9]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[9]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .operation_mode = "output";
defparam \Read_Data_MEM[9]~I .output_async_reset = "none";
defparam \Read_Data_MEM[9]~I .output_power_up = "low";
defparam \Read_Data_MEM[9]~I .output_register_mode = "none";
defparam \Read_Data_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[10]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[10]));
// synopsys translate_off
defparam \Read_Data_MEM[10]~I .input_async_reset = "none";
defparam \Read_Data_MEM[10]~I .input_power_up = "low";
defparam \Read_Data_MEM[10]~I .input_register_mode = "none";
defparam \Read_Data_MEM[10]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_power_up = "low";
defparam \Read_Data_MEM[10]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[10]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .operation_mode = "output";
defparam \Read_Data_MEM[10]~I .output_async_reset = "none";
defparam \Read_Data_MEM[10]~I .output_power_up = "low";
defparam \Read_Data_MEM[10]~I .output_register_mode = "none";
defparam \Read_Data_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[11]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[11]));
// synopsys translate_off
defparam \Read_Data_MEM[11]~I .input_async_reset = "none";
defparam \Read_Data_MEM[11]~I .input_power_up = "low";
defparam \Read_Data_MEM[11]~I .input_register_mode = "none";
defparam \Read_Data_MEM[11]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_power_up = "low";
defparam \Read_Data_MEM[11]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[11]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .operation_mode = "output";
defparam \Read_Data_MEM[11]~I .output_async_reset = "none";
defparam \Read_Data_MEM[11]~I .output_power_up = "low";
defparam \Read_Data_MEM[11]~I .output_register_mode = "none";
defparam \Read_Data_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[12]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[12]));
// synopsys translate_off
defparam \Read_Data_MEM[12]~I .input_async_reset = "none";
defparam \Read_Data_MEM[12]~I .input_power_up = "low";
defparam \Read_Data_MEM[12]~I .input_register_mode = "none";
defparam \Read_Data_MEM[12]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_power_up = "low";
defparam \Read_Data_MEM[12]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[12]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .operation_mode = "output";
defparam \Read_Data_MEM[12]~I .output_async_reset = "none";
defparam \Read_Data_MEM[12]~I .output_power_up = "low";
defparam \Read_Data_MEM[12]~I .output_register_mode = "none";
defparam \Read_Data_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[13]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[13]));
// synopsys translate_off
defparam \Read_Data_MEM[13]~I .input_async_reset = "none";
defparam \Read_Data_MEM[13]~I .input_power_up = "low";
defparam \Read_Data_MEM[13]~I .input_register_mode = "none";
defparam \Read_Data_MEM[13]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_power_up = "low";
defparam \Read_Data_MEM[13]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[13]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .operation_mode = "output";
defparam \Read_Data_MEM[13]~I .output_async_reset = "none";
defparam \Read_Data_MEM[13]~I .output_power_up = "low";
defparam \Read_Data_MEM[13]~I .output_register_mode = "none";
defparam \Read_Data_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[14]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[14]));
// synopsys translate_off
defparam \Read_Data_MEM[14]~I .input_async_reset = "none";
defparam \Read_Data_MEM[14]~I .input_power_up = "low";
defparam \Read_Data_MEM[14]~I .input_register_mode = "none";
defparam \Read_Data_MEM[14]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_power_up = "low";
defparam \Read_Data_MEM[14]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[14]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .operation_mode = "output";
defparam \Read_Data_MEM[14]~I .output_async_reset = "none";
defparam \Read_Data_MEM[14]~I .output_power_up = "low";
defparam \Read_Data_MEM[14]~I .output_register_mode = "none";
defparam \Read_Data_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[15]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[15]));
// synopsys translate_off
defparam \Read_Data_MEM[15]~I .input_async_reset = "none";
defparam \Read_Data_MEM[15]~I .input_power_up = "low";
defparam \Read_Data_MEM[15]~I .input_register_mode = "none";
defparam \Read_Data_MEM[15]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_power_up = "low";
defparam \Read_Data_MEM[15]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[15]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .operation_mode = "output";
defparam \Read_Data_MEM[15]~I .output_async_reset = "none";
defparam \Read_Data_MEM[15]~I .output_power_up = "low";
defparam \Read_Data_MEM[15]~I .output_register_mode = "none";
defparam \Read_Data_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[16]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[16]));
// synopsys translate_off
defparam \Read_Data_MEM[16]~I .input_async_reset = "none";
defparam \Read_Data_MEM[16]~I .input_power_up = "low";
defparam \Read_Data_MEM[16]~I .input_register_mode = "none";
defparam \Read_Data_MEM[16]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_power_up = "low";
defparam \Read_Data_MEM[16]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[16]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .operation_mode = "output";
defparam \Read_Data_MEM[16]~I .output_async_reset = "none";
defparam \Read_Data_MEM[16]~I .output_power_up = "low";
defparam \Read_Data_MEM[16]~I .output_register_mode = "none";
defparam \Read_Data_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[17]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[17]));
// synopsys translate_off
defparam \Read_Data_MEM[17]~I .input_async_reset = "none";
defparam \Read_Data_MEM[17]~I .input_power_up = "low";
defparam \Read_Data_MEM[17]~I .input_register_mode = "none";
defparam \Read_Data_MEM[17]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_power_up = "low";
defparam \Read_Data_MEM[17]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[17]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .operation_mode = "output";
defparam \Read_Data_MEM[17]~I .output_async_reset = "none";
defparam \Read_Data_MEM[17]~I .output_power_up = "low";
defparam \Read_Data_MEM[17]~I .output_register_mode = "none";
defparam \Read_Data_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[18]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[18]));
// synopsys translate_off
defparam \Read_Data_MEM[18]~I .input_async_reset = "none";
defparam \Read_Data_MEM[18]~I .input_power_up = "low";
defparam \Read_Data_MEM[18]~I .input_register_mode = "none";
defparam \Read_Data_MEM[18]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_power_up = "low";
defparam \Read_Data_MEM[18]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[18]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .operation_mode = "output";
defparam \Read_Data_MEM[18]~I .output_async_reset = "none";
defparam \Read_Data_MEM[18]~I .output_power_up = "low";
defparam \Read_Data_MEM[18]~I .output_register_mode = "none";
defparam \Read_Data_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[19]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[19]));
// synopsys translate_off
defparam \Read_Data_MEM[19]~I .input_async_reset = "none";
defparam \Read_Data_MEM[19]~I .input_power_up = "low";
defparam \Read_Data_MEM[19]~I .input_register_mode = "none";
defparam \Read_Data_MEM[19]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_power_up = "low";
defparam \Read_Data_MEM[19]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[19]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .operation_mode = "output";
defparam \Read_Data_MEM[19]~I .output_async_reset = "none";
defparam \Read_Data_MEM[19]~I .output_power_up = "low";
defparam \Read_Data_MEM[19]~I .output_register_mode = "none";
defparam \Read_Data_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[20]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[20]));
// synopsys translate_off
defparam \Read_Data_MEM[20]~I .input_async_reset = "none";
defparam \Read_Data_MEM[20]~I .input_power_up = "low";
defparam \Read_Data_MEM[20]~I .input_register_mode = "none";
defparam \Read_Data_MEM[20]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_power_up = "low";
defparam \Read_Data_MEM[20]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[20]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .operation_mode = "output";
defparam \Read_Data_MEM[20]~I .output_async_reset = "none";
defparam \Read_Data_MEM[20]~I .output_power_up = "low";
defparam \Read_Data_MEM[20]~I .output_register_mode = "none";
defparam \Read_Data_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[21]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[21]));
// synopsys translate_off
defparam \Read_Data_MEM[21]~I .input_async_reset = "none";
defparam \Read_Data_MEM[21]~I .input_power_up = "low";
defparam \Read_Data_MEM[21]~I .input_register_mode = "none";
defparam \Read_Data_MEM[21]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_power_up = "low";
defparam \Read_Data_MEM[21]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[21]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .operation_mode = "output";
defparam \Read_Data_MEM[21]~I .output_async_reset = "none";
defparam \Read_Data_MEM[21]~I .output_power_up = "low";
defparam \Read_Data_MEM[21]~I .output_register_mode = "none";
defparam \Read_Data_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[22]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[22]));
// synopsys translate_off
defparam \Read_Data_MEM[22]~I .input_async_reset = "none";
defparam \Read_Data_MEM[22]~I .input_power_up = "low";
defparam \Read_Data_MEM[22]~I .input_register_mode = "none";
defparam \Read_Data_MEM[22]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_power_up = "low";
defparam \Read_Data_MEM[22]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[22]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .operation_mode = "output";
defparam \Read_Data_MEM[22]~I .output_async_reset = "none";
defparam \Read_Data_MEM[22]~I .output_power_up = "low";
defparam \Read_Data_MEM[22]~I .output_register_mode = "none";
defparam \Read_Data_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[23]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[23]));
// synopsys translate_off
defparam \Read_Data_MEM[23]~I .input_async_reset = "none";
defparam \Read_Data_MEM[23]~I .input_power_up = "low";
defparam \Read_Data_MEM[23]~I .input_register_mode = "none";
defparam \Read_Data_MEM[23]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_power_up = "low";
defparam \Read_Data_MEM[23]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[23]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .operation_mode = "output";
defparam \Read_Data_MEM[23]~I .output_async_reset = "none";
defparam \Read_Data_MEM[23]~I .output_power_up = "low";
defparam \Read_Data_MEM[23]~I .output_register_mode = "none";
defparam \Read_Data_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[24]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[24]));
// synopsys translate_off
defparam \Read_Data_MEM[24]~I .input_async_reset = "none";
defparam \Read_Data_MEM[24]~I .input_power_up = "low";
defparam \Read_Data_MEM[24]~I .input_register_mode = "none";
defparam \Read_Data_MEM[24]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_power_up = "low";
defparam \Read_Data_MEM[24]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[24]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .operation_mode = "output";
defparam \Read_Data_MEM[24]~I .output_async_reset = "none";
defparam \Read_Data_MEM[24]~I .output_power_up = "low";
defparam \Read_Data_MEM[24]~I .output_register_mode = "none";
defparam \Read_Data_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[25]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[25]));
// synopsys translate_off
defparam \Read_Data_MEM[25]~I .input_async_reset = "none";
defparam \Read_Data_MEM[25]~I .input_power_up = "low";
defparam \Read_Data_MEM[25]~I .input_register_mode = "none";
defparam \Read_Data_MEM[25]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_power_up = "low";
defparam \Read_Data_MEM[25]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[25]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .operation_mode = "output";
defparam \Read_Data_MEM[25]~I .output_async_reset = "none";
defparam \Read_Data_MEM[25]~I .output_power_up = "low";
defparam \Read_Data_MEM[25]~I .output_register_mode = "none";
defparam \Read_Data_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[26]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[26]));
// synopsys translate_off
defparam \Read_Data_MEM[26]~I .input_async_reset = "none";
defparam \Read_Data_MEM[26]~I .input_power_up = "low";
defparam \Read_Data_MEM[26]~I .input_register_mode = "none";
defparam \Read_Data_MEM[26]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_power_up = "low";
defparam \Read_Data_MEM[26]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[26]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .operation_mode = "output";
defparam \Read_Data_MEM[26]~I .output_async_reset = "none";
defparam \Read_Data_MEM[26]~I .output_power_up = "low";
defparam \Read_Data_MEM[26]~I .output_register_mode = "none";
defparam \Read_Data_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[27]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[27]));
// synopsys translate_off
defparam \Read_Data_MEM[27]~I .input_async_reset = "none";
defparam \Read_Data_MEM[27]~I .input_power_up = "low";
defparam \Read_Data_MEM[27]~I .input_register_mode = "none";
defparam \Read_Data_MEM[27]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_power_up = "low";
defparam \Read_Data_MEM[27]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[27]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .operation_mode = "output";
defparam \Read_Data_MEM[27]~I .output_async_reset = "none";
defparam \Read_Data_MEM[27]~I .output_power_up = "low";
defparam \Read_Data_MEM[27]~I .output_register_mode = "none";
defparam \Read_Data_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[28]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[28]));
// synopsys translate_off
defparam \Read_Data_MEM[28]~I .input_async_reset = "none";
defparam \Read_Data_MEM[28]~I .input_power_up = "low";
defparam \Read_Data_MEM[28]~I .input_register_mode = "none";
defparam \Read_Data_MEM[28]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_power_up = "low";
defparam \Read_Data_MEM[28]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[28]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .operation_mode = "output";
defparam \Read_Data_MEM[28]~I .output_async_reset = "none";
defparam \Read_Data_MEM[28]~I .output_power_up = "low";
defparam \Read_Data_MEM[28]~I .output_register_mode = "none";
defparam \Read_Data_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[29]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[29]));
// synopsys translate_off
defparam \Read_Data_MEM[29]~I .input_async_reset = "none";
defparam \Read_Data_MEM[29]~I .input_power_up = "low";
defparam \Read_Data_MEM[29]~I .input_register_mode = "none";
defparam \Read_Data_MEM[29]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_power_up = "low";
defparam \Read_Data_MEM[29]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[29]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .operation_mode = "output";
defparam \Read_Data_MEM[29]~I .output_async_reset = "none";
defparam \Read_Data_MEM[29]~I .output_power_up = "low";
defparam \Read_Data_MEM[29]~I .output_register_mode = "none";
defparam \Read_Data_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[30]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[30]));
// synopsys translate_off
defparam \Read_Data_MEM[30]~I .input_async_reset = "none";
defparam \Read_Data_MEM[30]~I .input_power_up = "low";
defparam \Read_Data_MEM[30]~I .input_register_mode = "none";
defparam \Read_Data_MEM[30]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_power_up = "low";
defparam \Read_Data_MEM[30]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[30]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .operation_mode = "output";
defparam \Read_Data_MEM[30]~I .output_async_reset = "none";
defparam \Read_Data_MEM[30]~I .output_power_up = "low";
defparam \Read_Data_MEM[30]~I .output_register_mode = "none";
defparam \Read_Data_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[31]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[31]));
// synopsys translate_off
defparam \Read_Data_MEM[31]~I .input_async_reset = "none";
defparam \Read_Data_MEM[31]~I .input_power_up = "low";
defparam \Read_Data_MEM[31]~I .input_register_mode = "none";
defparam \Read_Data_MEM[31]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_power_up = "low";
defparam \Read_Data_MEM[31]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[31]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .operation_mode = "output";
defparam \Read_Data_MEM[31]~I .output_async_reset = "none";
defparam \Read_Data_MEM[31]~I .output_power_up = "low";
defparam \Read_Data_MEM[31]~I .output_register_mode = "none";
defparam \Read_Data_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc_MEM~I (
	.datain(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "output";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[0]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[0]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[0]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[0]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[1]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[1]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[1]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[1]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[2]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[2]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[2]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[2]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[3]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[3]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[3]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[3]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[4]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[4]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[4]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[4]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[5]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[5]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[5]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[5]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[6]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[6]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[6]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[6]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[7]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[7]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[7]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[7]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[8]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[8]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[8]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[8]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[9]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[9]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[9]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[9]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[10]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[10]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[10]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[10]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[11]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[11]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[11]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[11]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[12]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[12]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[12]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[12]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[13]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[13]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[13]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[13]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[14]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[14]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[14]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[14]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[15]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[15]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[15]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[15]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[16]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[16]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[16]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[16]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[17]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[17]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[17]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[17]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[18]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[18]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[18]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[18]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[19]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[19]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[19]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[19]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[20]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[20]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[20]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[20]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[21]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[21]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[21]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[21]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[22]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[22]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[22]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[22]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[23]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[23]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[23]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[23]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[24]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[24]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[24]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[24]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[25]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[25]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[25]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[25]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[26]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[26]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[26]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[26]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[27]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[27]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[27]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[27]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[28]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[28]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[28]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[28]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[29]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[29]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[29]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[29]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[30]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[30]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[30]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[30]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[31]~I (
	.datain(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[31]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[31]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[31]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[0]));
// synopsys translate_off
defparam \ALU_Result_WB[0]~I .input_async_reset = "none";
defparam \ALU_Result_WB[0]~I .input_power_up = "low";
defparam \ALU_Result_WB[0]~I .input_register_mode = "none";
defparam \ALU_Result_WB[0]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_power_up = "low";
defparam \ALU_Result_WB[0]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .operation_mode = "output";
defparam \ALU_Result_WB[0]~I .output_async_reset = "none";
defparam \ALU_Result_WB[0]~I .output_power_up = "low";
defparam \ALU_Result_WB[0]~I .output_register_mode = "none";
defparam \ALU_Result_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[1]));
// synopsys translate_off
defparam \ALU_Result_WB[1]~I .input_async_reset = "none";
defparam \ALU_Result_WB[1]~I .input_power_up = "low";
defparam \ALU_Result_WB[1]~I .input_register_mode = "none";
defparam \ALU_Result_WB[1]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_power_up = "low";
defparam \ALU_Result_WB[1]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .operation_mode = "output";
defparam \ALU_Result_WB[1]~I .output_async_reset = "none";
defparam \ALU_Result_WB[1]~I .output_power_up = "low";
defparam \ALU_Result_WB[1]~I .output_register_mode = "none";
defparam \ALU_Result_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[2]));
// synopsys translate_off
defparam \ALU_Result_WB[2]~I .input_async_reset = "none";
defparam \ALU_Result_WB[2]~I .input_power_up = "low";
defparam \ALU_Result_WB[2]~I .input_register_mode = "none";
defparam \ALU_Result_WB[2]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_power_up = "low";
defparam \ALU_Result_WB[2]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .operation_mode = "output";
defparam \ALU_Result_WB[2]~I .output_async_reset = "none";
defparam \ALU_Result_WB[2]~I .output_power_up = "low";
defparam \ALU_Result_WB[2]~I .output_register_mode = "none";
defparam \ALU_Result_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[3]));
// synopsys translate_off
defparam \ALU_Result_WB[3]~I .input_async_reset = "none";
defparam \ALU_Result_WB[3]~I .input_power_up = "low";
defparam \ALU_Result_WB[3]~I .input_register_mode = "none";
defparam \ALU_Result_WB[3]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_power_up = "low";
defparam \ALU_Result_WB[3]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .operation_mode = "output";
defparam \ALU_Result_WB[3]~I .output_async_reset = "none";
defparam \ALU_Result_WB[3]~I .output_power_up = "low";
defparam \ALU_Result_WB[3]~I .output_register_mode = "none";
defparam \ALU_Result_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[4]));
// synopsys translate_off
defparam \ALU_Result_WB[4]~I .input_async_reset = "none";
defparam \ALU_Result_WB[4]~I .input_power_up = "low";
defparam \ALU_Result_WB[4]~I .input_register_mode = "none";
defparam \ALU_Result_WB[4]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_power_up = "low";
defparam \ALU_Result_WB[4]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .operation_mode = "output";
defparam \ALU_Result_WB[4]~I .output_async_reset = "none";
defparam \ALU_Result_WB[4]~I .output_power_up = "low";
defparam \ALU_Result_WB[4]~I .output_register_mode = "none";
defparam \ALU_Result_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[5]));
// synopsys translate_off
defparam \ALU_Result_WB[5]~I .input_async_reset = "none";
defparam \ALU_Result_WB[5]~I .input_power_up = "low";
defparam \ALU_Result_WB[5]~I .input_register_mode = "none";
defparam \ALU_Result_WB[5]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_power_up = "low";
defparam \ALU_Result_WB[5]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .operation_mode = "output";
defparam \ALU_Result_WB[5]~I .output_async_reset = "none";
defparam \ALU_Result_WB[5]~I .output_power_up = "low";
defparam \ALU_Result_WB[5]~I .output_register_mode = "none";
defparam \ALU_Result_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[6]));
// synopsys translate_off
defparam \ALU_Result_WB[6]~I .input_async_reset = "none";
defparam \ALU_Result_WB[6]~I .input_power_up = "low";
defparam \ALU_Result_WB[6]~I .input_register_mode = "none";
defparam \ALU_Result_WB[6]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_power_up = "low";
defparam \ALU_Result_WB[6]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .operation_mode = "output";
defparam \ALU_Result_WB[6]~I .output_async_reset = "none";
defparam \ALU_Result_WB[6]~I .output_power_up = "low";
defparam \ALU_Result_WB[6]~I .output_register_mode = "none";
defparam \ALU_Result_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[7]));
// synopsys translate_off
defparam \ALU_Result_WB[7]~I .input_async_reset = "none";
defparam \ALU_Result_WB[7]~I .input_power_up = "low";
defparam \ALU_Result_WB[7]~I .input_register_mode = "none";
defparam \ALU_Result_WB[7]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_power_up = "low";
defparam \ALU_Result_WB[7]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .operation_mode = "output";
defparam \ALU_Result_WB[7]~I .output_async_reset = "none";
defparam \ALU_Result_WB[7]~I .output_power_up = "low";
defparam \ALU_Result_WB[7]~I .output_register_mode = "none";
defparam \ALU_Result_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[8]));
// synopsys translate_off
defparam \ALU_Result_WB[8]~I .input_async_reset = "none";
defparam \ALU_Result_WB[8]~I .input_power_up = "low";
defparam \ALU_Result_WB[8]~I .input_register_mode = "none";
defparam \ALU_Result_WB[8]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_power_up = "low";
defparam \ALU_Result_WB[8]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .operation_mode = "output";
defparam \ALU_Result_WB[8]~I .output_async_reset = "none";
defparam \ALU_Result_WB[8]~I .output_power_up = "low";
defparam \ALU_Result_WB[8]~I .output_register_mode = "none";
defparam \ALU_Result_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[9]));
// synopsys translate_off
defparam \ALU_Result_WB[9]~I .input_async_reset = "none";
defparam \ALU_Result_WB[9]~I .input_power_up = "low";
defparam \ALU_Result_WB[9]~I .input_register_mode = "none";
defparam \ALU_Result_WB[9]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_power_up = "low";
defparam \ALU_Result_WB[9]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .operation_mode = "output";
defparam \ALU_Result_WB[9]~I .output_async_reset = "none";
defparam \ALU_Result_WB[9]~I .output_power_up = "low";
defparam \ALU_Result_WB[9]~I .output_register_mode = "none";
defparam \ALU_Result_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[10]));
// synopsys translate_off
defparam \ALU_Result_WB[10]~I .input_async_reset = "none";
defparam \ALU_Result_WB[10]~I .input_power_up = "low";
defparam \ALU_Result_WB[10]~I .input_register_mode = "none";
defparam \ALU_Result_WB[10]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_power_up = "low";
defparam \ALU_Result_WB[10]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .operation_mode = "output";
defparam \ALU_Result_WB[10]~I .output_async_reset = "none";
defparam \ALU_Result_WB[10]~I .output_power_up = "low";
defparam \ALU_Result_WB[10]~I .output_register_mode = "none";
defparam \ALU_Result_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[11]));
// synopsys translate_off
defparam \ALU_Result_WB[11]~I .input_async_reset = "none";
defparam \ALU_Result_WB[11]~I .input_power_up = "low";
defparam \ALU_Result_WB[11]~I .input_register_mode = "none";
defparam \ALU_Result_WB[11]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_power_up = "low";
defparam \ALU_Result_WB[11]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .operation_mode = "output";
defparam \ALU_Result_WB[11]~I .output_async_reset = "none";
defparam \ALU_Result_WB[11]~I .output_power_up = "low";
defparam \ALU_Result_WB[11]~I .output_register_mode = "none";
defparam \ALU_Result_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[12]));
// synopsys translate_off
defparam \ALU_Result_WB[12]~I .input_async_reset = "none";
defparam \ALU_Result_WB[12]~I .input_power_up = "low";
defparam \ALU_Result_WB[12]~I .input_register_mode = "none";
defparam \ALU_Result_WB[12]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_power_up = "low";
defparam \ALU_Result_WB[12]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .operation_mode = "output";
defparam \ALU_Result_WB[12]~I .output_async_reset = "none";
defparam \ALU_Result_WB[12]~I .output_power_up = "low";
defparam \ALU_Result_WB[12]~I .output_register_mode = "none";
defparam \ALU_Result_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[13]));
// synopsys translate_off
defparam \ALU_Result_WB[13]~I .input_async_reset = "none";
defparam \ALU_Result_WB[13]~I .input_power_up = "low";
defparam \ALU_Result_WB[13]~I .input_register_mode = "none";
defparam \ALU_Result_WB[13]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_power_up = "low";
defparam \ALU_Result_WB[13]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .operation_mode = "output";
defparam \ALU_Result_WB[13]~I .output_async_reset = "none";
defparam \ALU_Result_WB[13]~I .output_power_up = "low";
defparam \ALU_Result_WB[13]~I .output_register_mode = "none";
defparam \ALU_Result_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[14]));
// synopsys translate_off
defparam \ALU_Result_WB[14]~I .input_async_reset = "none";
defparam \ALU_Result_WB[14]~I .input_power_up = "low";
defparam \ALU_Result_WB[14]~I .input_register_mode = "none";
defparam \ALU_Result_WB[14]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_power_up = "low";
defparam \ALU_Result_WB[14]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .operation_mode = "output";
defparam \ALU_Result_WB[14]~I .output_async_reset = "none";
defparam \ALU_Result_WB[14]~I .output_power_up = "low";
defparam \ALU_Result_WB[14]~I .output_register_mode = "none";
defparam \ALU_Result_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[15]));
// synopsys translate_off
defparam \ALU_Result_WB[15]~I .input_async_reset = "none";
defparam \ALU_Result_WB[15]~I .input_power_up = "low";
defparam \ALU_Result_WB[15]~I .input_register_mode = "none";
defparam \ALU_Result_WB[15]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_power_up = "low";
defparam \ALU_Result_WB[15]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .operation_mode = "output";
defparam \ALU_Result_WB[15]~I .output_async_reset = "none";
defparam \ALU_Result_WB[15]~I .output_power_up = "low";
defparam \ALU_Result_WB[15]~I .output_register_mode = "none";
defparam \ALU_Result_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[16]));
// synopsys translate_off
defparam \ALU_Result_WB[16]~I .input_async_reset = "none";
defparam \ALU_Result_WB[16]~I .input_power_up = "low";
defparam \ALU_Result_WB[16]~I .input_register_mode = "none";
defparam \ALU_Result_WB[16]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_power_up = "low";
defparam \ALU_Result_WB[16]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .operation_mode = "output";
defparam \ALU_Result_WB[16]~I .output_async_reset = "none";
defparam \ALU_Result_WB[16]~I .output_power_up = "low";
defparam \ALU_Result_WB[16]~I .output_register_mode = "none";
defparam \ALU_Result_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[17]));
// synopsys translate_off
defparam \ALU_Result_WB[17]~I .input_async_reset = "none";
defparam \ALU_Result_WB[17]~I .input_power_up = "low";
defparam \ALU_Result_WB[17]~I .input_register_mode = "none";
defparam \ALU_Result_WB[17]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_power_up = "low";
defparam \ALU_Result_WB[17]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .operation_mode = "output";
defparam \ALU_Result_WB[17]~I .output_async_reset = "none";
defparam \ALU_Result_WB[17]~I .output_power_up = "low";
defparam \ALU_Result_WB[17]~I .output_register_mode = "none";
defparam \ALU_Result_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[18]));
// synopsys translate_off
defparam \ALU_Result_WB[18]~I .input_async_reset = "none";
defparam \ALU_Result_WB[18]~I .input_power_up = "low";
defparam \ALU_Result_WB[18]~I .input_register_mode = "none";
defparam \ALU_Result_WB[18]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_power_up = "low";
defparam \ALU_Result_WB[18]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .operation_mode = "output";
defparam \ALU_Result_WB[18]~I .output_async_reset = "none";
defparam \ALU_Result_WB[18]~I .output_power_up = "low";
defparam \ALU_Result_WB[18]~I .output_register_mode = "none";
defparam \ALU_Result_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[19]));
// synopsys translate_off
defparam \ALU_Result_WB[19]~I .input_async_reset = "none";
defparam \ALU_Result_WB[19]~I .input_power_up = "low";
defparam \ALU_Result_WB[19]~I .input_register_mode = "none";
defparam \ALU_Result_WB[19]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_power_up = "low";
defparam \ALU_Result_WB[19]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .operation_mode = "output";
defparam \ALU_Result_WB[19]~I .output_async_reset = "none";
defparam \ALU_Result_WB[19]~I .output_power_up = "low";
defparam \ALU_Result_WB[19]~I .output_register_mode = "none";
defparam \ALU_Result_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[20]));
// synopsys translate_off
defparam \ALU_Result_WB[20]~I .input_async_reset = "none";
defparam \ALU_Result_WB[20]~I .input_power_up = "low";
defparam \ALU_Result_WB[20]~I .input_register_mode = "none";
defparam \ALU_Result_WB[20]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_power_up = "low";
defparam \ALU_Result_WB[20]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .operation_mode = "output";
defparam \ALU_Result_WB[20]~I .output_async_reset = "none";
defparam \ALU_Result_WB[20]~I .output_power_up = "low";
defparam \ALU_Result_WB[20]~I .output_register_mode = "none";
defparam \ALU_Result_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[21]));
// synopsys translate_off
defparam \ALU_Result_WB[21]~I .input_async_reset = "none";
defparam \ALU_Result_WB[21]~I .input_power_up = "low";
defparam \ALU_Result_WB[21]~I .input_register_mode = "none";
defparam \ALU_Result_WB[21]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_power_up = "low";
defparam \ALU_Result_WB[21]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .operation_mode = "output";
defparam \ALU_Result_WB[21]~I .output_async_reset = "none";
defparam \ALU_Result_WB[21]~I .output_power_up = "low";
defparam \ALU_Result_WB[21]~I .output_register_mode = "none";
defparam \ALU_Result_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[22]));
// synopsys translate_off
defparam \ALU_Result_WB[22]~I .input_async_reset = "none";
defparam \ALU_Result_WB[22]~I .input_power_up = "low";
defparam \ALU_Result_WB[22]~I .input_register_mode = "none";
defparam \ALU_Result_WB[22]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_power_up = "low";
defparam \ALU_Result_WB[22]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .operation_mode = "output";
defparam \ALU_Result_WB[22]~I .output_async_reset = "none";
defparam \ALU_Result_WB[22]~I .output_power_up = "low";
defparam \ALU_Result_WB[22]~I .output_register_mode = "none";
defparam \ALU_Result_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[23]));
// synopsys translate_off
defparam \ALU_Result_WB[23]~I .input_async_reset = "none";
defparam \ALU_Result_WB[23]~I .input_power_up = "low";
defparam \ALU_Result_WB[23]~I .input_register_mode = "none";
defparam \ALU_Result_WB[23]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_power_up = "low";
defparam \ALU_Result_WB[23]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .operation_mode = "output";
defparam \ALU_Result_WB[23]~I .output_async_reset = "none";
defparam \ALU_Result_WB[23]~I .output_power_up = "low";
defparam \ALU_Result_WB[23]~I .output_register_mode = "none";
defparam \ALU_Result_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[24]));
// synopsys translate_off
defparam \ALU_Result_WB[24]~I .input_async_reset = "none";
defparam \ALU_Result_WB[24]~I .input_power_up = "low";
defparam \ALU_Result_WB[24]~I .input_register_mode = "none";
defparam \ALU_Result_WB[24]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_power_up = "low";
defparam \ALU_Result_WB[24]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .operation_mode = "output";
defparam \ALU_Result_WB[24]~I .output_async_reset = "none";
defparam \ALU_Result_WB[24]~I .output_power_up = "low";
defparam \ALU_Result_WB[24]~I .output_register_mode = "none";
defparam \ALU_Result_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[25]));
// synopsys translate_off
defparam \ALU_Result_WB[25]~I .input_async_reset = "none";
defparam \ALU_Result_WB[25]~I .input_power_up = "low";
defparam \ALU_Result_WB[25]~I .input_register_mode = "none";
defparam \ALU_Result_WB[25]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_power_up = "low";
defparam \ALU_Result_WB[25]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .operation_mode = "output";
defparam \ALU_Result_WB[25]~I .output_async_reset = "none";
defparam \ALU_Result_WB[25]~I .output_power_up = "low";
defparam \ALU_Result_WB[25]~I .output_register_mode = "none";
defparam \ALU_Result_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[26]));
// synopsys translate_off
defparam \ALU_Result_WB[26]~I .input_async_reset = "none";
defparam \ALU_Result_WB[26]~I .input_power_up = "low";
defparam \ALU_Result_WB[26]~I .input_register_mode = "none";
defparam \ALU_Result_WB[26]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_power_up = "low";
defparam \ALU_Result_WB[26]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .operation_mode = "output";
defparam \ALU_Result_WB[26]~I .output_async_reset = "none";
defparam \ALU_Result_WB[26]~I .output_power_up = "low";
defparam \ALU_Result_WB[26]~I .output_register_mode = "none";
defparam \ALU_Result_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[27]));
// synopsys translate_off
defparam \ALU_Result_WB[27]~I .input_async_reset = "none";
defparam \ALU_Result_WB[27]~I .input_power_up = "low";
defparam \ALU_Result_WB[27]~I .input_register_mode = "none";
defparam \ALU_Result_WB[27]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_power_up = "low";
defparam \ALU_Result_WB[27]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .operation_mode = "output";
defparam \ALU_Result_WB[27]~I .output_async_reset = "none";
defparam \ALU_Result_WB[27]~I .output_power_up = "low";
defparam \ALU_Result_WB[27]~I .output_register_mode = "none";
defparam \ALU_Result_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[28]));
// synopsys translate_off
defparam \ALU_Result_WB[28]~I .input_async_reset = "none";
defparam \ALU_Result_WB[28]~I .input_power_up = "low";
defparam \ALU_Result_WB[28]~I .input_register_mode = "none";
defparam \ALU_Result_WB[28]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_power_up = "low";
defparam \ALU_Result_WB[28]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .operation_mode = "output";
defparam \ALU_Result_WB[28]~I .output_async_reset = "none";
defparam \ALU_Result_WB[28]~I .output_power_up = "low";
defparam \ALU_Result_WB[28]~I .output_register_mode = "none";
defparam \ALU_Result_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[29]));
// synopsys translate_off
defparam \ALU_Result_WB[29]~I .input_async_reset = "none";
defparam \ALU_Result_WB[29]~I .input_power_up = "low";
defparam \ALU_Result_WB[29]~I .input_register_mode = "none";
defparam \ALU_Result_WB[29]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_power_up = "low";
defparam \ALU_Result_WB[29]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .operation_mode = "output";
defparam \ALU_Result_WB[29]~I .output_async_reset = "none";
defparam \ALU_Result_WB[29]~I .output_power_up = "low";
defparam \ALU_Result_WB[29]~I .output_register_mode = "none";
defparam \ALU_Result_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[30]));
// synopsys translate_off
defparam \ALU_Result_WB[30]~I .input_async_reset = "none";
defparam \ALU_Result_WB[30]~I .input_power_up = "low";
defparam \ALU_Result_WB[30]~I .input_register_mode = "none";
defparam \ALU_Result_WB[30]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_power_up = "low";
defparam \ALU_Result_WB[30]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .operation_mode = "output";
defparam \ALU_Result_WB[30]~I .output_async_reset = "none";
defparam \ALU_Result_WB[30]~I .output_power_up = "low";
defparam \ALU_Result_WB[30]~I .output_register_mode = "none";
defparam \ALU_Result_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[31]));
// synopsys translate_off
defparam \ALU_Result_WB[31]~I .input_async_reset = "none";
defparam \ALU_Result_WB[31]~I .input_power_up = "low";
defparam \ALU_Result_WB[31]~I .input_register_mode = "none";
defparam \ALU_Result_WB[31]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_power_up = "low";
defparam \ALU_Result_WB[31]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .operation_mode = "output";
defparam \ALU_Result_WB[31]~I .output_async_reset = "none";
defparam \ALU_Result_WB[31]~I .output_power_up = "low";
defparam \ALU_Result_WB[31]~I .output_register_mode = "none";
defparam \ALU_Result_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
