<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZGenRegisterInfo.inc source code [llvm/build/lib/Target/SystemZ/SystemZGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SystemZ::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/SystemZ/SystemZGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZGenRegisterInfo.inc.html'>SystemZGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h.html#98" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h.html#98" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::SystemZMCRegisterClasses" title='llvm::SystemZMCRegisterClasses' data-ref="llvm::SystemZMCRegisterClasses" data-ref-filename="llvm..SystemZMCRegisterClasses">SystemZMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::SystemZ::NoRegister" title='llvm::SystemZ::NoRegister' data-ref="llvm::SystemZ::NoRegister" data-ref-filename="llvm..SystemZ..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::SystemZ::CC" title='llvm::SystemZ::CC' data-ref="llvm::SystemZ::CC" data-ref-filename="llvm..SystemZ..CC">CC</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::SystemZ::FPC" title='llvm::SystemZ::FPC' data-ref="llvm::SystemZ::FPC" data-ref-filename="llvm..SystemZ..FPC">FPC</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::SystemZ::A0" title='llvm::SystemZ::A0' data-ref="llvm::SystemZ::A0" data-ref-filename="llvm..SystemZ..A0">A0</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::SystemZ::A1" title='llvm::SystemZ::A1' data-ref="llvm::SystemZ::A1" data-ref-filename="llvm..SystemZ..A1">A1</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::SystemZ::A2" title='llvm::SystemZ::A2' data-ref="llvm::SystemZ::A2" data-ref-filename="llvm..SystemZ..A2">A2</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::SystemZ::A3" title='llvm::SystemZ::A3' data-ref="llvm::SystemZ::A3" data-ref-filename="llvm..SystemZ..A3">A3</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::SystemZ::A4" title='llvm::SystemZ::A4' data-ref="llvm::SystemZ::A4" data-ref-filename="llvm..SystemZ..A4">A4</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::SystemZ::A5" title='llvm::SystemZ::A5' data-ref="llvm::SystemZ::A5" data-ref-filename="llvm..SystemZ..A5">A5</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::SystemZ::A6" title='llvm::SystemZ::A6' data-ref="llvm::SystemZ::A6" data-ref-filename="llvm..SystemZ..A6">A6</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::SystemZ::A7" title='llvm::SystemZ::A7' data-ref="llvm::SystemZ::A7" data-ref-filename="llvm..SystemZ..A7">A7</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::SystemZ::A8" title='llvm::SystemZ::A8' data-ref="llvm::SystemZ::A8" data-ref-filename="llvm..SystemZ..A8">A8</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::SystemZ::A9" title='llvm::SystemZ::A9' data-ref="llvm::SystemZ::A9" data-ref-filename="llvm..SystemZ..A9">A9</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::SystemZ::A10" title='llvm::SystemZ::A10' data-ref="llvm::SystemZ::A10" data-ref-filename="llvm..SystemZ..A10">A10</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::SystemZ::A11" title='llvm::SystemZ::A11' data-ref="llvm::SystemZ::A11" data-ref-filename="llvm..SystemZ..A11">A11</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::SystemZ::A12" title='llvm::SystemZ::A12' data-ref="llvm::SystemZ::A12" data-ref-filename="llvm..SystemZ..A12">A12</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::SystemZ::A13" title='llvm::SystemZ::A13' data-ref="llvm::SystemZ::A13" data-ref-filename="llvm..SystemZ..A13">A13</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::SystemZ::A14" title='llvm::SystemZ::A14' data-ref="llvm::SystemZ::A14" data-ref-filename="llvm..SystemZ..A14">A14</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::SystemZ::A15" title='llvm::SystemZ::A15' data-ref="llvm::SystemZ::A15" data-ref-filename="llvm..SystemZ..A15">A15</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::SystemZ::C0" title='llvm::SystemZ::C0' data-ref="llvm::SystemZ::C0" data-ref-filename="llvm..SystemZ..C0">C0</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::SystemZ::C1" title='llvm::SystemZ::C1' data-ref="llvm::SystemZ::C1" data-ref-filename="llvm..SystemZ..C1">C1</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::SystemZ::C2" title='llvm::SystemZ::C2' data-ref="llvm::SystemZ::C2" data-ref-filename="llvm..SystemZ..C2">C2</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::SystemZ::C3" title='llvm::SystemZ::C3' data-ref="llvm::SystemZ::C3" data-ref-filename="llvm..SystemZ..C3">C3</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::SystemZ::C4" title='llvm::SystemZ::C4' data-ref="llvm::SystemZ::C4" data-ref-filename="llvm..SystemZ..C4">C4</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::SystemZ::C5" title='llvm::SystemZ::C5' data-ref="llvm::SystemZ::C5" data-ref-filename="llvm..SystemZ..C5">C5</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::SystemZ::C6" title='llvm::SystemZ::C6' data-ref="llvm::SystemZ::C6" data-ref-filename="llvm..SystemZ..C6">C6</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::SystemZ::C7" title='llvm::SystemZ::C7' data-ref="llvm::SystemZ::C7" data-ref-filename="llvm..SystemZ..C7">C7</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::SystemZ::C8" title='llvm::SystemZ::C8' data-ref="llvm::SystemZ::C8" data-ref-filename="llvm..SystemZ..C8">C8</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::SystemZ::C9" title='llvm::SystemZ::C9' data-ref="llvm::SystemZ::C9" data-ref-filename="llvm..SystemZ..C9">C9</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::SystemZ::C10" title='llvm::SystemZ::C10' data-ref="llvm::SystemZ::C10" data-ref-filename="llvm..SystemZ..C10">C10</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::SystemZ::C11" title='llvm::SystemZ::C11' data-ref="llvm::SystemZ::C11" data-ref-filename="llvm..SystemZ..C11">C11</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::SystemZ::C12" title='llvm::SystemZ::C12' data-ref="llvm::SystemZ::C12" data-ref-filename="llvm..SystemZ..C12">C12</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::SystemZ::C13" title='llvm::SystemZ::C13' data-ref="llvm::SystemZ::C13" data-ref-filename="llvm..SystemZ..C13">C13</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::SystemZ::C14" title='llvm::SystemZ::C14' data-ref="llvm::SystemZ::C14" data-ref-filename="llvm..SystemZ..C14">C14</dfn> = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::SystemZ::C15" title='llvm::SystemZ::C15' data-ref="llvm::SystemZ::C15" data-ref-filename="llvm..SystemZ..C15">C15</dfn> = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::SystemZ::V0" title='llvm::SystemZ::V0' data-ref="llvm::SystemZ::V0" data-ref-filename="llvm..SystemZ..V0">V0</dfn> = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::SystemZ::V1" title='llvm::SystemZ::V1' data-ref="llvm::SystemZ::V1" data-ref-filename="llvm..SystemZ..V1">V1</dfn> = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::SystemZ::V2" title='llvm::SystemZ::V2' data-ref="llvm::SystemZ::V2" data-ref-filename="llvm..SystemZ..V2">V2</dfn> = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::SystemZ::V3" title='llvm::SystemZ::V3' data-ref="llvm::SystemZ::V3" data-ref-filename="llvm..SystemZ..V3">V3</dfn> = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::SystemZ::V4" title='llvm::SystemZ::V4' data-ref="llvm::SystemZ::V4" data-ref-filename="llvm..SystemZ..V4">V4</dfn> = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::SystemZ::V5" title='llvm::SystemZ::V5' data-ref="llvm::SystemZ::V5" data-ref-filename="llvm..SystemZ..V5">V5</dfn> = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::SystemZ::V6" title='llvm::SystemZ::V6' data-ref="llvm::SystemZ::V6" data-ref-filename="llvm..SystemZ..V6">V6</dfn> = <var>41</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::SystemZ::V7" title='llvm::SystemZ::V7' data-ref="llvm::SystemZ::V7" data-ref-filename="llvm..SystemZ..V7">V7</dfn> = <var>42</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::SystemZ::V8" title='llvm::SystemZ::V8' data-ref="llvm::SystemZ::V8" data-ref-filename="llvm..SystemZ..V8">V8</dfn> = <var>43</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::SystemZ::V9" title='llvm::SystemZ::V9' data-ref="llvm::SystemZ::V9" data-ref-filename="llvm..SystemZ..V9">V9</dfn> = <var>44</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::SystemZ::V10" title='llvm::SystemZ::V10' data-ref="llvm::SystemZ::V10" data-ref-filename="llvm..SystemZ..V10">V10</dfn> = <var>45</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::SystemZ::V11" title='llvm::SystemZ::V11' data-ref="llvm::SystemZ::V11" data-ref-filename="llvm..SystemZ..V11">V11</dfn> = <var>46</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::SystemZ::V12" title='llvm::SystemZ::V12' data-ref="llvm::SystemZ::V12" data-ref-filename="llvm..SystemZ..V12">V12</dfn> = <var>47</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::SystemZ::V13" title='llvm::SystemZ::V13' data-ref="llvm::SystemZ::V13" data-ref-filename="llvm..SystemZ..V13">V13</dfn> = <var>48</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::SystemZ::V14" title='llvm::SystemZ::V14' data-ref="llvm::SystemZ::V14" data-ref-filename="llvm..SystemZ..V14">V14</dfn> = <var>49</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::SystemZ::V15" title='llvm::SystemZ::V15' data-ref="llvm::SystemZ::V15" data-ref-filename="llvm..SystemZ..V15">V15</dfn> = <var>50</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::SystemZ::V16" title='llvm::SystemZ::V16' data-ref="llvm::SystemZ::V16" data-ref-filename="llvm..SystemZ..V16">V16</dfn> = <var>51</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::SystemZ::V17" title='llvm::SystemZ::V17' data-ref="llvm::SystemZ::V17" data-ref-filename="llvm..SystemZ..V17">V17</dfn> = <var>52</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::SystemZ::V18" title='llvm::SystemZ::V18' data-ref="llvm::SystemZ::V18" data-ref-filename="llvm..SystemZ..V18">V18</dfn> = <var>53</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::SystemZ::V19" title='llvm::SystemZ::V19' data-ref="llvm::SystemZ::V19" data-ref-filename="llvm..SystemZ..V19">V19</dfn> = <var>54</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::SystemZ::V20" title='llvm::SystemZ::V20' data-ref="llvm::SystemZ::V20" data-ref-filename="llvm..SystemZ..V20">V20</dfn> = <var>55</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::SystemZ::V21" title='llvm::SystemZ::V21' data-ref="llvm::SystemZ::V21" data-ref-filename="llvm..SystemZ..V21">V21</dfn> = <var>56</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::SystemZ::V22" title='llvm::SystemZ::V22' data-ref="llvm::SystemZ::V22" data-ref-filename="llvm..SystemZ..V22">V22</dfn> = <var>57</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::SystemZ::V23" title='llvm::SystemZ::V23' data-ref="llvm::SystemZ::V23" data-ref-filename="llvm..SystemZ..V23">V23</dfn> = <var>58</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::SystemZ::V24" title='llvm::SystemZ::V24' data-ref="llvm::SystemZ::V24" data-ref-filename="llvm..SystemZ..V24">V24</dfn> = <var>59</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::SystemZ::V25" title='llvm::SystemZ::V25' data-ref="llvm::SystemZ::V25" data-ref-filename="llvm..SystemZ..V25">V25</dfn> = <var>60</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::SystemZ::V26" title='llvm::SystemZ::V26' data-ref="llvm::SystemZ::V26" data-ref-filename="llvm..SystemZ..V26">V26</dfn> = <var>61</var>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::SystemZ::V27" title='llvm::SystemZ::V27' data-ref="llvm::SystemZ::V27" data-ref-filename="llvm..SystemZ..V27">V27</dfn> = <var>62</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::SystemZ::V28" title='llvm::SystemZ::V28' data-ref="llvm::SystemZ::V28" data-ref-filename="llvm..SystemZ..V28">V28</dfn> = <var>63</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::SystemZ::V29" title='llvm::SystemZ::V29' data-ref="llvm::SystemZ::V29" data-ref-filename="llvm..SystemZ..V29">V29</dfn> = <var>64</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::SystemZ::V30" title='llvm::SystemZ::V30' data-ref="llvm::SystemZ::V30" data-ref-filename="llvm..SystemZ..V30">V30</dfn> = <var>65</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::SystemZ::V31" title='llvm::SystemZ::V31' data-ref="llvm::SystemZ::V31" data-ref-filename="llvm..SystemZ..V31">V31</dfn> = <var>66</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::SystemZ::F0D" title='llvm::SystemZ::F0D' data-ref="llvm::SystemZ::F0D" data-ref-filename="llvm..SystemZ..F0D">F0D</dfn> = <var>67</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::SystemZ::F1D" title='llvm::SystemZ::F1D' data-ref="llvm::SystemZ::F1D" data-ref-filename="llvm..SystemZ..F1D">F1D</dfn> = <var>68</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::SystemZ::F2D" title='llvm::SystemZ::F2D' data-ref="llvm::SystemZ::F2D" data-ref-filename="llvm..SystemZ..F2D">F2D</dfn> = <var>69</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::SystemZ::F3D" title='llvm::SystemZ::F3D' data-ref="llvm::SystemZ::F3D" data-ref-filename="llvm..SystemZ..F3D">F3D</dfn> = <var>70</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::SystemZ::F4D" title='llvm::SystemZ::F4D' data-ref="llvm::SystemZ::F4D" data-ref-filename="llvm..SystemZ..F4D">F4D</dfn> = <var>71</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::SystemZ::F5D" title='llvm::SystemZ::F5D' data-ref="llvm::SystemZ::F5D" data-ref-filename="llvm..SystemZ..F5D">F5D</dfn> = <var>72</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::SystemZ::F6D" title='llvm::SystemZ::F6D' data-ref="llvm::SystemZ::F6D" data-ref-filename="llvm..SystemZ..F6D">F6D</dfn> = <var>73</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::SystemZ::F7D" title='llvm::SystemZ::F7D' data-ref="llvm::SystemZ::F7D" data-ref-filename="llvm..SystemZ..F7D">F7D</dfn> = <var>74</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::SystemZ::F8D" title='llvm::SystemZ::F8D' data-ref="llvm::SystemZ::F8D" data-ref-filename="llvm..SystemZ..F8D">F8D</dfn> = <var>75</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::SystemZ::F9D" title='llvm::SystemZ::F9D' data-ref="llvm::SystemZ::F9D" data-ref-filename="llvm..SystemZ..F9D">F9D</dfn> = <var>76</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::SystemZ::F10D" title='llvm::SystemZ::F10D' data-ref="llvm::SystemZ::F10D" data-ref-filename="llvm..SystemZ..F10D">F10D</dfn> = <var>77</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::SystemZ::F11D" title='llvm::SystemZ::F11D' data-ref="llvm::SystemZ::F11D" data-ref-filename="llvm..SystemZ..F11D">F11D</dfn> = <var>78</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::SystemZ::F12D" title='llvm::SystemZ::F12D' data-ref="llvm::SystemZ::F12D" data-ref-filename="llvm..SystemZ..F12D">F12D</dfn> = <var>79</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::SystemZ::F13D" title='llvm::SystemZ::F13D' data-ref="llvm::SystemZ::F13D" data-ref-filename="llvm..SystemZ..F13D">F13D</dfn> = <var>80</var>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::SystemZ::F14D" title='llvm::SystemZ::F14D' data-ref="llvm::SystemZ::F14D" data-ref-filename="llvm..SystemZ..F14D">F14D</dfn> = <var>81</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::SystemZ::F15D" title='llvm::SystemZ::F15D' data-ref="llvm::SystemZ::F15D" data-ref-filename="llvm..SystemZ..F15D">F15D</dfn> = <var>82</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::SystemZ::F16D" title='llvm::SystemZ::F16D' data-ref="llvm::SystemZ::F16D" data-ref-filename="llvm..SystemZ..F16D">F16D</dfn> = <var>83</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::SystemZ::F17D" title='llvm::SystemZ::F17D' data-ref="llvm::SystemZ::F17D" data-ref-filename="llvm..SystemZ..F17D">F17D</dfn> = <var>84</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::SystemZ::F18D" title='llvm::SystemZ::F18D' data-ref="llvm::SystemZ::F18D" data-ref-filename="llvm..SystemZ..F18D">F18D</dfn> = <var>85</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::SystemZ::F19D" title='llvm::SystemZ::F19D' data-ref="llvm::SystemZ::F19D" data-ref-filename="llvm..SystemZ..F19D">F19D</dfn> = <var>86</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::SystemZ::F20D" title='llvm::SystemZ::F20D' data-ref="llvm::SystemZ::F20D" data-ref-filename="llvm..SystemZ..F20D">F20D</dfn> = <var>87</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::SystemZ::F21D" title='llvm::SystemZ::F21D' data-ref="llvm::SystemZ::F21D" data-ref-filename="llvm..SystemZ..F21D">F21D</dfn> = <var>88</var>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::SystemZ::F22D" title='llvm::SystemZ::F22D' data-ref="llvm::SystemZ::F22D" data-ref-filename="llvm..SystemZ..F22D">F22D</dfn> = <var>89</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::SystemZ::F23D" title='llvm::SystemZ::F23D' data-ref="llvm::SystemZ::F23D" data-ref-filename="llvm..SystemZ..F23D">F23D</dfn> = <var>90</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::SystemZ::F24D" title='llvm::SystemZ::F24D' data-ref="llvm::SystemZ::F24D" data-ref-filename="llvm..SystemZ..F24D">F24D</dfn> = <var>91</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::SystemZ::F25D" title='llvm::SystemZ::F25D' data-ref="llvm::SystemZ::F25D" data-ref-filename="llvm..SystemZ..F25D">F25D</dfn> = <var>92</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::SystemZ::F26D" title='llvm::SystemZ::F26D' data-ref="llvm::SystemZ::F26D" data-ref-filename="llvm..SystemZ..F26D">F26D</dfn> = <var>93</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::SystemZ::F27D" title='llvm::SystemZ::F27D' data-ref="llvm::SystemZ::F27D" data-ref-filename="llvm..SystemZ..F27D">F27D</dfn> = <var>94</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::SystemZ::F28D" title='llvm::SystemZ::F28D' data-ref="llvm::SystemZ::F28D" data-ref-filename="llvm..SystemZ..F28D">F28D</dfn> = <var>95</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::SystemZ::F29D" title='llvm::SystemZ::F29D' data-ref="llvm::SystemZ::F29D" data-ref-filename="llvm..SystemZ..F29D">F29D</dfn> = <var>96</var>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::SystemZ::F30D" title='llvm::SystemZ::F30D' data-ref="llvm::SystemZ::F30D" data-ref-filename="llvm..SystemZ..F30D">F30D</dfn> = <var>97</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::SystemZ::F31D" title='llvm::SystemZ::F31D' data-ref="llvm::SystemZ::F31D" data-ref-filename="llvm..SystemZ..F31D">F31D</dfn> = <var>98</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::SystemZ::F0Q" title='llvm::SystemZ::F0Q' data-ref="llvm::SystemZ::F0Q" data-ref-filename="llvm..SystemZ..F0Q">F0Q</dfn> = <var>99</var>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::SystemZ::F1Q" title='llvm::SystemZ::F1Q' data-ref="llvm::SystemZ::F1Q" data-ref-filename="llvm..SystemZ..F1Q">F1Q</dfn> = <var>100</var>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::SystemZ::F4Q" title='llvm::SystemZ::F4Q' data-ref="llvm::SystemZ::F4Q" data-ref-filename="llvm..SystemZ..F4Q">F4Q</dfn> = <var>101</var>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::SystemZ::F5Q" title='llvm::SystemZ::F5Q' data-ref="llvm::SystemZ::F5Q" data-ref-filename="llvm..SystemZ..F5Q">F5Q</dfn> = <var>102</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::SystemZ::F8Q" title='llvm::SystemZ::F8Q' data-ref="llvm::SystemZ::F8Q" data-ref-filename="llvm..SystemZ..F8Q">F8Q</dfn> = <var>103</var>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::SystemZ::F9Q" title='llvm::SystemZ::F9Q' data-ref="llvm::SystemZ::F9Q" data-ref-filename="llvm..SystemZ..F9Q">F9Q</dfn> = <var>104</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::SystemZ::F12Q" title='llvm::SystemZ::F12Q' data-ref="llvm::SystemZ::F12Q" data-ref-filename="llvm..SystemZ..F12Q">F12Q</dfn> = <var>105</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::SystemZ::F13Q" title='llvm::SystemZ::F13Q' data-ref="llvm::SystemZ::F13Q" data-ref-filename="llvm..SystemZ..F13Q">F13Q</dfn> = <var>106</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::SystemZ::F0S" title='llvm::SystemZ::F0S' data-ref="llvm::SystemZ::F0S" data-ref-filename="llvm..SystemZ..F0S">F0S</dfn> = <var>107</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::SystemZ::F1S" title='llvm::SystemZ::F1S' data-ref="llvm::SystemZ::F1S" data-ref-filename="llvm..SystemZ..F1S">F1S</dfn> = <var>108</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::SystemZ::F2S" title='llvm::SystemZ::F2S' data-ref="llvm::SystemZ::F2S" data-ref-filename="llvm..SystemZ..F2S">F2S</dfn> = <var>109</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::SystemZ::F3S" title='llvm::SystemZ::F3S' data-ref="llvm::SystemZ::F3S" data-ref-filename="llvm..SystemZ..F3S">F3S</dfn> = <var>110</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::SystemZ::F4S" title='llvm::SystemZ::F4S' data-ref="llvm::SystemZ::F4S" data-ref-filename="llvm..SystemZ..F4S">F4S</dfn> = <var>111</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::SystemZ::F5S" title='llvm::SystemZ::F5S' data-ref="llvm::SystemZ::F5S" data-ref-filename="llvm..SystemZ..F5S">F5S</dfn> = <var>112</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::SystemZ::F6S" title='llvm::SystemZ::F6S' data-ref="llvm::SystemZ::F6S" data-ref-filename="llvm..SystemZ..F6S">F6S</dfn> = <var>113</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::SystemZ::F7S" title='llvm::SystemZ::F7S' data-ref="llvm::SystemZ::F7S" data-ref-filename="llvm..SystemZ..F7S">F7S</dfn> = <var>114</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::SystemZ::F8S" title='llvm::SystemZ::F8S' data-ref="llvm::SystemZ::F8S" data-ref-filename="llvm..SystemZ..F8S">F8S</dfn> = <var>115</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::SystemZ::F9S" title='llvm::SystemZ::F9S' data-ref="llvm::SystemZ::F9S" data-ref-filename="llvm..SystemZ..F9S">F9S</dfn> = <var>116</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::SystemZ::F10S" title='llvm::SystemZ::F10S' data-ref="llvm::SystemZ::F10S" data-ref-filename="llvm..SystemZ..F10S">F10S</dfn> = <var>117</var>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::SystemZ::F11S" title='llvm::SystemZ::F11S' data-ref="llvm::SystemZ::F11S" data-ref-filename="llvm..SystemZ..F11S">F11S</dfn> = <var>118</var>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::SystemZ::F12S" title='llvm::SystemZ::F12S' data-ref="llvm::SystemZ::F12S" data-ref-filename="llvm..SystemZ..F12S">F12S</dfn> = <var>119</var>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::SystemZ::F13S" title='llvm::SystemZ::F13S' data-ref="llvm::SystemZ::F13S" data-ref-filename="llvm..SystemZ..F13S">F13S</dfn> = <var>120</var>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::SystemZ::F14S" title='llvm::SystemZ::F14S' data-ref="llvm::SystemZ::F14S" data-ref-filename="llvm..SystemZ..F14S">F14S</dfn> = <var>121</var>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::SystemZ::F15S" title='llvm::SystemZ::F15S' data-ref="llvm::SystemZ::F15S" data-ref-filename="llvm..SystemZ..F15S">F15S</dfn> = <var>122</var>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::SystemZ::F16S" title='llvm::SystemZ::F16S' data-ref="llvm::SystemZ::F16S" data-ref-filename="llvm..SystemZ..F16S">F16S</dfn> = <var>123</var>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::SystemZ::F17S" title='llvm::SystemZ::F17S' data-ref="llvm::SystemZ::F17S" data-ref-filename="llvm..SystemZ..F17S">F17S</dfn> = <var>124</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::SystemZ::F18S" title='llvm::SystemZ::F18S' data-ref="llvm::SystemZ::F18S" data-ref-filename="llvm..SystemZ..F18S">F18S</dfn> = <var>125</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::SystemZ::F19S" title='llvm::SystemZ::F19S' data-ref="llvm::SystemZ::F19S" data-ref-filename="llvm..SystemZ..F19S">F19S</dfn> = <var>126</var>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::SystemZ::F20S" title='llvm::SystemZ::F20S' data-ref="llvm::SystemZ::F20S" data-ref-filename="llvm..SystemZ..F20S">F20S</dfn> = <var>127</var>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::SystemZ::F21S" title='llvm::SystemZ::F21S' data-ref="llvm::SystemZ::F21S" data-ref-filename="llvm..SystemZ..F21S">F21S</dfn> = <var>128</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::SystemZ::F22S" title='llvm::SystemZ::F22S' data-ref="llvm::SystemZ::F22S" data-ref-filename="llvm..SystemZ..F22S">F22S</dfn> = <var>129</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::SystemZ::F23S" title='llvm::SystemZ::F23S' data-ref="llvm::SystemZ::F23S" data-ref-filename="llvm..SystemZ..F23S">F23S</dfn> = <var>130</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::SystemZ::F24S" title='llvm::SystemZ::F24S' data-ref="llvm::SystemZ::F24S" data-ref-filename="llvm..SystemZ..F24S">F24S</dfn> = <var>131</var>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::SystemZ::F25S" title='llvm::SystemZ::F25S' data-ref="llvm::SystemZ::F25S" data-ref-filename="llvm..SystemZ..F25S">F25S</dfn> = <var>132</var>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::SystemZ::F26S" title='llvm::SystemZ::F26S' data-ref="llvm::SystemZ::F26S" data-ref-filename="llvm..SystemZ..F26S">F26S</dfn> = <var>133</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::SystemZ::F27S" title='llvm::SystemZ::F27S' data-ref="llvm::SystemZ::F27S" data-ref-filename="llvm..SystemZ..F27S">F27S</dfn> = <var>134</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::SystemZ::F28S" title='llvm::SystemZ::F28S' data-ref="llvm::SystemZ::F28S" data-ref-filename="llvm..SystemZ..F28S">F28S</dfn> = <var>135</var>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::SystemZ::F29S" title='llvm::SystemZ::F29S' data-ref="llvm::SystemZ::F29S" data-ref-filename="llvm..SystemZ..F29S">F29S</dfn> = <var>136</var>,</td></tr>
<tr><th id="157">157</th><td>  <dfn class="enum" id="llvm::SystemZ::F30S" title='llvm::SystemZ::F30S' data-ref="llvm::SystemZ::F30S" data-ref-filename="llvm..SystemZ..F30S">F30S</dfn> = <var>137</var>,</td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::SystemZ::F31S" title='llvm::SystemZ::F31S' data-ref="llvm::SystemZ::F31S" data-ref-filename="llvm..SystemZ..F31S">F31S</dfn> = <var>138</var>,</td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::SystemZ::R0D" title='llvm::SystemZ::R0D' data-ref="llvm::SystemZ::R0D" data-ref-filename="llvm..SystemZ..R0D">R0D</dfn> = <var>139</var>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::SystemZ::R1D" title='llvm::SystemZ::R1D' data-ref="llvm::SystemZ::R1D" data-ref-filename="llvm..SystemZ..R1D">R1D</dfn> = <var>140</var>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="llvm::SystemZ::R2D" title='llvm::SystemZ::R2D' data-ref="llvm::SystemZ::R2D" data-ref-filename="llvm..SystemZ..R2D">R2D</dfn> = <var>141</var>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::SystemZ::R3D" title='llvm::SystemZ::R3D' data-ref="llvm::SystemZ::R3D" data-ref-filename="llvm..SystemZ..R3D">R3D</dfn> = <var>142</var>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::SystemZ::R4D" title='llvm::SystemZ::R4D' data-ref="llvm::SystemZ::R4D" data-ref-filename="llvm..SystemZ..R4D">R4D</dfn> = <var>143</var>,</td></tr>
<tr><th id="164">164</th><td>  <dfn class="enum" id="llvm::SystemZ::R5D" title='llvm::SystemZ::R5D' data-ref="llvm::SystemZ::R5D" data-ref-filename="llvm..SystemZ..R5D">R5D</dfn> = <var>144</var>,</td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::SystemZ::R6D" title='llvm::SystemZ::R6D' data-ref="llvm::SystemZ::R6D" data-ref-filename="llvm..SystemZ..R6D">R6D</dfn> = <var>145</var>,</td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="llvm::SystemZ::R7D" title='llvm::SystemZ::R7D' data-ref="llvm::SystemZ::R7D" data-ref-filename="llvm..SystemZ..R7D">R7D</dfn> = <var>146</var>,</td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::SystemZ::R8D" title='llvm::SystemZ::R8D' data-ref="llvm::SystemZ::R8D" data-ref-filename="llvm..SystemZ..R8D">R8D</dfn> = <var>147</var>,</td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::SystemZ::R9D" title='llvm::SystemZ::R9D' data-ref="llvm::SystemZ::R9D" data-ref-filename="llvm..SystemZ..R9D">R9D</dfn> = <var>148</var>,</td></tr>
<tr><th id="169">169</th><td>  <dfn class="enum" id="llvm::SystemZ::R10D" title='llvm::SystemZ::R10D' data-ref="llvm::SystemZ::R10D" data-ref-filename="llvm..SystemZ..R10D">R10D</dfn> = <var>149</var>,</td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="llvm::SystemZ::R11D" title='llvm::SystemZ::R11D' data-ref="llvm::SystemZ::R11D" data-ref-filename="llvm..SystemZ..R11D">R11D</dfn> = <var>150</var>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::SystemZ::R12D" title='llvm::SystemZ::R12D' data-ref="llvm::SystemZ::R12D" data-ref-filename="llvm..SystemZ..R12D">R12D</dfn> = <var>151</var>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="llvm::SystemZ::R13D" title='llvm::SystemZ::R13D' data-ref="llvm::SystemZ::R13D" data-ref-filename="llvm..SystemZ..R13D">R13D</dfn> = <var>152</var>,</td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::SystemZ::R14D" title='llvm::SystemZ::R14D' data-ref="llvm::SystemZ::R14D" data-ref-filename="llvm..SystemZ..R14D">R14D</dfn> = <var>153</var>,</td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::SystemZ::R15D" title='llvm::SystemZ::R15D' data-ref="llvm::SystemZ::R15D" data-ref-filename="llvm..SystemZ..R15D">R15D</dfn> = <var>154</var>,</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::SystemZ::R0H" title='llvm::SystemZ::R0H' data-ref="llvm::SystemZ::R0H" data-ref-filename="llvm..SystemZ..R0H">R0H</dfn> = <var>155</var>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::SystemZ::R1H" title='llvm::SystemZ::R1H' data-ref="llvm::SystemZ::R1H" data-ref-filename="llvm..SystemZ..R1H">R1H</dfn> = <var>156</var>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::SystemZ::R2H" title='llvm::SystemZ::R2H' data-ref="llvm::SystemZ::R2H" data-ref-filename="llvm..SystemZ..R2H">R2H</dfn> = <var>157</var>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::SystemZ::R3H" title='llvm::SystemZ::R3H' data-ref="llvm::SystemZ::R3H" data-ref-filename="llvm..SystemZ..R3H">R3H</dfn> = <var>158</var>,</td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::SystemZ::R4H" title='llvm::SystemZ::R4H' data-ref="llvm::SystemZ::R4H" data-ref-filename="llvm..SystemZ..R4H">R4H</dfn> = <var>159</var>,</td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::SystemZ::R5H" title='llvm::SystemZ::R5H' data-ref="llvm::SystemZ::R5H" data-ref-filename="llvm..SystemZ..R5H">R5H</dfn> = <var>160</var>,</td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::SystemZ::R6H" title='llvm::SystemZ::R6H' data-ref="llvm::SystemZ::R6H" data-ref-filename="llvm..SystemZ..R6H">R6H</dfn> = <var>161</var>,</td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="llvm::SystemZ::R7H" title='llvm::SystemZ::R7H' data-ref="llvm::SystemZ::R7H" data-ref-filename="llvm..SystemZ..R7H">R7H</dfn> = <var>162</var>,</td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="llvm::SystemZ::R8H" title='llvm::SystemZ::R8H' data-ref="llvm::SystemZ::R8H" data-ref-filename="llvm..SystemZ..R8H">R8H</dfn> = <var>163</var>,</td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="llvm::SystemZ::R9H" title='llvm::SystemZ::R9H' data-ref="llvm::SystemZ::R9H" data-ref-filename="llvm..SystemZ..R9H">R9H</dfn> = <var>164</var>,</td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::SystemZ::R10H" title='llvm::SystemZ::R10H' data-ref="llvm::SystemZ::R10H" data-ref-filename="llvm..SystemZ..R10H">R10H</dfn> = <var>165</var>,</td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="llvm::SystemZ::R11H" title='llvm::SystemZ::R11H' data-ref="llvm::SystemZ::R11H" data-ref-filename="llvm..SystemZ..R11H">R11H</dfn> = <var>166</var>,</td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::SystemZ::R12H" title='llvm::SystemZ::R12H' data-ref="llvm::SystemZ::R12H" data-ref-filename="llvm..SystemZ..R12H">R12H</dfn> = <var>167</var>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::SystemZ::R13H" title='llvm::SystemZ::R13H' data-ref="llvm::SystemZ::R13H" data-ref-filename="llvm..SystemZ..R13H">R13H</dfn> = <var>168</var>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="llvm::SystemZ::R14H" title='llvm::SystemZ::R14H' data-ref="llvm::SystemZ::R14H" data-ref-filename="llvm..SystemZ..R14H">R14H</dfn> = <var>169</var>,</td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="llvm::SystemZ::R15H" title='llvm::SystemZ::R15H' data-ref="llvm::SystemZ::R15H" data-ref-filename="llvm..SystemZ..R15H">R15H</dfn> = <var>170</var>,</td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="llvm::SystemZ::R0L" title='llvm::SystemZ::R0L' data-ref="llvm::SystemZ::R0L" data-ref-filename="llvm..SystemZ..R0L">R0L</dfn> = <var>171</var>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::SystemZ::R1L" title='llvm::SystemZ::R1L' data-ref="llvm::SystemZ::R1L" data-ref-filename="llvm..SystemZ..R1L">R1L</dfn> = <var>172</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::SystemZ::R2L" title='llvm::SystemZ::R2L' data-ref="llvm::SystemZ::R2L" data-ref-filename="llvm..SystemZ..R2L">R2L</dfn> = <var>173</var>,</td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::SystemZ::R3L" title='llvm::SystemZ::R3L' data-ref="llvm::SystemZ::R3L" data-ref-filename="llvm..SystemZ..R3L">R3L</dfn> = <var>174</var>,</td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::SystemZ::R4L" title='llvm::SystemZ::R4L' data-ref="llvm::SystemZ::R4L" data-ref-filename="llvm..SystemZ..R4L">R4L</dfn> = <var>175</var>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::SystemZ::R5L" title='llvm::SystemZ::R5L' data-ref="llvm::SystemZ::R5L" data-ref-filename="llvm..SystemZ..R5L">R5L</dfn> = <var>176</var>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::SystemZ::R6L" title='llvm::SystemZ::R6L' data-ref="llvm::SystemZ::R6L" data-ref-filename="llvm..SystemZ..R6L">R6L</dfn> = <var>177</var>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::SystemZ::R7L" title='llvm::SystemZ::R7L' data-ref="llvm::SystemZ::R7L" data-ref-filename="llvm..SystemZ..R7L">R7L</dfn> = <var>178</var>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::SystemZ::R8L" title='llvm::SystemZ::R8L' data-ref="llvm::SystemZ::R8L" data-ref-filename="llvm..SystemZ..R8L">R8L</dfn> = <var>179</var>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::SystemZ::R9L" title='llvm::SystemZ::R9L' data-ref="llvm::SystemZ::R9L" data-ref-filename="llvm..SystemZ..R9L">R9L</dfn> = <var>180</var>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::SystemZ::R10L" title='llvm::SystemZ::R10L' data-ref="llvm::SystemZ::R10L" data-ref-filename="llvm..SystemZ..R10L">R10L</dfn> = <var>181</var>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::SystemZ::R11L" title='llvm::SystemZ::R11L' data-ref="llvm::SystemZ::R11L" data-ref-filename="llvm..SystemZ..R11L">R11L</dfn> = <var>182</var>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::SystemZ::R12L" title='llvm::SystemZ::R12L' data-ref="llvm::SystemZ::R12L" data-ref-filename="llvm..SystemZ..R12L">R12L</dfn> = <var>183</var>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::SystemZ::R13L" title='llvm::SystemZ::R13L' data-ref="llvm::SystemZ::R13L" data-ref-filename="llvm..SystemZ..R13L">R13L</dfn> = <var>184</var>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::SystemZ::R14L" title='llvm::SystemZ::R14L' data-ref="llvm::SystemZ::R14L" data-ref-filename="llvm..SystemZ..R14L">R14L</dfn> = <var>185</var>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::SystemZ::R15L" title='llvm::SystemZ::R15L' data-ref="llvm::SystemZ::R15L" data-ref-filename="llvm..SystemZ..R15L">R15L</dfn> = <var>186</var>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::SystemZ::R0Q" title='llvm::SystemZ::R0Q' data-ref="llvm::SystemZ::R0Q" data-ref-filename="llvm..SystemZ..R0Q">R0Q</dfn> = <var>187</var>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::SystemZ::R2Q" title='llvm::SystemZ::R2Q' data-ref="llvm::SystemZ::R2Q" data-ref-filename="llvm..SystemZ..R2Q">R2Q</dfn> = <var>188</var>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::SystemZ::R4Q" title='llvm::SystemZ::R4Q' data-ref="llvm::SystemZ::R4Q" data-ref-filename="llvm..SystemZ..R4Q">R4Q</dfn> = <var>189</var>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::SystemZ::R6Q" title='llvm::SystemZ::R6Q' data-ref="llvm::SystemZ::R6Q" data-ref-filename="llvm..SystemZ..R6Q">R6Q</dfn> = <var>190</var>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::SystemZ::R8Q" title='llvm::SystemZ::R8Q' data-ref="llvm::SystemZ::R8Q" data-ref-filename="llvm..SystemZ..R8Q">R8Q</dfn> = <var>191</var>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::SystemZ::R10Q" title='llvm::SystemZ::R10Q' data-ref="llvm::SystemZ::R10Q" data-ref-filename="llvm..SystemZ..R10Q">R10Q</dfn> = <var>192</var>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::SystemZ::R12Q" title='llvm::SystemZ::R12Q' data-ref="llvm::SystemZ::R12Q" data-ref-filename="llvm..SystemZ..R12Q">R12Q</dfn> = <var>193</var>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::SystemZ::R14Q" title='llvm::SystemZ::R14Q' data-ref="llvm::SystemZ::R14Q" data-ref-filename="llvm..SystemZ..R14Q">R14Q</dfn> = <var>194</var>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::SystemZ::NUM_TARGET_REGS" title='llvm::SystemZ::NUM_TARGET_REGS' data-ref="llvm::SystemZ::NUM_TARGET_REGS" data-ref-filename="llvm..SystemZ..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 195</i></td></tr>
<tr><th id="216">216</th><td>};</td></tr>
<tr><th id="217">217</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>// Register classes</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="222">222</th><td><b>enum</b> {</td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::SystemZ::GRX32BitRegClassID" title='llvm::SystemZ::GRX32BitRegClassID' data-ref="llvm::SystemZ::GRX32BitRegClassID" data-ref-filename="llvm..SystemZ..GRX32BitRegClassID">GRX32BitRegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="224">224</th><td>  <dfn class="enum" id="llvm::SystemZ::VR32BitRegClassID" title='llvm::SystemZ::VR32BitRegClassID' data-ref="llvm::SystemZ::VR32BitRegClassID" data-ref-filename="llvm..SystemZ..VR32BitRegClassID">VR32BitRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="225">225</th><td>  <dfn class="enum" id="llvm::SystemZ::AR32BitRegClassID" title='llvm::SystemZ::AR32BitRegClassID' data-ref="llvm::SystemZ::AR32BitRegClassID" data-ref-filename="llvm..SystemZ..AR32BitRegClassID">AR32BitRegClassID</dfn> = <var>2</var>,</td></tr>
<tr><th id="226">226</th><td>  <dfn class="enum" id="llvm::SystemZ::FP32BitRegClassID" title='llvm::SystemZ::FP32BitRegClassID' data-ref="llvm::SystemZ::FP32BitRegClassID" data-ref-filename="llvm..SystemZ..FP32BitRegClassID">FP32BitRegClassID</dfn> = <var>3</var>,</td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::SystemZ::GR32BitRegClassID" title='llvm::SystemZ::GR32BitRegClassID' data-ref="llvm::SystemZ::GR32BitRegClassID" data-ref-filename="llvm..SystemZ..GR32BitRegClassID">GR32BitRegClassID</dfn> = <var>4</var>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::SystemZ::GRH32BitRegClassID" title='llvm::SystemZ::GRH32BitRegClassID' data-ref="llvm::SystemZ::GRH32BitRegClassID" data-ref-filename="llvm..SystemZ..GRH32BitRegClassID">GRH32BitRegClassID</dfn> = <var>5</var>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::SystemZ::ADDR32BitRegClassID" title='llvm::SystemZ::ADDR32BitRegClassID' data-ref="llvm::SystemZ::ADDR32BitRegClassID" data-ref-filename="llvm..SystemZ..ADDR32BitRegClassID">ADDR32BitRegClassID</dfn> = <var>6</var>,</td></tr>
<tr><th id="230">230</th><td>  <dfn class="enum" id="llvm::SystemZ::CCRRegClassID" title='llvm::SystemZ::CCRRegClassID' data-ref="llvm::SystemZ::CCRRegClassID" data-ref-filename="llvm..SystemZ..CCRRegClassID">CCRRegClassID</dfn> = <var>7</var>,</td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::SystemZ::FPCRegsRegClassID" title='llvm::SystemZ::FPCRegsRegClassID' data-ref="llvm::SystemZ::FPCRegsRegClassID" data-ref-filename="llvm..SystemZ..FPCRegsRegClassID">FPCRegsRegClassID</dfn> = <var>8</var>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::SystemZ::AnyRegBitRegClassID" title='llvm::SystemZ::AnyRegBitRegClassID' data-ref="llvm::SystemZ::AnyRegBitRegClassID" data-ref-filename="llvm..SystemZ..AnyRegBitRegClassID">AnyRegBitRegClassID</dfn> = <var>9</var>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClassID" title='llvm::SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClassID' data-ref="llvm::SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClassID" data-ref-filename="llvm..SystemZ..AnyRegBit_with_subreg_h32_in_FP32BitRegClassID">AnyRegBit_with_subreg_h32_in_FP32BitRegClassID</dfn> = <var>10</var>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::SystemZ::VR64BitRegClassID" title='llvm::SystemZ::VR64BitRegClassID' data-ref="llvm::SystemZ::VR64BitRegClassID" data-ref-filename="llvm..SystemZ..VR64BitRegClassID">VR64BitRegClassID</dfn> = <var>11</var>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::SystemZ::AnyRegBit_with_subreg_h64RegClassID" title='llvm::SystemZ::AnyRegBit_with_subreg_h64RegClassID' data-ref="llvm::SystemZ::AnyRegBit_with_subreg_h64RegClassID" data-ref-filename="llvm..SystemZ..AnyRegBit_with_subreg_h64RegClassID">AnyRegBit_with_subreg_h64RegClassID</dfn> = <var>12</var>,</td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::SystemZ::CR64BitRegClassID" title='llvm::SystemZ::CR64BitRegClassID' data-ref="llvm::SystemZ::CR64BitRegClassID" data-ref-filename="llvm..SystemZ..CR64BitRegClassID">CR64BitRegClassID</dfn> = <var>13</var>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::SystemZ::FP64BitRegClassID" title='llvm::SystemZ::FP64BitRegClassID' data-ref="llvm::SystemZ::FP64BitRegClassID" data-ref-filename="llvm..SystemZ..FP64BitRegClassID">FP64BitRegClassID</dfn> = <var>14</var>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::SystemZ::GR64BitRegClassID" title='llvm::SystemZ::GR64BitRegClassID' data-ref="llvm::SystemZ::GR64BitRegClassID" data-ref-filename="llvm..SystemZ..GR64BitRegClassID">GR64BitRegClassID</dfn> = <var>15</var>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::SystemZ::ADDR64BitRegClassID" title='llvm::SystemZ::ADDR64BitRegClassID' data-ref="llvm::SystemZ::ADDR64BitRegClassID" data-ref-filename="llvm..SystemZ..ADDR64BitRegClassID">ADDR64BitRegClassID</dfn> = <var>16</var>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::SystemZ::VR128BitRegClassID" title='llvm::SystemZ::VR128BitRegClassID' data-ref="llvm::SystemZ::VR128BitRegClassID" data-ref-filename="llvm..SystemZ..VR128BitRegClassID">VR128BitRegClassID</dfn> = <var>17</var>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::SystemZ::VF128BitRegClassID" title='llvm::SystemZ::VF128BitRegClassID' data-ref="llvm::SystemZ::VF128BitRegClassID" data-ref-filename="llvm..SystemZ..VF128BitRegClassID">VF128BitRegClassID</dfn> = <var>18</var>,</td></tr>
<tr><th id="242">242</th><td>  <dfn class="enum" id="llvm::SystemZ::FP128BitRegClassID" title='llvm::SystemZ::FP128BitRegClassID' data-ref="llvm::SystemZ::FP128BitRegClassID" data-ref-filename="llvm..SystemZ..FP128BitRegClassID">FP128BitRegClassID</dfn> = <var>19</var>,</td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="llvm::SystemZ::GR128BitRegClassID" title='llvm::SystemZ::GR128BitRegClassID' data-ref="llvm::SystemZ::GR128BitRegClassID" data-ref-filename="llvm..SystemZ..GR128BitRegClassID">GR128BitRegClassID</dfn> = <var>20</var>,</td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::SystemZ::ADDR128BitRegClassID" title='llvm::SystemZ::ADDR128BitRegClassID' data-ref="llvm::SystemZ::ADDR128BitRegClassID" data-ref-filename="llvm..SystemZ..ADDR128BitRegClassID">ADDR128BitRegClassID</dfn> = <var>21</var>,</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="253">253</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="254">254</th><td>  <dfn class="enum" id="llvm::SystemZ::NoSubRegister" title='llvm::SystemZ::NoSubRegister' data-ref="llvm::SystemZ::NoSubRegister" data-ref-filename="llvm..SystemZ..NoSubRegister">NoSubRegister</dfn>,</td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_h32" title='llvm::SystemZ::subreg_h32' data-ref="llvm::SystemZ::subreg_h32" data-ref-filename="llvm..SystemZ..subreg_h32">subreg_h32</dfn>,	<i>// 1</i></td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_h64" title='llvm::SystemZ::subreg_h64' data-ref="llvm::SystemZ::subreg_h64" data-ref-filename="llvm..SystemZ..subreg_h64">subreg_h64</dfn>,	<i>// 2</i></td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_hh32" title='llvm::SystemZ::subreg_hh32' data-ref="llvm::SystemZ::subreg_hh32" data-ref-filename="llvm..SystemZ..subreg_hh32">subreg_hh32</dfn>,	<i>// 3</i></td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_hl32" title='llvm::SystemZ::subreg_hl32' data-ref="llvm::SystemZ::subreg_hl32" data-ref-filename="llvm..SystemZ..subreg_hl32">subreg_hl32</dfn>,	<i>// 4</i></td></tr>
<tr><th id="259">259</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_l32" title='llvm::SystemZ::subreg_l32' data-ref="llvm::SystemZ::subreg_l32" data-ref-filename="llvm..SystemZ..subreg_l32">subreg_l32</dfn>,	<i>// 5</i></td></tr>
<tr><th id="260">260</th><td>  <dfn class="enum" id="llvm::SystemZ::subreg_l64" title='llvm::SystemZ::subreg_l64' data-ref="llvm::SystemZ::subreg_l64" data-ref-filename="llvm..SystemZ..subreg_l64">subreg_l64</dfn>,	<i>// 6</i></td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::SystemZ::NUM_TARGET_SUBREGS" title='llvm::SystemZ::NUM_TARGET_SUBREGS' data-ref="llvm::SystemZ::NUM_TARGET_SUBREGS" data-ref-filename="llvm..SystemZ..NUM_TARGET_SUBREGS">NUM_TARGET_SUBREGS</dfn></td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="266">266</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="267">267</th><td><b>enum</b> <dfn class="type def" id="llvm::SystemZ::RegisterPressureSets" title='llvm::SystemZ::RegisterPressureSets' data-ref="llvm::SystemZ::RegisterPressureSets" data-ref-filename="llvm..SystemZ..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::SystemZ::FP32Bit" title='llvm::SystemZ::FP32Bit' data-ref="llvm::SystemZ::FP32Bit" data-ref-filename="llvm..SystemZ..FP32Bit">FP32Bit</dfn> = <var>0</var>,</td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::SystemZ::GR32Bit" title='llvm::SystemZ::GR32Bit' data-ref="llvm::SystemZ::GR32Bit" data-ref-filename="llvm..SystemZ..GR32Bit">GR32Bit</dfn> = <var>1</var>,</td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::SystemZ::GRH32Bit" title='llvm::SystemZ::GRH32Bit' data-ref="llvm::SystemZ::GRH32Bit" data-ref-filename="llvm..SystemZ..GRH32Bit">GRH32Bit</dfn> = <var>2</var>,</td></tr>
<tr><th id="271">271</th><td>  <dfn class="enum" id="llvm::SystemZ::GRX32Bit" title='llvm::SystemZ::GRX32Bit' data-ref="llvm::SystemZ::GRX32Bit" data-ref-filename="llvm..SystemZ..GRX32Bit">GRX32Bit</dfn> = <var>3</var>,</td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::SystemZ::VR32Bit" title='llvm::SystemZ::VR32Bit' data-ref="llvm::SystemZ::VR32Bit" data-ref-filename="llvm..SystemZ..VR32Bit">VR32Bit</dfn> = <var>4</var>,</td></tr>
<tr><th id="273">273</th><td>};</td></tr>
<tr><th id="274">274</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="281">281</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="282">282</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="283">283</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="284">284</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="285">285</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="286">286</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#<span data-ppcond="289">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="290">290</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><b>extern</b> <em>const</em> MCPhysReg SystemZRegDiffLists[] = {</td></tr>
<tr><th id="295">295</th><td>  <i>/* 0 */</i> <var>64854</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="296">296</th><td>  <i>/* 5 */</i> <var>65324</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="297">297</th><td>  <i>/* 8 */</i> <var>65471</var>, <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="298">298</th><td>  <i>/* 11 */</i> <var>65473</var>, <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="299">299</th><td>  <i>/* 14 */</i> <var>65475</var>, <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="300">300</th><td>  <i>/* 17 */</i> <var>65477</var>, <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="301">301</th><td>  <i>/* 20 */</i> <var>32</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="302">302</th><td>  <i>/* 23 */</i> <var>65506</var>, <var>40</var>, <var>65494</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="303">303</th><td>  <i>/* 28 */</i> <var>65508</var>, <var>40</var>, <var>65494</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="304">304</th><td>  <i>/* 33 */</i> <var>65510</var>, <var>40</var>, <var>65494</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="305">305</th><td>  <i>/* 38 */</i> <var>65512</var>, <var>40</var>, <var>65494</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="306">306</th><td>  <i>/* 43 */</i> <var>65504</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="307">307</th><td>  <i>/* 46 */</i> <var>65520</var>, <var>40</var>, <var>0</var>,</td></tr>
<tr><th id="308">308</th><td>  <i>/* 49 */</i> <var>65504</var>, <var>41</var>, <var>0</var>,</td></tr>
<tr><th id="309">309</th><td>  <i>/* 52 */</i> <var>65520</var>, <var>41</var>, <var>0</var>,</td></tr>
<tr><th id="310">310</th><td>  <i>/* 55 */</i> <var>65504</var>, <var>42</var>, <var>0</var>,</td></tr>
<tr><th id="311">311</th><td>  <i>/* 58 */</i> <var>65520</var>, <var>42</var>, <var>0</var>,</td></tr>
<tr><th id="312">312</th><td>  <i>/* 61 */</i> <var>65504</var>, <var>43</var>, <var>0</var>,</td></tr>
<tr><th id="313">313</th><td>  <i>/* 64 */</i> <var>65520</var>, <var>43</var>, <var>0</var>,</td></tr>
<tr><th id="314">314</th><td>  <i>/* 67 */</i> <var>65504</var>, <var>44</var>, <var>0</var>,</td></tr>
<tr><th id="315">315</th><td>  <i>/* 70 */</i> <var>65520</var>, <var>44</var>, <var>0</var>,</td></tr>
<tr><th id="316">316</th><td>  <i>/* 73 */</i> <var>65504</var>, <var>45</var>, <var>0</var>,</td></tr>
<tr><th id="317">317</th><td>  <i>/* 76 */</i> <var>65520</var>, <var>45</var>, <var>0</var>,</td></tr>
<tr><th id="318">318</th><td>  <i>/* 79 */</i> <var>65504</var>, <var>46</var>, <var>0</var>,</td></tr>
<tr><th id="319">319</th><td>  <i>/* 82 */</i> <var>65520</var>, <var>46</var>, <var>0</var>,</td></tr>
<tr><th id="320">320</th><td>  <i>/* 85 */</i> <var>65504</var>, <var>47</var>, <var>0</var>,</td></tr>
<tr><th id="321">321</th><td>  <i>/* 88 */</i> <var>65520</var>, <var>47</var>, <var>0</var>,</td></tr>
<tr><th id="322">322</th><td>  <i>/* 91 */</i> <var>65504</var>, <var>48</var>, <var>0</var>,</td></tr>
<tr><th id="323">323</th><td>  <i>/* 94 */</i> <var>65520</var>, <var>48</var>, <var>0</var>,</td></tr>
<tr><th id="324">324</th><td>  <i>/* 97 */</i> <var>65496</var>, <var>65504</var>, <var>56</var>, <var>0</var>,</td></tr>
<tr><th id="325">325</th><td>  <i>/* 101 */</i> <var>65496</var>, <var>65504</var>, <var>58</var>, <var>0</var>,</td></tr>
<tr><th id="326">326</th><td>  <i>/* 105 */</i> <var>65496</var>, <var>65504</var>, <var>60</var>, <var>0</var>,</td></tr>
<tr><th id="327">327</th><td>  <i>/* 109 */</i> <var>65496</var>, <var>65504</var>, <var>62</var>, <var>0</var>,</td></tr>
<tr><th id="328">328</th><td>  <i>/* 113 */</i> <var>65496</var>, <var>65504</var>, <var>64</var>, <var>0</var>,</td></tr>
<tr><th id="329">329</th><td>  <i>/* 117 */</i> <var>65260</var>, <var>0</var>,</td></tr>
<tr><th id="330">330</th><td>  <i>/* 119 */</i> <var>65293</var>, <var>0</var>,</td></tr>
<tr><th id="331">331</th><td>  <i>/* 121 */</i> <var>65463</var>, <var>0</var>,</td></tr>
<tr><th id="332">332</th><td>  <i>/* 123 */</i> <var>65503</var>, <var>0</var>,</td></tr>
<tr><th id="333">333</th><td>  <i>/* 125 */</i> <var>65496</var>, <var>65504</var>, <var>0</var>,</td></tr>
<tr><th id="334">334</th><td>  <i>/* 128 */</i> <var>65489</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="335">335</th><td>  <i>/* 135 */</i> <var>65490</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="336">336</th><td>  <i>/* 142 */</i> <var>65491</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="337">337</th><td>  <i>/* 149 */</i> <var>65492</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="338">338</th><td>  <i>/* 156 */</i> <var>65493</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="339">339</th><td>  <i>/* 163 */</i> <var>65494</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="340">340</th><td>  <i>/* 170 */</i> <var>65495</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="341">341</th><td>  <i>/* 177 */</i> <var>65496</var>, <var>32</var>, <var>65520</var>, <var>65519</var>, <var>32</var>, <var>65520</var>, <var>0</var>,</td></tr>
<tr><th id="342">342</th><td>  <i>/* 184 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="343">343</th><td>};</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><b>extern</b> <em>const</em> LaneBitmask SystemZLaneMaskLists[] = {</td></tr>
<tr><th id="346">346</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="347">347</th><td>  <i>/* 2 */</i> LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="348">348</th><td>  <i>/* 5 */</i> LaneBitmask(<var>0x0000000000000004</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000008</var>), LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="349">349</th><td>};</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><b>extern</b> <em>const</em> uint16_t SystemZSubRegIdxLists[] = {</td></tr>
<tr><th id="352">352</th><td>  <i>/* 0 */</i> <var>2</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="353">353</th><td>  <i>/* 3 */</i> <var>5</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="354">354</th><td>  <i>/* 6 */</i> <var>6</var>, <var>1</var>, <var>2</var>, <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="355">355</th><td>  <i>/* 11 */</i> <var>6</var>, <var>5</var>, <var>1</var>, <var>2</var>, <var>4</var>, <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="356">356</th><td>};</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits SystemZSubRegIdxRanges[] = {</td></tr>
<tr><th id="359">359</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="360">360</th><td>  { <var>32</var>, <var>32</var> },	<i>// subreg_h32</i></td></tr>
<tr><th id="361">361</th><td>  { <var>64</var>, <var>64</var> },	<i>// subreg_h64</i></td></tr>
<tr><th id="362">362</th><td>  { <var>96</var>, <var>32</var> },	<i>// subreg_hh32</i></td></tr>
<tr><th id="363">363</th><td>  { <var>64</var>, <var>32</var> },	<i>// subreg_hl32</i></td></tr>
<tr><th id="364">364</th><td>  { <var>0</var>, <var>32</var> },	<i>// subreg_l32</i></td></tr>
<tr><th id="365">365</th><td>  { <var>0</var>, <var>64</var> },	<i>// subreg_l64</i></td></tr>
<tr><th id="366">366</th><td>};</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="370">370</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="371">371</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="372">372</th><td><u>#endif</u></td></tr>
<tr><th id="373">373</th><td><b>extern</b> <em>const</em> <em>char</em> SystemZRegStrings[] = {</td></tr>
<tr><th id="374">374</th><td>  <i>/* 0 */</i> <q>"A10\0"</q></td></tr>
<tr><th id="375">375</th><td>  <i>/* 4 */</i> <q>"C10\0"</q></td></tr>
<tr><th id="376">376</th><td>  <i>/* 8 */</i> <q>"V10\0"</q></td></tr>
<tr><th id="377">377</th><td>  <i>/* 12 */</i> <q>"V20\0"</q></td></tr>
<tr><th id="378">378</th><td>  <i>/* 16 */</i> <q>"V30\0"</q></td></tr>
<tr><th id="379">379</th><td>  <i>/* 20 */</i> <q>"A0\0"</q></td></tr>
<tr><th id="380">380</th><td>  <i>/* 23 */</i> <q>"C0\0"</q></td></tr>
<tr><th id="381">381</th><td>  <i>/* 26 */</i> <q>"V0\0"</q></td></tr>
<tr><th id="382">382</th><td>  <i>/* 29 */</i> <q>"A11\0"</q></td></tr>
<tr><th id="383">383</th><td>  <i>/* 33 */</i> <q>"C11\0"</q></td></tr>
<tr><th id="384">384</th><td>  <i>/* 37 */</i> <q>"V11\0"</q></td></tr>
<tr><th id="385">385</th><td>  <i>/* 41 */</i> <q>"V21\0"</q></td></tr>
<tr><th id="386">386</th><td>  <i>/* 45 */</i> <q>"V31\0"</q></td></tr>
<tr><th id="387">387</th><td>  <i>/* 49 */</i> <q>"A1\0"</q></td></tr>
<tr><th id="388">388</th><td>  <i>/* 52 */</i> <q>"C1\0"</q></td></tr>
<tr><th id="389">389</th><td>  <i>/* 55 */</i> <q>"V1\0"</q></td></tr>
<tr><th id="390">390</th><td>  <i>/* 58 */</i> <q>"A12\0"</q></td></tr>
<tr><th id="391">391</th><td>  <i>/* 62 */</i> <q>"C12\0"</q></td></tr>
<tr><th id="392">392</th><td>  <i>/* 66 */</i> <q>"V12\0"</q></td></tr>
<tr><th id="393">393</th><td>  <i>/* 70 */</i> <q>"V22\0"</q></td></tr>
<tr><th id="394">394</th><td>  <i>/* 74 */</i> <q>"A2\0"</q></td></tr>
<tr><th id="395">395</th><td>  <i>/* 77 */</i> <q>"C2\0"</q></td></tr>
<tr><th id="396">396</th><td>  <i>/* 80 */</i> <q>"V2\0"</q></td></tr>
<tr><th id="397">397</th><td>  <i>/* 83 */</i> <q>"A13\0"</q></td></tr>
<tr><th id="398">398</th><td>  <i>/* 87 */</i> <q>"C13\0"</q></td></tr>
<tr><th id="399">399</th><td>  <i>/* 91 */</i> <q>"V13\0"</q></td></tr>
<tr><th id="400">400</th><td>  <i>/* 95 */</i> <q>"V23\0"</q></td></tr>
<tr><th id="401">401</th><td>  <i>/* 99 */</i> <q>"A3\0"</q></td></tr>
<tr><th id="402">402</th><td>  <i>/* 102 */</i> <q>"C3\0"</q></td></tr>
<tr><th id="403">403</th><td>  <i>/* 105 */</i> <q>"V3\0"</q></td></tr>
<tr><th id="404">404</th><td>  <i>/* 108 */</i> <q>"A14\0"</q></td></tr>
<tr><th id="405">405</th><td>  <i>/* 112 */</i> <q>"C14\0"</q></td></tr>
<tr><th id="406">406</th><td>  <i>/* 116 */</i> <q>"V14\0"</q></td></tr>
<tr><th id="407">407</th><td>  <i>/* 120 */</i> <q>"V24\0"</q></td></tr>
<tr><th id="408">408</th><td>  <i>/* 124 */</i> <q>"A4\0"</q></td></tr>
<tr><th id="409">409</th><td>  <i>/* 127 */</i> <q>"C4\0"</q></td></tr>
<tr><th id="410">410</th><td>  <i>/* 130 */</i> <q>"V4\0"</q></td></tr>
<tr><th id="411">411</th><td>  <i>/* 133 */</i> <q>"A15\0"</q></td></tr>
<tr><th id="412">412</th><td>  <i>/* 137 */</i> <q>"C15\0"</q></td></tr>
<tr><th id="413">413</th><td>  <i>/* 141 */</i> <q>"V15\0"</q></td></tr>
<tr><th id="414">414</th><td>  <i>/* 145 */</i> <q>"V25\0"</q></td></tr>
<tr><th id="415">415</th><td>  <i>/* 149 */</i> <q>"A5\0"</q></td></tr>
<tr><th id="416">416</th><td>  <i>/* 152 */</i> <q>"C5\0"</q></td></tr>
<tr><th id="417">417</th><td>  <i>/* 155 */</i> <q>"V5\0"</q></td></tr>
<tr><th id="418">418</th><td>  <i>/* 158 */</i> <q>"V16\0"</q></td></tr>
<tr><th id="419">419</th><td>  <i>/* 162 */</i> <q>"V26\0"</q></td></tr>
<tr><th id="420">420</th><td>  <i>/* 166 */</i> <q>"A6\0"</q></td></tr>
<tr><th id="421">421</th><td>  <i>/* 169 */</i> <q>"C6\0"</q></td></tr>
<tr><th id="422">422</th><td>  <i>/* 172 */</i> <q>"V6\0"</q></td></tr>
<tr><th id="423">423</th><td>  <i>/* 175 */</i> <q>"V17\0"</q></td></tr>
<tr><th id="424">424</th><td>  <i>/* 179 */</i> <q>"V27\0"</q></td></tr>
<tr><th id="425">425</th><td>  <i>/* 183 */</i> <q>"A7\0"</q></td></tr>
<tr><th id="426">426</th><td>  <i>/* 186 */</i> <q>"C7\0"</q></td></tr>
<tr><th id="427">427</th><td>  <i>/* 189 */</i> <q>"V7\0"</q></td></tr>
<tr><th id="428">428</th><td>  <i>/* 192 */</i> <q>"V18\0"</q></td></tr>
<tr><th id="429">429</th><td>  <i>/* 196 */</i> <q>"V28\0"</q></td></tr>
<tr><th id="430">430</th><td>  <i>/* 200 */</i> <q>"A8\0"</q></td></tr>
<tr><th id="431">431</th><td>  <i>/* 203 */</i> <q>"C8\0"</q></td></tr>
<tr><th id="432">432</th><td>  <i>/* 206 */</i> <q>"V8\0"</q></td></tr>
<tr><th id="433">433</th><td>  <i>/* 209 */</i> <q>"V19\0"</q></td></tr>
<tr><th id="434">434</th><td>  <i>/* 213 */</i> <q>"V29\0"</q></td></tr>
<tr><th id="435">435</th><td>  <i>/* 217 */</i> <q>"A9\0"</q></td></tr>
<tr><th id="436">436</th><td>  <i>/* 220 */</i> <q>"C9\0"</q></td></tr>
<tr><th id="437">437</th><td>  <i>/* 223 */</i> <q>"V9\0"</q></td></tr>
<tr><th id="438">438</th><td>  <i>/* 226 */</i> <q>"CC\0"</q></td></tr>
<tr><th id="439">439</th><td>  <i>/* 229 */</i> <q>"FPC\0"</q></td></tr>
<tr><th id="440">440</th><td>  <i>/* 233 */</i> <q>"F10D\0"</q></td></tr>
<tr><th id="441">441</th><td>  <i>/* 238 */</i> <q>"R10D\0"</q></td></tr>
<tr><th id="442">442</th><td>  <i>/* 243 */</i> <q>"F20D\0"</q></td></tr>
<tr><th id="443">443</th><td>  <i>/* 248 */</i> <q>"F30D\0"</q></td></tr>
<tr><th id="444">444</th><td>  <i>/* 253 */</i> <q>"F0D\0"</q></td></tr>
<tr><th id="445">445</th><td>  <i>/* 257 */</i> <q>"R0D\0"</q></td></tr>
<tr><th id="446">446</th><td>  <i>/* 261 */</i> <q>"F11D\0"</q></td></tr>
<tr><th id="447">447</th><td>  <i>/* 266 */</i> <q>"R11D\0"</q></td></tr>
<tr><th id="448">448</th><td>  <i>/* 271 */</i> <q>"F21D\0"</q></td></tr>
<tr><th id="449">449</th><td>  <i>/* 276 */</i> <q>"F31D\0"</q></td></tr>
<tr><th id="450">450</th><td>  <i>/* 281 */</i> <q>"F1D\0"</q></td></tr>
<tr><th id="451">451</th><td>  <i>/* 285 */</i> <q>"R1D\0"</q></td></tr>
<tr><th id="452">452</th><td>  <i>/* 289 */</i> <q>"F12D\0"</q></td></tr>
<tr><th id="453">453</th><td>  <i>/* 294 */</i> <q>"R12D\0"</q></td></tr>
<tr><th id="454">454</th><td>  <i>/* 299 */</i> <q>"F22D\0"</q></td></tr>
<tr><th id="455">455</th><td>  <i>/* 304 */</i> <q>"F2D\0"</q></td></tr>
<tr><th id="456">456</th><td>  <i>/* 308 */</i> <q>"R2D\0"</q></td></tr>
<tr><th id="457">457</th><td>  <i>/* 312 */</i> <q>"F13D\0"</q></td></tr>
<tr><th id="458">458</th><td>  <i>/* 317 */</i> <q>"R13D\0"</q></td></tr>
<tr><th id="459">459</th><td>  <i>/* 322 */</i> <q>"F23D\0"</q></td></tr>
<tr><th id="460">460</th><td>  <i>/* 327 */</i> <q>"F3D\0"</q></td></tr>
<tr><th id="461">461</th><td>  <i>/* 331 */</i> <q>"R3D\0"</q></td></tr>
<tr><th id="462">462</th><td>  <i>/* 335 */</i> <q>"F14D\0"</q></td></tr>
<tr><th id="463">463</th><td>  <i>/* 340 */</i> <q>"R14D\0"</q></td></tr>
<tr><th id="464">464</th><td>  <i>/* 345 */</i> <q>"F24D\0"</q></td></tr>
<tr><th id="465">465</th><td>  <i>/* 350 */</i> <q>"F4D\0"</q></td></tr>
<tr><th id="466">466</th><td>  <i>/* 354 */</i> <q>"R4D\0"</q></td></tr>
<tr><th id="467">467</th><td>  <i>/* 358 */</i> <q>"F15D\0"</q></td></tr>
<tr><th id="468">468</th><td>  <i>/* 363 */</i> <q>"R15D\0"</q></td></tr>
<tr><th id="469">469</th><td>  <i>/* 368 */</i> <q>"F25D\0"</q></td></tr>
<tr><th id="470">470</th><td>  <i>/* 373 */</i> <q>"F5D\0"</q></td></tr>
<tr><th id="471">471</th><td>  <i>/* 377 */</i> <q>"R5D\0"</q></td></tr>
<tr><th id="472">472</th><td>  <i>/* 381 */</i> <q>"F16D\0"</q></td></tr>
<tr><th id="473">473</th><td>  <i>/* 386 */</i> <q>"F26D\0"</q></td></tr>
<tr><th id="474">474</th><td>  <i>/* 391 */</i> <q>"F6D\0"</q></td></tr>
<tr><th id="475">475</th><td>  <i>/* 395 */</i> <q>"R6D\0"</q></td></tr>
<tr><th id="476">476</th><td>  <i>/* 399 */</i> <q>"F17D\0"</q></td></tr>
<tr><th id="477">477</th><td>  <i>/* 404 */</i> <q>"F27D\0"</q></td></tr>
<tr><th id="478">478</th><td>  <i>/* 409 */</i> <q>"F7D\0"</q></td></tr>
<tr><th id="479">479</th><td>  <i>/* 413 */</i> <q>"R7D\0"</q></td></tr>
<tr><th id="480">480</th><td>  <i>/* 417 */</i> <q>"F18D\0"</q></td></tr>
<tr><th id="481">481</th><td>  <i>/* 422 */</i> <q>"F28D\0"</q></td></tr>
<tr><th id="482">482</th><td>  <i>/* 427 */</i> <q>"F8D\0"</q></td></tr>
<tr><th id="483">483</th><td>  <i>/* 431 */</i> <q>"R8D\0"</q></td></tr>
<tr><th id="484">484</th><td>  <i>/* 435 */</i> <q>"F19D\0"</q></td></tr>
<tr><th id="485">485</th><td>  <i>/* 440 */</i> <q>"F29D\0"</q></td></tr>
<tr><th id="486">486</th><td>  <i>/* 445 */</i> <q>"F9D\0"</q></td></tr>
<tr><th id="487">487</th><td>  <i>/* 449 */</i> <q>"R9D\0"</q></td></tr>
<tr><th id="488">488</th><td>  <i>/* 453 */</i> <q>"R10H\0"</q></td></tr>
<tr><th id="489">489</th><td>  <i>/* 458 */</i> <q>"R0H\0"</q></td></tr>
<tr><th id="490">490</th><td>  <i>/* 462 */</i> <q>"R11H\0"</q></td></tr>
<tr><th id="491">491</th><td>  <i>/* 467 */</i> <q>"R1H\0"</q></td></tr>
<tr><th id="492">492</th><td>  <i>/* 471 */</i> <q>"R12H\0"</q></td></tr>
<tr><th id="493">493</th><td>  <i>/* 476 */</i> <q>"R2H\0"</q></td></tr>
<tr><th id="494">494</th><td>  <i>/* 480 */</i> <q>"R13H\0"</q></td></tr>
<tr><th id="495">495</th><td>  <i>/* 485 */</i> <q>"R3H\0"</q></td></tr>
<tr><th id="496">496</th><td>  <i>/* 489 */</i> <q>"R14H\0"</q></td></tr>
<tr><th id="497">497</th><td>  <i>/* 494 */</i> <q>"R4H\0"</q></td></tr>
<tr><th id="498">498</th><td>  <i>/* 498 */</i> <q>"R15H\0"</q></td></tr>
<tr><th id="499">499</th><td>  <i>/* 503 */</i> <q>"R5H\0"</q></td></tr>
<tr><th id="500">500</th><td>  <i>/* 507 */</i> <q>"R6H\0"</q></td></tr>
<tr><th id="501">501</th><td>  <i>/* 511 */</i> <q>"R7H\0"</q></td></tr>
<tr><th id="502">502</th><td>  <i>/* 515 */</i> <q>"R8H\0"</q></td></tr>
<tr><th id="503">503</th><td>  <i>/* 519 */</i> <q>"R9H\0"</q></td></tr>
<tr><th id="504">504</th><td>  <i>/* 523 */</i> <q>"R10L\0"</q></td></tr>
<tr><th id="505">505</th><td>  <i>/* 528 */</i> <q>"R0L\0"</q></td></tr>
<tr><th id="506">506</th><td>  <i>/* 532 */</i> <q>"R11L\0"</q></td></tr>
<tr><th id="507">507</th><td>  <i>/* 537 */</i> <q>"R1L\0"</q></td></tr>
<tr><th id="508">508</th><td>  <i>/* 541 */</i> <q>"R12L\0"</q></td></tr>
<tr><th id="509">509</th><td>  <i>/* 546 */</i> <q>"R2L\0"</q></td></tr>
<tr><th id="510">510</th><td>  <i>/* 550 */</i> <q>"R13L\0"</q></td></tr>
<tr><th id="511">511</th><td>  <i>/* 555 */</i> <q>"R3L\0"</q></td></tr>
<tr><th id="512">512</th><td>  <i>/* 559 */</i> <q>"R14L\0"</q></td></tr>
<tr><th id="513">513</th><td>  <i>/* 564 */</i> <q>"R4L\0"</q></td></tr>
<tr><th id="514">514</th><td>  <i>/* 568 */</i> <q>"R15L\0"</q></td></tr>
<tr><th id="515">515</th><td>  <i>/* 573 */</i> <q>"R5L\0"</q></td></tr>
<tr><th id="516">516</th><td>  <i>/* 577 */</i> <q>"R6L\0"</q></td></tr>
<tr><th id="517">517</th><td>  <i>/* 581 */</i> <q>"R7L\0"</q></td></tr>
<tr><th id="518">518</th><td>  <i>/* 585 */</i> <q>"R8L\0"</q></td></tr>
<tr><th id="519">519</th><td>  <i>/* 589 */</i> <q>"R9L\0"</q></td></tr>
<tr><th id="520">520</th><td>  <i>/* 593 */</i> <q>"R10Q\0"</q></td></tr>
<tr><th id="521">521</th><td>  <i>/* 598 */</i> <q>"F0Q\0"</q></td></tr>
<tr><th id="522">522</th><td>  <i>/* 602 */</i> <q>"R0Q\0"</q></td></tr>
<tr><th id="523">523</th><td>  <i>/* 606 */</i> <q>"F1Q\0"</q></td></tr>
<tr><th id="524">524</th><td>  <i>/* 610 */</i> <q>"F12Q\0"</q></td></tr>
<tr><th id="525">525</th><td>  <i>/* 615 */</i> <q>"R12Q\0"</q></td></tr>
<tr><th id="526">526</th><td>  <i>/* 620 */</i> <q>"R2Q\0"</q></td></tr>
<tr><th id="527">527</th><td>  <i>/* 624 */</i> <q>"F13Q\0"</q></td></tr>
<tr><th id="528">528</th><td>  <i>/* 629 */</i> <q>"R14Q\0"</q></td></tr>
<tr><th id="529">529</th><td>  <i>/* 634 */</i> <q>"F4Q\0"</q></td></tr>
<tr><th id="530">530</th><td>  <i>/* 638 */</i> <q>"R4Q\0"</q></td></tr>
<tr><th id="531">531</th><td>  <i>/* 642 */</i> <q>"F5Q\0"</q></td></tr>
<tr><th id="532">532</th><td>  <i>/* 646 */</i> <q>"R6Q\0"</q></td></tr>
<tr><th id="533">533</th><td>  <i>/* 650 */</i> <q>"F8Q\0"</q></td></tr>
<tr><th id="534">534</th><td>  <i>/* 654 */</i> <q>"R8Q\0"</q></td></tr>
<tr><th id="535">535</th><td>  <i>/* 658 */</i> <q>"F9Q\0"</q></td></tr>
<tr><th id="536">536</th><td>  <i>/* 662 */</i> <q>"F10S\0"</q></td></tr>
<tr><th id="537">537</th><td>  <i>/* 667 */</i> <q>"F20S\0"</q></td></tr>
<tr><th id="538">538</th><td>  <i>/* 672 */</i> <q>"F30S\0"</q></td></tr>
<tr><th id="539">539</th><td>  <i>/* 677 */</i> <q>"F0S\0"</q></td></tr>
<tr><th id="540">540</th><td>  <i>/* 681 */</i> <q>"F11S\0"</q></td></tr>
<tr><th id="541">541</th><td>  <i>/* 686 */</i> <q>"F21S\0"</q></td></tr>
<tr><th id="542">542</th><td>  <i>/* 691 */</i> <q>"F31S\0"</q></td></tr>
<tr><th id="543">543</th><td>  <i>/* 696 */</i> <q>"F1S\0"</q></td></tr>
<tr><th id="544">544</th><td>  <i>/* 700 */</i> <q>"F12S\0"</q></td></tr>
<tr><th id="545">545</th><td>  <i>/* 705 */</i> <q>"F22S\0"</q></td></tr>
<tr><th id="546">546</th><td>  <i>/* 710 */</i> <q>"F2S\0"</q></td></tr>
<tr><th id="547">547</th><td>  <i>/* 714 */</i> <q>"F13S\0"</q></td></tr>
<tr><th id="548">548</th><td>  <i>/* 719 */</i> <q>"F23S\0"</q></td></tr>
<tr><th id="549">549</th><td>  <i>/* 724 */</i> <q>"F3S\0"</q></td></tr>
<tr><th id="550">550</th><td>  <i>/* 728 */</i> <q>"F14S\0"</q></td></tr>
<tr><th id="551">551</th><td>  <i>/* 733 */</i> <q>"F24S\0"</q></td></tr>
<tr><th id="552">552</th><td>  <i>/* 738 */</i> <q>"F4S\0"</q></td></tr>
<tr><th id="553">553</th><td>  <i>/* 742 */</i> <q>"F15S\0"</q></td></tr>
<tr><th id="554">554</th><td>  <i>/* 747 */</i> <q>"F25S\0"</q></td></tr>
<tr><th id="555">555</th><td>  <i>/* 752 */</i> <q>"F5S\0"</q></td></tr>
<tr><th id="556">556</th><td>  <i>/* 756 */</i> <q>"F16S\0"</q></td></tr>
<tr><th id="557">557</th><td>  <i>/* 761 */</i> <q>"F26S\0"</q></td></tr>
<tr><th id="558">558</th><td>  <i>/* 766 */</i> <q>"F6S\0"</q></td></tr>
<tr><th id="559">559</th><td>  <i>/* 770 */</i> <q>"F17S\0"</q></td></tr>
<tr><th id="560">560</th><td>  <i>/* 775 */</i> <q>"F27S\0"</q></td></tr>
<tr><th id="561">561</th><td>  <i>/* 780 */</i> <q>"F7S\0"</q></td></tr>
<tr><th id="562">562</th><td>  <i>/* 784 */</i> <q>"F18S\0"</q></td></tr>
<tr><th id="563">563</th><td>  <i>/* 789 */</i> <q>"F28S\0"</q></td></tr>
<tr><th id="564">564</th><td>  <i>/* 794 */</i> <q>"F8S\0"</q></td></tr>
<tr><th id="565">565</th><td>  <i>/* 798 */</i> <q>"F19S\0"</q></td></tr>
<tr><th id="566">566</th><td>  <i>/* 803 */</i> <q>"F29S\0"</q></td></tr>
<tr><th id="567">567</th><td>  <i>/* 808 */</i> <q>"F9S\0"</q></td></tr>
<tr><th id="568">568</th><td>};</td></tr>
<tr><th id="569">569</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="570">570</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="571">571</th><td><u>#endif</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><b>extern</b> <em>const</em> MCRegisterDesc SystemZRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="574">574</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="575">575</th><td>  { <var>226</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="576">576</th><td>  { <var>229</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="577">577</th><td>  { <var>20</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="578">578</th><td>  { <var>49</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="579">579</th><td>  { <var>74</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="580">580</th><td>  { <var>99</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="581">581</th><td>  { <var>124</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="582">582</th><td>  { <var>149</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="583">583</th><td>  { <var>166</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="584">584</th><td>  { <var>183</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="585">585</th><td>  { <var>200</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="586">586</th><td>  { <var>217</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="587">587</th><td>  { <var>0</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="588">588</th><td>  { <var>29</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="589">589</th><td>  { <var>58</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="590">590</th><td>  { <var>83</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="591">591</th><td>  { <var>108</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="592">592</th><td>  { <var>133</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="593">593</th><td>  { <var>23</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="594">594</th><td>  { <var>52</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="595">595</th><td>  { <var>77</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="596">596</th><td>  { <var>102</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="597">597</th><td>  { <var>127</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="598">598</th><td>  { <var>152</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="599">599</th><td>  { <var>169</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="600">600</th><td>  { <var>186</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="601">601</th><td>  { <var>203</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="602">602</th><td>  { <var>220</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="603">603</th><td>  { <var>4</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="604">604</th><td>  { <var>33</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="605">605</th><td>  { <var>62</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="606">606</th><td>  { <var>87</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="607">607</th><td>  { <var>112</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="608">608</th><td>  { <var>137</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>2945</var>, <var>0</var> },</td></tr>
<tr><th id="609">609</th><td>  { <var>26</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="610">610</th><td>  { <var>55</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="611">611</th><td>  { <var>80</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="612">612</th><td>  { <var>105</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="613">613</th><td>  { <var>130</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="614">614</th><td>  { <var>155</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="615">615</th><td>  { <var>172</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="616">616</th><td>  { <var>189</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="617">617</th><td>  { <var>206</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="618">618</th><td>  { <var>223</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="619">619</th><td>  { <var>8</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="620">620</th><td>  { <var>37</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="621">621</th><td>  { <var>66</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="622">622</th><td>  { <var>91</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="623">623</th><td>  { <var>116</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="624">624</th><td>  { <var>141</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="625">625</th><td>  { <var>158</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="626">626</th><td>  { <var>175</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="627">627</th><td>  { <var>192</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="628">628</th><td>  { <var>209</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="629">629</th><td>  { <var>12</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="630">630</th><td>  { <var>41</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="631">631</th><td>  { <var>70</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="632">632</th><td>  { <var>95</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="633">633</th><td>  { <var>120</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="634">634</th><td>  { <var>145</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="635">635</th><td>  { <var>162</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="636">636</th><td>  { <var>179</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="637">637</th><td>  { <var>196</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="638">638</th><td>  { <var>213</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="639">639</th><td>  { <var>16</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="640">640</th><td>  { <var>45</var>, <var>20</var>, <var>4</var>, <var>0</var>, <var>2945</var>, <var>3</var> },</td></tr>
<tr><th id="641">641</th><td>  { <var>253</var>, <var>21</var>, <var>114</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="642">642</th><td>  { <var>281</var>, <var>21</var>, <var>114</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="643">643</th><td>  { <var>304</var>, <var>21</var>, <var>110</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="644">644</th><td>  { <var>327</var>, <var>21</var>, <var>110</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="645">645</th><td>  { <var>350</var>, <var>21</var>, <var>110</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="646">646</th><td>  { <var>373</var>, <var>21</var>, <var>110</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="647">647</th><td>  { <var>391</var>, <var>21</var>, <var>106</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="648">648</th><td>  { <var>409</var>, <var>21</var>, <var>106</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="649">649</th><td>  { <var>427</var>, <var>21</var>, <var>106</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="650">650</th><td>  { <var>445</var>, <var>21</var>, <var>106</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="651">651</th><td>  { <var>233</var>, <var>21</var>, <var>102</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="652">652</th><td>  { <var>261</var>, <var>21</var>, <var>102</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="653">653</th><td>  { <var>289</var>, <var>21</var>, <var>102</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="654">654</th><td>  { <var>312</var>, <var>21</var>, <var>102</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="655">655</th><td>  { <var>335</var>, <var>21</var>, <var>98</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="656">656</th><td>  { <var>358</var>, <var>21</var>, <var>98</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="657">657</th><td>  { <var>381</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="658">658</th><td>  { <var>399</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="659">659</th><td>  { <var>417</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="660">660</th><td>  { <var>435</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="661">661</th><td>  { <var>243</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="662">662</th><td>  { <var>271</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="663">663</th><td>  { <var>299</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="664">664</th><td>  { <var>322</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="665">665</th><td>  { <var>345</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="666">666</th><td>  { <var>368</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="667">667</th><td>  { <var>386</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="668">668</th><td>  { <var>404</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="669">669</th><td>  { <var>422</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="670">670</th><td>  { <var>440</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="671">671</th><td>  { <var>248</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="672">672</th><td>  { <var>276</var>, <var>21</var>, <var>126</var>, <var>1</var>, <var>1969</var>, <var>3</var> },</td></tr>
<tr><th id="673">673</th><td>  { <var>598</var>, <var>23</var>, <var>4</var>, <var>6</var>, <var>129</var>, <var>2</var> },</td></tr>
<tr><th id="674">674</th><td>  { <var>606</var>, <var>23</var>, <var>4</var>, <var>6</var>, <var>129</var>, <var>2</var> },</td></tr>
<tr><th id="675">675</th><td>  { <var>634</var>, <var>28</var>, <var>4</var>, <var>6</var>, <var>177</var>, <var>2</var> },</td></tr>
<tr><th id="676">676</th><td>  { <var>642</var>, <var>28</var>, <var>4</var>, <var>6</var>, <var>177</var>, <var>2</var> },</td></tr>
<tr><th id="677">677</th><td>  { <var>650</var>, <var>33</var>, <var>4</var>, <var>6</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="678">678</th><td>  { <var>658</var>, <var>33</var>, <var>4</var>, <var>6</var>, <var>225</var>, <var>2</var> },</td></tr>
<tr><th id="679">679</th><td>  { <var>610</var>, <var>38</var>, <var>4</var>, <var>6</var>, <var>273</var>, <var>2</var> },</td></tr>
<tr><th id="680">680</th><td>  { <var>624</var>, <var>38</var>, <var>4</var>, <var>6</var>, <var>273</var>, <var>2</var> },</td></tr>
<tr><th id="681">681</th><td>  { <var>677</var>, <var>4</var>, <var>113</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="682">682</th><td>  { <var>696</var>, <var>4</var>, <var>113</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="683">683</th><td>  { <var>710</var>, <var>4</var>, <var>109</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="684">684</th><td>  { <var>724</var>, <var>4</var>, <var>109</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="685">685</th><td>  { <var>738</var>, <var>4</var>, <var>109</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="686">686</th><td>  { <var>752</var>, <var>4</var>, <var>109</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="687">687</th><td>  { <var>766</var>, <var>4</var>, <var>105</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="688">688</th><td>  { <var>780</var>, <var>4</var>, <var>105</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="689">689</th><td>  { <var>794</var>, <var>4</var>, <var>105</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="690">690</th><td>  { <var>808</var>, <var>4</var>, <var>105</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="691">691</th><td>  { <var>662</var>, <var>4</var>, <var>101</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="692">692</th><td>  { <var>681</var>, <var>4</var>, <var>101</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="693">693</th><td>  { <var>700</var>, <var>4</var>, <var>101</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="694">694</th><td>  { <var>714</var>, <var>4</var>, <var>101</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="695">695</th><td>  { <var>728</var>, <var>4</var>, <var>97</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="696">696</th><td>  { <var>742</var>, <var>4</var>, <var>97</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="697">697</th><td>  { <var>756</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="698">698</th><td>  { <var>770</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="699">699</th><td>  { <var>784</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="700">700</th><td>  { <var>798</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="701">701</th><td>  { <var>667</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="702">702</th><td>  { <var>686</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="703">703</th><td>  { <var>705</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="704">704</th><td>  { <var>719</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="705">705</th><td>  { <var>733</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="706">706</th><td>  { <var>747</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="707">707</th><td>  { <var>761</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="708">708</th><td>  { <var>775</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="709">709</th><td>  { <var>789</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="710">710</th><td>  { <var>803</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="711">711</th><td>  { <var>672</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="712">712</th><td>  { <var>691</var>, <var>4</var>, <var>125</var>, <var>2</var>, <var>1937</var>, <var>0</var> },</td></tr>
<tr><th id="713">713</th><td>  { <var>257</var>, <var>132</var>, <var>92</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="714">714</th><td>  { <var>285</var>, <var>132</var>, <var>86</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="715">715</th><td>  { <var>308</var>, <var>132</var>, <var>86</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="716">716</th><td>  { <var>331</var>, <var>132</var>, <var>80</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="717">717</th><td>  { <var>354</var>, <var>132</var>, <var>80</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="718">718</th><td>  { <var>377</var>, <var>132</var>, <var>74</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="719">719</th><td>  { <var>395</var>, <var>132</var>, <var>74</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="720">720</th><td>  { <var>413</var>, <var>132</var>, <var>68</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="721">721</th><td>  { <var>431</var>, <var>132</var>, <var>68</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="722">722</th><td>  { <var>449</var>, <var>132</var>, <var>62</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="723">723</th><td>  { <var>238</var>, <var>132</var>, <var>62</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="724">724</th><td>  { <var>266</var>, <var>132</var>, <var>56</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="725">725</th><td>  { <var>294</var>, <var>132</var>, <var>56</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="726">726</th><td>  { <var>317</var>, <var>132</var>, <var>50</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="727">727</th><td>  { <var>340</var>, <var>132</var>, <var>50</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="728">728</th><td>  { <var>363</var>, <var>132</var>, <var>21</var>, <var>3</var>, <var>82</var>, <var>7</var> },</td></tr>
<tr><th id="729">729</th><td>  { <var>458</var>, <var>4</var>, <var>94</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="730">730</th><td>  { <var>467</var>, <var>4</var>, <var>88</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="731">731</th><td>  { <var>476</var>, <var>4</var>, <var>88</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="732">732</th><td>  { <var>485</var>, <var>4</var>, <var>82</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="733">733</th><td>  { <var>494</var>, <var>4</var>, <var>82</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="734">734</th><td>  { <var>503</var>, <var>4</var>, <var>76</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="735">735</th><td>  { <var>507</var>, <var>4</var>, <var>76</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="736">736</th><td>  { <var>511</var>, <var>4</var>, <var>70</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="737">737</th><td>  { <var>515</var>, <var>4</var>, <var>70</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="738">738</th><td>  { <var>519</var>, <var>4</var>, <var>64</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="739">739</th><td>  { <var>453</var>, <var>4</var>, <var>64</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="740">740</th><td>  { <var>462</var>, <var>4</var>, <var>58</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="741">741</th><td>  { <var>471</var>, <var>4</var>, <var>58</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="742">742</th><td>  { <var>480</var>, <var>4</var>, <var>52</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="743">743</th><td>  { <var>489</var>, <var>4</var>, <var>52</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="744">744</th><td>  { <var>498</var>, <var>4</var>, <var>46</var>, <var>2</var>, <var>1906</var>, <var>0</var> },</td></tr>
<tr><th id="745">745</th><td>  { <var>528</var>, <var>4</var>, <var>91</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="746">746</th><td>  { <var>537</var>, <var>4</var>, <var>85</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="747">747</th><td>  { <var>546</var>, <var>4</var>, <var>85</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="748">748</th><td>  { <var>555</var>, <var>4</var>, <var>79</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="749">749</th><td>  { <var>564</var>, <var>4</var>, <var>79</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="750">750</th><td>  { <var>573</var>, <var>4</var>, <var>73</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="751">751</th><td>  { <var>577</var>, <var>4</var>, <var>73</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="752">752</th><td>  { <var>581</var>, <var>4</var>, <var>67</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="753">753</th><td>  { <var>585</var>, <var>4</var>, <var>67</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="754">754</th><td>  { <var>589</var>, <var>4</var>, <var>61</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="755">755</th><td>  { <var>523</var>, <var>4</var>, <var>61</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="756">756</th><td>  { <var>532</var>, <var>4</var>, <var>55</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="757">757</th><td>  { <var>541</var>, <var>4</var>, <var>55</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="758">758</th><td>  { <var>550</var>, <var>4</var>, <var>49</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="759">759</th><td>  { <var>559</var>, <var>4</var>, <var>49</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="760">760</th><td>  { <var>568</var>, <var>4</var>, <var>43</var>, <var>2</var>, <var>1874</var>, <var>0</var> },</td></tr>
<tr><th id="761">761</th><td>  { <var>602</var>, <var>128</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="762">762</th><td>  { <var>620</var>, <var>135</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="763">763</th><td>  { <var>638</var>, <var>142</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="764">764</th><td>  { <var>646</var>, <var>149</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="765">765</th><td>  { <var>654</var>, <var>156</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="766">766</th><td>  { <var>593</var>, <var>163</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="767">767</th><td>  { <var>615</var>, <var>170</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="768">768</th><td>  { <var>629</var>, <var>177</var>, <var>4</var>, <var>11</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="769">769</th><td>};</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><b>extern</b> <em>const</em> MCPhysReg SystemZRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="772">772</th><td>  { SystemZ::CC },</td></tr>
<tr><th id="773">773</th><td>  { SystemZ::FPC },</td></tr>
<tr><th id="774">774</th><td>  { SystemZ::A0 },</td></tr>
<tr><th id="775">775</th><td>  { SystemZ::A1 },</td></tr>
<tr><th id="776">776</th><td>  { SystemZ::A2 },</td></tr>
<tr><th id="777">777</th><td>  { SystemZ::A3 },</td></tr>
<tr><th id="778">778</th><td>  { SystemZ::A4 },</td></tr>
<tr><th id="779">779</th><td>  { SystemZ::A5 },</td></tr>
<tr><th id="780">780</th><td>  { SystemZ::A6 },</td></tr>
<tr><th id="781">781</th><td>  { SystemZ::A7 },</td></tr>
<tr><th id="782">782</th><td>  { SystemZ::A8 },</td></tr>
<tr><th id="783">783</th><td>  { SystemZ::A9 },</td></tr>
<tr><th id="784">784</th><td>  { SystemZ::A10 },</td></tr>
<tr><th id="785">785</th><td>  { SystemZ::A11 },</td></tr>
<tr><th id="786">786</th><td>  { SystemZ::A12 },</td></tr>
<tr><th id="787">787</th><td>  { SystemZ::A13 },</td></tr>
<tr><th id="788">788</th><td>  { SystemZ::A14 },</td></tr>
<tr><th id="789">789</th><td>  { SystemZ::A15 },</td></tr>
<tr><th id="790">790</th><td>  { SystemZ::C0 },</td></tr>
<tr><th id="791">791</th><td>  { SystemZ::C1 },</td></tr>
<tr><th id="792">792</th><td>  { SystemZ::C2 },</td></tr>
<tr><th id="793">793</th><td>  { SystemZ::C3 },</td></tr>
<tr><th id="794">794</th><td>  { SystemZ::C4 },</td></tr>
<tr><th id="795">795</th><td>  { SystemZ::C5 },</td></tr>
<tr><th id="796">796</th><td>  { SystemZ::C6 },</td></tr>
<tr><th id="797">797</th><td>  { SystemZ::C7 },</td></tr>
<tr><th id="798">798</th><td>  { SystemZ::C8 },</td></tr>
<tr><th id="799">799</th><td>  { SystemZ::C9 },</td></tr>
<tr><th id="800">800</th><td>  { SystemZ::C10 },</td></tr>
<tr><th id="801">801</th><td>  { SystemZ::C11 },</td></tr>
<tr><th id="802">802</th><td>  { SystemZ::C12 },</td></tr>
<tr><th id="803">803</th><td>  { SystemZ::C13 },</td></tr>
<tr><th id="804">804</th><td>  { SystemZ::C14 },</td></tr>
<tr><th id="805">805</th><td>  { SystemZ::C15 },</td></tr>
<tr><th id="806">806</th><td>  { SystemZ::F0S },</td></tr>
<tr><th id="807">807</th><td>  { SystemZ::F1S },</td></tr>
<tr><th id="808">808</th><td>  { SystemZ::F2S },</td></tr>
<tr><th id="809">809</th><td>  { SystemZ::F3S },</td></tr>
<tr><th id="810">810</th><td>  { SystemZ::F4S },</td></tr>
<tr><th id="811">811</th><td>  { SystemZ::F5S },</td></tr>
<tr><th id="812">812</th><td>  { SystemZ::F6S },</td></tr>
<tr><th id="813">813</th><td>  { SystemZ::F7S },</td></tr>
<tr><th id="814">814</th><td>  { SystemZ::F8S },</td></tr>
<tr><th id="815">815</th><td>  { SystemZ::F9S },</td></tr>
<tr><th id="816">816</th><td>  { SystemZ::F10S },</td></tr>
<tr><th id="817">817</th><td>  { SystemZ::F11S },</td></tr>
<tr><th id="818">818</th><td>  { SystemZ::F12S },</td></tr>
<tr><th id="819">819</th><td>  { SystemZ::F13S },</td></tr>
<tr><th id="820">820</th><td>  { SystemZ::F14S },</td></tr>
<tr><th id="821">821</th><td>  { SystemZ::F15S },</td></tr>
<tr><th id="822">822</th><td>  { SystemZ::F16S },</td></tr>
<tr><th id="823">823</th><td>  { SystemZ::F17S },</td></tr>
<tr><th id="824">824</th><td>  { SystemZ::F18S },</td></tr>
<tr><th id="825">825</th><td>  { SystemZ::F19S },</td></tr>
<tr><th id="826">826</th><td>  { SystemZ::F20S },</td></tr>
<tr><th id="827">827</th><td>  { SystemZ::F21S },</td></tr>
<tr><th id="828">828</th><td>  { SystemZ::F22S },</td></tr>
<tr><th id="829">829</th><td>  { SystemZ::F23S },</td></tr>
<tr><th id="830">830</th><td>  { SystemZ::F24S },</td></tr>
<tr><th id="831">831</th><td>  { SystemZ::F25S },</td></tr>
<tr><th id="832">832</th><td>  { SystemZ::F26S },</td></tr>
<tr><th id="833">833</th><td>  { SystemZ::F27S },</td></tr>
<tr><th id="834">834</th><td>  { SystemZ::F28S },</td></tr>
<tr><th id="835">835</th><td>  { SystemZ::F29S },</td></tr>
<tr><th id="836">836</th><td>  { SystemZ::F30S },</td></tr>
<tr><th id="837">837</th><td>  { SystemZ::F31S },</td></tr>
<tr><th id="838">838</th><td>  { SystemZ::R0L },</td></tr>
<tr><th id="839">839</th><td>  { SystemZ::R0H },</td></tr>
<tr><th id="840">840</th><td>  { SystemZ::R1L },</td></tr>
<tr><th id="841">841</th><td>  { SystemZ::R1H },</td></tr>
<tr><th id="842">842</th><td>  { SystemZ::R2L },</td></tr>
<tr><th id="843">843</th><td>  { SystemZ::R2H },</td></tr>
<tr><th id="844">844</th><td>  { SystemZ::R3L },</td></tr>
<tr><th id="845">845</th><td>  { SystemZ::R3H },</td></tr>
<tr><th id="846">846</th><td>  { SystemZ::R4L },</td></tr>
<tr><th id="847">847</th><td>  { SystemZ::R4H },</td></tr>
<tr><th id="848">848</th><td>  { SystemZ::R5L },</td></tr>
<tr><th id="849">849</th><td>  { SystemZ::R5H },</td></tr>
<tr><th id="850">850</th><td>  { SystemZ::R6L },</td></tr>
<tr><th id="851">851</th><td>  { SystemZ::R6H },</td></tr>
<tr><th id="852">852</th><td>  { SystemZ::R7L },</td></tr>
<tr><th id="853">853</th><td>  { SystemZ::R7H },</td></tr>
<tr><th id="854">854</th><td>  { SystemZ::R8L },</td></tr>
<tr><th id="855">855</th><td>  { SystemZ::R8H },</td></tr>
<tr><th id="856">856</th><td>  { SystemZ::R9L },</td></tr>
<tr><th id="857">857</th><td>  { SystemZ::R9H },</td></tr>
<tr><th id="858">858</th><td>  { SystemZ::R10L },</td></tr>
<tr><th id="859">859</th><td>  { SystemZ::R10H },</td></tr>
<tr><th id="860">860</th><td>  { SystemZ::R11L },</td></tr>
<tr><th id="861">861</th><td>  { SystemZ::R11H },</td></tr>
<tr><th id="862">862</th><td>  { SystemZ::R12L },</td></tr>
<tr><th id="863">863</th><td>  { SystemZ::R12H },</td></tr>
<tr><th id="864">864</th><td>  { SystemZ::R13L },</td></tr>
<tr><th id="865">865</th><td>  { SystemZ::R13H },</td></tr>
<tr><th id="866">866</th><td>  { SystemZ::R14L },</td></tr>
<tr><th id="867">867</th><td>  { SystemZ::R14H },</td></tr>
<tr><th id="868">868</th><td>  { SystemZ::R15L },</td></tr>
<tr><th id="869">869</th><td>  { SystemZ::R15H },</td></tr>
<tr><th id="870">870</th><td>};</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="873">873</th><td>  <i>// GRX32Bit Register Class...</i></td></tr>
<tr><th id="874">874</th><td>  <em>const</em> MCPhysReg GRX32Bit[] = {</td></tr>
<tr><th id="875">875</th><td>    SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L, SystemZ::R4L, SystemZ::R5L, SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H, SystemZ::R4H, SystemZ::R5H, SystemZ::R15L, SystemZ::R15H, SystemZ::R14L, SystemZ::R14H, SystemZ::R13L, SystemZ::R13H, SystemZ::R12L, SystemZ::R12H, SystemZ::R11L, SystemZ::R11H, SystemZ::R10L, SystemZ::R10H, SystemZ::R9L, SystemZ::R9H, SystemZ::R8L, SystemZ::R8H, SystemZ::R7L, SystemZ::R7H, SystemZ::R6L, SystemZ::R6H, </td></tr>
<tr><th id="876">876</th><td>  };</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <i>// GRX32Bit Bit set.</i></td></tr>
<tr><th id="879">879</th><td>  <em>const</em> uint8_t GRX32BitBits[] = {</td></tr>
<tr><th id="880">880</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="881">881</th><td>  };</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <i>// VR32Bit Register Class...</i></td></tr>
<tr><th id="884">884</th><td>  <em>const</em> MCPhysReg VR32Bit[] = {</td></tr>
<tr><th id="885">885</th><td>    SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S, SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S, SystemZ::F16S, SystemZ::F17S, SystemZ::F18S, SystemZ::F19S, SystemZ::F20S, SystemZ::F21S, SystemZ::F22S, SystemZ::F23S, SystemZ::F24S, SystemZ::F25S, SystemZ::F26S, SystemZ::F27S, SystemZ::F28S, SystemZ::F29S, SystemZ::F30S, SystemZ::F31S, SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S, SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S, </td></tr>
<tr><th id="886">886</th><td>  };</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i>// VR32Bit Bit set.</i></td></tr>
<tr><th id="889">889</th><td>  <em>const</em> uint8_t VR32BitBits[] = {</td></tr>
<tr><th id="890">890</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="891">891</th><td>  };</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <i>// AR32Bit Register Class...</i></td></tr>
<tr><th id="894">894</th><td>  <em>const</em> MCPhysReg AR32Bit[] = {</td></tr>
<tr><th id="895">895</th><td>    SystemZ::A0, SystemZ::A1, SystemZ::A2, SystemZ::A3, SystemZ::A4, SystemZ::A5, SystemZ::A6, SystemZ::A7, SystemZ::A8, SystemZ::A9, SystemZ::A10, SystemZ::A11, SystemZ::A12, SystemZ::A13, SystemZ::A14, SystemZ::A15, </td></tr>
<tr><th id="896">896</th><td>  };</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <i>// AR32Bit Bit set.</i></td></tr>
<tr><th id="899">899</th><td>  <em>const</em> uint8_t AR32BitBits[] = {</td></tr>
<tr><th id="900">900</th><td>    <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="901">901</th><td>  };</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <i>// FP32Bit Register Class...</i></td></tr>
<tr><th id="904">904</th><td>  <em>const</em> MCPhysReg FP32Bit[] = {</td></tr>
<tr><th id="905">905</th><td>    SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S, SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S, SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S, SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S, </td></tr>
<tr><th id="906">906</th><td>  };</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <i>// FP32Bit Bit set.</i></td></tr>
<tr><th id="909">909</th><td>  <em>const</em> uint8_t FP32BitBits[] = {</td></tr>
<tr><th id="910">910</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="911">911</th><td>  };</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <i>// GR32Bit Register Class...</i></td></tr>
<tr><th id="914">914</th><td>  <em>const</em> MCPhysReg GR32Bit[] = {</td></tr>
<tr><th id="915">915</th><td>    SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L, SystemZ::R4L, SystemZ::R5L, SystemZ::R15L, SystemZ::R14L, SystemZ::R13L, SystemZ::R12L, SystemZ::R11L, SystemZ::R10L, SystemZ::R9L, SystemZ::R8L, SystemZ::R7L, SystemZ::R6L, </td></tr>
<tr><th id="916">916</th><td>  };</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i>// GR32Bit Bit set.</i></td></tr>
<tr><th id="919">919</th><td>  <em>const</em> uint8_t GR32BitBits[] = {</td></tr>
<tr><th id="920">920</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="921">921</th><td>  };</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <i>// GRH32Bit Register Class...</i></td></tr>
<tr><th id="924">924</th><td>  <em>const</em> MCPhysReg GRH32Bit[] = {</td></tr>
<tr><th id="925">925</th><td>    SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H, SystemZ::R4H, SystemZ::R5H, SystemZ::R15H, SystemZ::R14H, SystemZ::R13H, SystemZ::R12H, SystemZ::R11H, SystemZ::R10H, SystemZ::R9H, SystemZ::R8H, SystemZ::R7H, SystemZ::R6H, </td></tr>
<tr><th id="926">926</th><td>  };</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <i>// GRH32Bit Bit set.</i></td></tr>
<tr><th id="929">929</th><td>  <em>const</em> uint8_t GRH32BitBits[] = {</td></tr>
<tr><th id="930">930</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="931">931</th><td>  };</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i>// ADDR32Bit Register Class...</i></td></tr>
<tr><th id="934">934</th><td>  <em>const</em> MCPhysReg ADDR32Bit[] = {</td></tr>
<tr><th id="935">935</th><td>    SystemZ::R1L, SystemZ::R2L, SystemZ::R3L, SystemZ::R4L, SystemZ::R5L, SystemZ::R15L, SystemZ::R14L, SystemZ::R13L, SystemZ::R12L, SystemZ::R11L, SystemZ::R10L, SystemZ::R9L, SystemZ::R8L, SystemZ::R7L, SystemZ::R6L, </td></tr>
<tr><th id="936">936</th><td>  };</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <i>// ADDR32Bit Bit set.</i></td></tr>
<tr><th id="939">939</th><td>  <em>const</em> uint8_t ADDR32BitBits[] = {</td></tr>
<tr><th id="940">940</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="941">941</th><td>  };</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <i>// CCR Register Class...</i></td></tr>
<tr><th id="944">944</th><td>  <em>const</em> MCPhysReg CCR[] = {</td></tr>
<tr><th id="945">945</th><td>    SystemZ::CC, </td></tr>
<tr><th id="946">946</th><td>  };</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <i>// CCR Bit set.</i></td></tr>
<tr><th id="949">949</th><td>  <em>const</em> uint8_t CCRBits[] = {</td></tr>
<tr><th id="950">950</th><td>    <var>0x02</var>, </td></tr>
<tr><th id="951">951</th><td>  };</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <i>// FPCRegs Register Class...</i></td></tr>
<tr><th id="954">954</th><td>  <em>const</em> MCPhysReg FPCRegs[] = {</td></tr>
<tr><th id="955">955</th><td>    SystemZ::FPC, </td></tr>
<tr><th id="956">956</th><td>  };</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <i>// FPCRegs Bit set.</i></td></tr>
<tr><th id="959">959</th><td>  <em>const</em> uint8_t FPCRegsBits[] = {</td></tr>
<tr><th id="960">960</th><td>    <var>0x04</var>, </td></tr>
<tr><th id="961">961</th><td>  };</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <i>// AnyRegBit Register Class...</i></td></tr>
<tr><th id="964">964</th><td>  <em>const</em> MCPhysReg AnyRegBit[] = {</td></tr>
<tr><th id="965">965</th><td>    SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D, SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D, SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D, SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, </td></tr>
<tr><th id="966">966</th><td>  };</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <i>// AnyRegBit Bit set.</i></td></tr>
<tr><th id="969">969</th><td>  <em>const</em> uint8_t AnyRegBitBits[] = {</td></tr>
<tr><th id="970">970</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="971">971</th><td>  };</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// AnyRegBit_with_subreg_h32_in_FP32Bit Register Class...</i></td></tr>
<tr><th id="974">974</th><td>  <em>const</em> MCPhysReg AnyRegBit_with_subreg_h32_in_FP32Bit[] = {</td></tr>
<tr><th id="975">975</th><td>    SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, </td></tr>
<tr><th id="976">976</th><td>  };</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <i>// AnyRegBit_with_subreg_h32_in_FP32Bit Bit set.</i></td></tr>
<tr><th id="979">979</th><td>  <em>const</em> uint8_t AnyRegBit_with_subreg_h32_in_FP32BitBits[] = {</td></tr>
<tr><th id="980">980</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="981">981</th><td>  };</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i>// VR64Bit Register Class...</i></td></tr>
<tr><th id="984">984</th><td>  <em>const</em> MCPhysReg VR64Bit[] = {</td></tr>
<tr><th id="985">985</th><td>    SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F16D, SystemZ::F17D, SystemZ::F18D, SystemZ::F19D, SystemZ::F20D, SystemZ::F21D, SystemZ::F22D, SystemZ::F23D, SystemZ::F24D, SystemZ::F25D, SystemZ::F26D, SystemZ::F27D, SystemZ::F28D, SystemZ::F29D, SystemZ::F30D, SystemZ::F31D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, </td></tr>
<tr><th id="986">986</th><td>  };</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <i>// VR64Bit Bit set.</i></td></tr>
<tr><th id="989">989</th><td>  <em>const</em> uint8_t VR64BitBits[] = {</td></tr>
<tr><th id="990">990</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="991">991</th><td>  };</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <i>// AnyRegBit_with_subreg_h64 Register Class...</i></td></tr>
<tr><th id="994">994</th><td>  <em>const</em> MCPhysReg AnyRegBit_with_subreg_h64[] = {</td></tr>
<tr><th id="995">995</th><td>    SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, </td></tr>
<tr><th id="996">996</th><td>  };</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <i>// AnyRegBit_with_subreg_h64 Bit set.</i></td></tr>
<tr><th id="999">999</th><td>  <em>const</em> uint8_t AnyRegBit_with_subreg_h64Bits[] = {</td></tr>
<tr><th id="1000">1000</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1001">1001</th><td>  };</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <i>// CR64Bit Register Class...</i></td></tr>
<tr><th id="1004">1004</th><td>  <em>const</em> MCPhysReg CR64Bit[] = {</td></tr>
<tr><th id="1005">1005</th><td>    SystemZ::C0, SystemZ::C1, SystemZ::C2, SystemZ::C3, SystemZ::C4, SystemZ::C5, SystemZ::C6, SystemZ::C7, SystemZ::C8, SystemZ::C9, SystemZ::C10, SystemZ::C11, SystemZ::C12, SystemZ::C13, SystemZ::C14, SystemZ::C15, </td></tr>
<tr><th id="1006">1006</th><td>  };</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <i>// CR64Bit Bit set.</i></td></tr>
<tr><th id="1009">1009</th><td>  <em>const</em> uint8_t CR64BitBits[] = {</td></tr>
<tr><th id="1010">1010</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1011">1011</th><td>  };</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <i>// FP64Bit Register Class...</i></td></tr>
<tr><th id="1014">1014</th><td>  <em>const</em> MCPhysReg FP64Bit[] = {</td></tr>
<tr><th id="1015">1015</th><td>    SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, </td></tr>
<tr><th id="1016">1016</th><td>  };</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// FP64Bit Bit set.</i></td></tr>
<tr><th id="1019">1019</th><td>  <em>const</em> uint8_t FP64BitBits[] = {</td></tr>
<tr><th id="1020">1020</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1021">1021</th><td>  };</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <i>// GR64Bit Register Class...</i></td></tr>
<tr><th id="1024">1024</th><td>  <em>const</em> MCPhysReg GR64Bit[] = {</td></tr>
<tr><th id="1025">1025</th><td>    SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R15D, SystemZ::R14D, SystemZ::R13D, SystemZ::R12D, SystemZ::R11D, SystemZ::R10D, SystemZ::R9D, SystemZ::R8D, SystemZ::R7D, SystemZ::R6D, </td></tr>
<tr><th id="1026">1026</th><td>  };</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <i>// GR64Bit Bit set.</i></td></tr>
<tr><th id="1029">1029</th><td>  <em>const</em> uint8_t GR64BitBits[] = {</td></tr>
<tr><th id="1030">1030</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1031">1031</th><td>  };</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <i>// ADDR64Bit Register Class...</i></td></tr>
<tr><th id="1034">1034</th><td>  <em>const</em> MCPhysReg ADDR64Bit[] = {</td></tr>
<tr><th id="1035">1035</th><td>    SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R15D, SystemZ::R14D, SystemZ::R13D, SystemZ::R12D, SystemZ::R11D, SystemZ::R10D, SystemZ::R9D, SystemZ::R8D, SystemZ::R7D, SystemZ::R6D, </td></tr>
<tr><th id="1036">1036</th><td>  };</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <i>// ADDR64Bit Bit set.</i></td></tr>
<tr><th id="1039">1039</th><td>  <em>const</em> uint8_t ADDR64BitBits[] = {</td></tr>
<tr><th id="1040">1040</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1041">1041</th><td>  };</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <i>// VR128Bit Register Class...</i></td></tr>
<tr><th id="1044">1044</th><td>  <em>const</em> MCPhysReg VR128Bit[] = {</td></tr>
<tr><th id="1045">1045</th><td>    SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V16, SystemZ::V17, SystemZ::V18, SystemZ::V19, SystemZ::V20, SystemZ::V21, SystemZ::V22, SystemZ::V23, SystemZ::V24, SystemZ::V25, SystemZ::V26, SystemZ::V27, SystemZ::V28, SystemZ::V29, SystemZ::V30, SystemZ::V31, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, </td></tr>
<tr><th id="1046">1046</th><td>  };</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <i>// VR128Bit Bit set.</i></td></tr>
<tr><th id="1049">1049</th><td>  <em>const</em> uint8_t VR128BitBits[] = {</td></tr>
<tr><th id="1050">1050</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1051">1051</th><td>  };</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <i>// VF128Bit Register Class...</i></td></tr>
<tr><th id="1054">1054</th><td>  <em>const</em> MCPhysReg VF128Bit[] = {</td></tr>
<tr><th id="1055">1055</th><td>    SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, </td></tr>
<tr><th id="1056">1056</th><td>  };</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <i>// VF128Bit Bit set.</i></td></tr>
<tr><th id="1059">1059</th><td>  <em>const</em> uint8_t VF128BitBits[] = {</td></tr>
<tr><th id="1060">1060</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1061">1061</th><td>  };</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <i>// FP128Bit Register Class...</i></td></tr>
<tr><th id="1064">1064</th><td>  <em>const</em> MCPhysReg FP128Bit[] = {</td></tr>
<tr><th id="1065">1065</th><td>    SystemZ::F0Q, SystemZ::F1Q, SystemZ::F4Q, SystemZ::F5Q, SystemZ::F8Q, SystemZ::F9Q, SystemZ::F12Q, SystemZ::F13Q, </td></tr>
<tr><th id="1066">1066</th><td>  };</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <i>// FP128Bit Bit set.</i></td></tr>
<tr><th id="1069">1069</th><td>  <em>const</em> uint8_t FP128BitBits[] = {</td></tr>
<tr><th id="1070">1070</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x07</var>, </td></tr>
<tr><th id="1071">1071</th><td>  };</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <i>// GR128Bit Register Class...</i></td></tr>
<tr><th id="1074">1074</th><td>  <em>const</em> MCPhysReg GR128Bit[] = {</td></tr>
<tr><th id="1075">1075</th><td>    SystemZ::R0Q, SystemZ::R2Q, SystemZ::R4Q, SystemZ::R12Q, SystemZ::R10Q, SystemZ::R8Q, SystemZ::R6Q, SystemZ::R14Q, </td></tr>
<tr><th id="1076">1076</th><td>  };</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <i>// GR128Bit Bit set.</i></td></tr>
<tr><th id="1079">1079</th><td>  <em>const</em> uint8_t GR128BitBits[] = {</td></tr>
<tr><th id="1080">1080</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x07</var>, </td></tr>
<tr><th id="1081">1081</th><td>  };</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <i>// ADDR128Bit Register Class...</i></td></tr>
<tr><th id="1084">1084</th><td>  <em>const</em> MCPhysReg ADDR128Bit[] = {</td></tr>
<tr><th id="1085">1085</th><td>    SystemZ::R2Q, SystemZ::R4Q, SystemZ::R12Q, SystemZ::R10Q, SystemZ::R8Q, SystemZ::R6Q, SystemZ::R14Q, </td></tr>
<tr><th id="1086">1086</th><td>  };</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>  <i>// ADDR128Bit Bit set.</i></td></tr>
<tr><th id="1089">1089</th><td>  <em>const</em> uint8_t ADDR128BitBits[] = {</td></tr>
<tr><th id="1090">1090</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x07</var>, </td></tr>
<tr><th id="1091">1091</th><td>  };</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1097">1097</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1098">1098</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1099">1099</th><td><u>#endif</u></td></tr>
<tr><th id="1100">1100</th><td><b>extern</b> <em>const</em> <em>char</em> SystemZRegClassStrings[] = {</td></tr>
<tr><th id="1101">1101</th><td>  <i>/* 0 */</i> <q>"AnyRegBit_with_subreg_h64\0"</q></td></tr>
<tr><th id="1102">1102</th><td>  <i>/* 26 */</i> <q>"CCR\0"</q></td></tr>
<tr><th id="1103">1103</th><td>  <i>/* 30 */</i> <q>"FPCRegs\0"</q></td></tr>
<tr><th id="1104">1104</th><td>  <i>/* 38 */</i> <q>"GRH32Bit\0"</q></td></tr>
<tr><th id="1105">1105</th><td>  <i>/* 47 */</i> <q>"AnyRegBit_with_subreg_h32_in_FP32Bit\0"</q></td></tr>
<tr><th id="1106">1106</th><td>  <i>/* 84 */</i> <q>"AR32Bit\0"</q></td></tr>
<tr><th id="1107">1107</th><td>  <i>/* 92 */</i> <q>"ADDR32Bit\0"</q></td></tr>
<tr><th id="1108">1108</th><td>  <i>/* 102 */</i> <q>"GR32Bit\0"</q></td></tr>
<tr><th id="1109">1109</th><td>  <i>/* 110 */</i> <q>"VR32Bit\0"</q></td></tr>
<tr><th id="1110">1110</th><td>  <i>/* 118 */</i> <q>"GRX32Bit\0"</q></td></tr>
<tr><th id="1111">1111</th><td>  <i>/* 127 */</i> <q>"FP64Bit\0"</q></td></tr>
<tr><th id="1112">1112</th><td>  <i>/* 135 */</i> <q>"CR64Bit\0"</q></td></tr>
<tr><th id="1113">1113</th><td>  <i>/* 143 */</i> <q>"ADDR64Bit\0"</q></td></tr>
<tr><th id="1114">1114</th><td>  <i>/* 153 */</i> <q>"GR64Bit\0"</q></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 161 */</i> <q>"VR64Bit\0"</q></td></tr>
<tr><th id="1116">1116</th><td>  <i>/* 169 */</i> <q>"VF128Bit\0"</q></td></tr>
<tr><th id="1117">1117</th><td>  <i>/* 178 */</i> <q>"FP128Bit\0"</q></td></tr>
<tr><th id="1118">1118</th><td>  <i>/* 187 */</i> <q>"ADDR128Bit\0"</q></td></tr>
<tr><th id="1119">1119</th><td>  <i>/* 198 */</i> <q>"GR128Bit\0"</q></td></tr>
<tr><th id="1120">1120</th><td>  <i>/* 207 */</i> <q>"VR128Bit\0"</q></td></tr>
<tr><th id="1121">1121</th><td>  <i>/* 216 */</i> <q>"AnyRegBit\0"</q></td></tr>
<tr><th id="1122">1122</th><td>};</td></tr>
<tr><th id="1123">1123</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1124">1124</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1125">1125</th><td><u>#endif</u></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><b>extern</b> <em>const</em> MCRegisterClass SystemZMCRegisterClasses[] = {</td></tr>
<tr><th id="1128">1128</th><td>  { GRX32Bit, GRX32BitBits, <var>118</var>, <var>32</var>, <b>sizeof</b>(GRX32BitBits), SystemZ::GRX32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1129">1129</th><td>  { VR32Bit, VR32BitBits, <var>110</var>, <var>32</var>, <b>sizeof</b>(VR32BitBits), SystemZ::VR32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1130">1130</th><td>  { AR32Bit, AR32BitBits, <var>84</var>, <var>16</var>, <b>sizeof</b>(AR32BitBits), SystemZ::AR32BitRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1131">1131</th><td>  { FP32Bit, FP32BitBits, <var>76</var>, <var>16</var>, <b>sizeof</b>(FP32BitBits), SystemZ::FP32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1132">1132</th><td>  { GR32Bit, GR32BitBits, <var>102</var>, <var>16</var>, <b>sizeof</b>(GR32BitBits), SystemZ::GR32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1133">1133</th><td>  { GRH32Bit, GRH32BitBits, <var>38</var>, <var>16</var>, <b>sizeof</b>(GRH32BitBits), SystemZ::GRH32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1134">1134</th><td>  { ADDR32Bit, ADDR32BitBits, <var>92</var>, <var>15</var>, <b>sizeof</b>(ADDR32BitBits), SystemZ::ADDR32BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1135">1135</th><td>  { CCR, CCRBits, <var>26</var>, <var>1</var>, <b>sizeof</b>(CCRBits), SystemZ::CCRRegClassID, -<var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1136">1136</th><td>  { FPCRegs, FPCRegsBits, <var>30</var>, <var>1</var>, <b>sizeof</b>(FPCRegsBits), SystemZ::FPCRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1137">1137</th><td>  { AnyRegBit, AnyRegBitBits, <var>216</var>, <var>48</var>, <b>sizeof</b>(AnyRegBitBits), SystemZ::AnyRegBitRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1138">1138</th><td>  { AnyRegBit_with_subreg_h32_in_FP32Bit, AnyRegBit_with_subreg_h32_in_FP32BitBits, <var>47</var>, <var>32</var>, <b>sizeof</b>(AnyRegBit_with_subreg_h32_in_FP32BitBits), SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1139">1139</th><td>  { VR64Bit, VR64BitBits, <var>161</var>, <var>32</var>, <b>sizeof</b>(VR64BitBits), SystemZ::VR64BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1140">1140</th><td>  { AnyRegBit_with_subreg_h64, AnyRegBit_with_subreg_h64Bits, <var>0</var>, <var>16</var>, <b>sizeof</b>(AnyRegBit_with_subreg_h64Bits), SystemZ::AnyRegBit_with_subreg_h64RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1141">1141</th><td>  { CR64Bit, CR64BitBits, <var>135</var>, <var>16</var>, <b>sizeof</b>(CR64BitBits), SystemZ::CR64BitRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1142">1142</th><td>  { FP64Bit, FP64BitBits, <var>127</var>, <var>16</var>, <b>sizeof</b>(FP64BitBits), SystemZ::FP64BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1143">1143</th><td>  { GR64Bit, GR64BitBits, <var>153</var>, <var>16</var>, <b>sizeof</b>(GR64BitBits), SystemZ::GR64BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1144">1144</th><td>  { ADDR64Bit, ADDR64BitBits, <var>143</var>, <var>15</var>, <b>sizeof</b>(ADDR64BitBits), SystemZ::ADDR64BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1145">1145</th><td>  { VR128Bit, VR128BitBits, <var>207</var>, <var>32</var>, <b>sizeof</b>(VR128BitBits), SystemZ::VR128BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1146">1146</th><td>  { VF128Bit, VF128BitBits, <var>169</var>, <var>16</var>, <b>sizeof</b>(VF128BitBits), SystemZ::VF128BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1147">1147</th><td>  { FP128Bit, FP128BitBits, <var>178</var>, <var>8</var>, <b>sizeof</b>(FP128BitBits), SystemZ::FP128BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1148">1148</th><td>  { GR128Bit, GR128BitBits, <var>198</var>, <var>8</var>, <b>sizeof</b>(GR128BitBits), SystemZ::GR128BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1149">1149</th><td>  { ADDR128Bit, ADDR128BitBits, <var>187</var>, <var>7</var>, <b>sizeof</b>(ADDR128BitBits), SystemZ::ADDR128BitRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1150">1150</th><td>};</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i>// SystemZ Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="1153">1153</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1154">1154</th><td>  { <var>0U</var>, SystemZ::R0D },</td></tr>
<tr><th id="1155">1155</th><td>  { <var>1U</var>, SystemZ::R1D },</td></tr>
<tr><th id="1156">1156</th><td>  { <var>2U</var>, SystemZ::R2D },</td></tr>
<tr><th id="1157">1157</th><td>  { <var>3U</var>, SystemZ::R3D },</td></tr>
<tr><th id="1158">1158</th><td>  { <var>4U</var>, SystemZ::R4D },</td></tr>
<tr><th id="1159">1159</th><td>  { <var>5U</var>, SystemZ::R5D },</td></tr>
<tr><th id="1160">1160</th><td>  { <var>6U</var>, SystemZ::R6D },</td></tr>
<tr><th id="1161">1161</th><td>  { <var>7U</var>, SystemZ::R7D },</td></tr>
<tr><th id="1162">1162</th><td>  { <var>8U</var>, SystemZ::R8D },</td></tr>
<tr><th id="1163">1163</th><td>  { <var>9U</var>, SystemZ::R9D },</td></tr>
<tr><th id="1164">1164</th><td>  { <var>10U</var>, SystemZ::R10D },</td></tr>
<tr><th id="1165">1165</th><td>  { <var>11U</var>, SystemZ::R11D },</td></tr>
<tr><th id="1166">1166</th><td>  { <var>12U</var>, SystemZ::R12D },</td></tr>
<tr><th id="1167">1167</th><td>  { <var>13U</var>, SystemZ::R13D },</td></tr>
<tr><th id="1168">1168</th><td>  { <var>14U</var>, SystemZ::R14D },</td></tr>
<tr><th id="1169">1169</th><td>  { <var>15U</var>, SystemZ::R15D },</td></tr>
<tr><th id="1170">1170</th><td>  { <var>16U</var>, SystemZ::F0D },</td></tr>
<tr><th id="1171">1171</th><td>  { <var>17U</var>, SystemZ::F2D },</td></tr>
<tr><th id="1172">1172</th><td>  { <var>18U</var>, SystemZ::F4D },</td></tr>
<tr><th id="1173">1173</th><td>  { <var>19U</var>, SystemZ::F6D },</td></tr>
<tr><th id="1174">1174</th><td>  { <var>20U</var>, SystemZ::F1D },</td></tr>
<tr><th id="1175">1175</th><td>  { <var>21U</var>, SystemZ::F3D },</td></tr>
<tr><th id="1176">1176</th><td>  { <var>22U</var>, SystemZ::F5D },</td></tr>
<tr><th id="1177">1177</th><td>  { <var>23U</var>, SystemZ::F7D },</td></tr>
<tr><th id="1178">1178</th><td>  { <var>24U</var>, SystemZ::F8D },</td></tr>
<tr><th id="1179">1179</th><td>  { <var>25U</var>, SystemZ::F10D },</td></tr>
<tr><th id="1180">1180</th><td>  { <var>26U</var>, SystemZ::F12D },</td></tr>
<tr><th id="1181">1181</th><td>  { <var>27U</var>, SystemZ::F14D },</td></tr>
<tr><th id="1182">1182</th><td>  { <var>28U</var>, SystemZ::F9D },</td></tr>
<tr><th id="1183">1183</th><td>  { <var>29U</var>, SystemZ::F11D },</td></tr>
<tr><th id="1184">1184</th><td>  { <var>30U</var>, SystemZ::F13D },</td></tr>
<tr><th id="1185">1185</th><td>  { <var>31U</var>, SystemZ::F15D },</td></tr>
<tr><th id="1186">1186</th><td>  { <var>32U</var>, SystemZ::C0 },</td></tr>
<tr><th id="1187">1187</th><td>  { <var>33U</var>, SystemZ::C1 },</td></tr>
<tr><th id="1188">1188</th><td>  { <var>34U</var>, SystemZ::C2 },</td></tr>
<tr><th id="1189">1189</th><td>  { <var>35U</var>, SystemZ::C3 },</td></tr>
<tr><th id="1190">1190</th><td>  { <var>36U</var>, SystemZ::C4 },</td></tr>
<tr><th id="1191">1191</th><td>  { <var>37U</var>, SystemZ::C5 },</td></tr>
<tr><th id="1192">1192</th><td>  { <var>38U</var>, SystemZ::C6 },</td></tr>
<tr><th id="1193">1193</th><td>  { <var>39U</var>, SystemZ::C7 },</td></tr>
<tr><th id="1194">1194</th><td>  { <var>40U</var>, SystemZ::C8 },</td></tr>
<tr><th id="1195">1195</th><td>  { <var>41U</var>, SystemZ::C9 },</td></tr>
<tr><th id="1196">1196</th><td>  { <var>42U</var>, SystemZ::C10 },</td></tr>
<tr><th id="1197">1197</th><td>  { <var>43U</var>, SystemZ::C11 },</td></tr>
<tr><th id="1198">1198</th><td>  { <var>44U</var>, SystemZ::C12 },</td></tr>
<tr><th id="1199">1199</th><td>  { <var>45U</var>, SystemZ::C13 },</td></tr>
<tr><th id="1200">1200</th><td>  { <var>46U</var>, SystemZ::C14 },</td></tr>
<tr><th id="1201">1201</th><td>  { <var>47U</var>, SystemZ::C15 },</td></tr>
<tr><th id="1202">1202</th><td>  { <var>48U</var>, SystemZ::A0 },</td></tr>
<tr><th id="1203">1203</th><td>  { <var>49U</var>, SystemZ::A1 },</td></tr>
<tr><th id="1204">1204</th><td>  { <var>50U</var>, SystemZ::A2 },</td></tr>
<tr><th id="1205">1205</th><td>  { <var>51U</var>, SystemZ::A3 },</td></tr>
<tr><th id="1206">1206</th><td>  { <var>52U</var>, SystemZ::A4 },</td></tr>
<tr><th id="1207">1207</th><td>  { <var>53U</var>, SystemZ::A5 },</td></tr>
<tr><th id="1208">1208</th><td>  { <var>54U</var>, SystemZ::A6 },</td></tr>
<tr><th id="1209">1209</th><td>  { <var>55U</var>, SystemZ::A7 },</td></tr>
<tr><th id="1210">1210</th><td>  { <var>56U</var>, SystemZ::A8 },</td></tr>
<tr><th id="1211">1211</th><td>  { <var>57U</var>, SystemZ::A9 },</td></tr>
<tr><th id="1212">1212</th><td>  { <var>58U</var>, SystemZ::A10 },</td></tr>
<tr><th id="1213">1213</th><td>  { <var>59U</var>, SystemZ::A11 },</td></tr>
<tr><th id="1214">1214</th><td>  { <var>60U</var>, SystemZ::A12 },</td></tr>
<tr><th id="1215">1215</th><td>  { <var>61U</var>, SystemZ::A13 },</td></tr>
<tr><th id="1216">1216</th><td>  { <var>62U</var>, SystemZ::A14 },</td></tr>
<tr><th id="1217">1217</th><td>  { <var>63U</var>, SystemZ::A15 },</td></tr>
<tr><th id="1218">1218</th><td>  { <var>68U</var>, SystemZ::F16D },</td></tr>
<tr><th id="1219">1219</th><td>  { <var>69U</var>, SystemZ::F18D },</td></tr>
<tr><th id="1220">1220</th><td>  { <var>70U</var>, SystemZ::F20D },</td></tr>
<tr><th id="1221">1221</th><td>  { <var>71U</var>, SystemZ::F22D },</td></tr>
<tr><th id="1222">1222</th><td>  { <var>72U</var>, SystemZ::F17D },</td></tr>
<tr><th id="1223">1223</th><td>  { <var>73U</var>, SystemZ::F19D },</td></tr>
<tr><th id="1224">1224</th><td>  { <var>74U</var>, SystemZ::F21D },</td></tr>
<tr><th id="1225">1225</th><td>  { <var>75U</var>, SystemZ::F23D },</td></tr>
<tr><th id="1226">1226</th><td>  { <var>76U</var>, SystemZ::F24D },</td></tr>
<tr><th id="1227">1227</th><td>  { <var>77U</var>, SystemZ::F26D },</td></tr>
<tr><th id="1228">1228</th><td>  { <var>78U</var>, SystemZ::F28D },</td></tr>
<tr><th id="1229">1229</th><td>  { <var>79U</var>, SystemZ::F30D },</td></tr>
<tr><th id="1230">1230</th><td>  { <var>80U</var>, SystemZ::F25D },</td></tr>
<tr><th id="1231">1231</th><td>  { <var>81U</var>, SystemZ::F27D },</td></tr>
<tr><th id="1232">1232</th><td>  { <var>82U</var>, SystemZ::F29D },</td></tr>
<tr><th id="1233">1233</th><td>  { <var>83U</var>, SystemZ::F31D },</td></tr>
<tr><th id="1234">1234</th><td>};</td></tr>
<tr><th id="1235">1235</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZDwarfFlavour0Dwarf2LSize = array_lengthof(SystemZDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1238">1238</th><td>  { <var>0U</var>, SystemZ::R0D },</td></tr>
<tr><th id="1239">1239</th><td>  { <var>1U</var>, SystemZ::R1D },</td></tr>
<tr><th id="1240">1240</th><td>  { <var>2U</var>, SystemZ::R2D },</td></tr>
<tr><th id="1241">1241</th><td>  { <var>3U</var>, SystemZ::R3D },</td></tr>
<tr><th id="1242">1242</th><td>  { <var>4U</var>, SystemZ::R4D },</td></tr>
<tr><th id="1243">1243</th><td>  { <var>5U</var>, SystemZ::R5D },</td></tr>
<tr><th id="1244">1244</th><td>  { <var>6U</var>, SystemZ::R6D },</td></tr>
<tr><th id="1245">1245</th><td>  { <var>7U</var>, SystemZ::R7D },</td></tr>
<tr><th id="1246">1246</th><td>  { <var>8U</var>, SystemZ::R8D },</td></tr>
<tr><th id="1247">1247</th><td>  { <var>9U</var>, SystemZ::R9D },</td></tr>
<tr><th id="1248">1248</th><td>  { <var>10U</var>, SystemZ::R10D },</td></tr>
<tr><th id="1249">1249</th><td>  { <var>11U</var>, SystemZ::R11D },</td></tr>
<tr><th id="1250">1250</th><td>  { <var>12U</var>, SystemZ::R12D },</td></tr>
<tr><th id="1251">1251</th><td>  { <var>13U</var>, SystemZ::R13D },</td></tr>
<tr><th id="1252">1252</th><td>  { <var>14U</var>, SystemZ::R14D },</td></tr>
<tr><th id="1253">1253</th><td>  { <var>15U</var>, SystemZ::R15D },</td></tr>
<tr><th id="1254">1254</th><td>  { <var>16U</var>, SystemZ::F0D },</td></tr>
<tr><th id="1255">1255</th><td>  { <var>17U</var>, SystemZ::F2D },</td></tr>
<tr><th id="1256">1256</th><td>  { <var>18U</var>, SystemZ::F4D },</td></tr>
<tr><th id="1257">1257</th><td>  { <var>19U</var>, SystemZ::F6D },</td></tr>
<tr><th id="1258">1258</th><td>  { <var>20U</var>, SystemZ::F1D },</td></tr>
<tr><th id="1259">1259</th><td>  { <var>21U</var>, SystemZ::F3D },</td></tr>
<tr><th id="1260">1260</th><td>  { <var>22U</var>, SystemZ::F5D },</td></tr>
<tr><th id="1261">1261</th><td>  { <var>23U</var>, SystemZ::F7D },</td></tr>
<tr><th id="1262">1262</th><td>  { <var>24U</var>, SystemZ::F8D },</td></tr>
<tr><th id="1263">1263</th><td>  { <var>25U</var>, SystemZ::F10D },</td></tr>
<tr><th id="1264">1264</th><td>  { <var>26U</var>, SystemZ::F12D },</td></tr>
<tr><th id="1265">1265</th><td>  { <var>27U</var>, SystemZ::F14D },</td></tr>
<tr><th id="1266">1266</th><td>  { <var>28U</var>, SystemZ::F9D },</td></tr>
<tr><th id="1267">1267</th><td>  { <var>29U</var>, SystemZ::F11D },</td></tr>
<tr><th id="1268">1268</th><td>  { <var>30U</var>, SystemZ::F13D },</td></tr>
<tr><th id="1269">1269</th><td>  { <var>31U</var>, SystemZ::F15D },</td></tr>
<tr><th id="1270">1270</th><td>  { <var>32U</var>, SystemZ::C0 },</td></tr>
<tr><th id="1271">1271</th><td>  { <var>33U</var>, SystemZ::C1 },</td></tr>
<tr><th id="1272">1272</th><td>  { <var>34U</var>, SystemZ::C2 },</td></tr>
<tr><th id="1273">1273</th><td>  { <var>35U</var>, SystemZ::C3 },</td></tr>
<tr><th id="1274">1274</th><td>  { <var>36U</var>, SystemZ::C4 },</td></tr>
<tr><th id="1275">1275</th><td>  { <var>37U</var>, SystemZ::C5 },</td></tr>
<tr><th id="1276">1276</th><td>  { <var>38U</var>, SystemZ::C6 },</td></tr>
<tr><th id="1277">1277</th><td>  { <var>39U</var>, SystemZ::C7 },</td></tr>
<tr><th id="1278">1278</th><td>  { <var>40U</var>, SystemZ::C8 },</td></tr>
<tr><th id="1279">1279</th><td>  { <var>41U</var>, SystemZ::C9 },</td></tr>
<tr><th id="1280">1280</th><td>  { <var>42U</var>, SystemZ::C10 },</td></tr>
<tr><th id="1281">1281</th><td>  { <var>43U</var>, SystemZ::C11 },</td></tr>
<tr><th id="1282">1282</th><td>  { <var>44U</var>, SystemZ::C12 },</td></tr>
<tr><th id="1283">1283</th><td>  { <var>45U</var>, SystemZ::C13 },</td></tr>
<tr><th id="1284">1284</th><td>  { <var>46U</var>, SystemZ::C14 },</td></tr>
<tr><th id="1285">1285</th><td>  { <var>47U</var>, SystemZ::C15 },</td></tr>
<tr><th id="1286">1286</th><td>  { <var>48U</var>, SystemZ::A0 },</td></tr>
<tr><th id="1287">1287</th><td>  { <var>49U</var>, SystemZ::A1 },</td></tr>
<tr><th id="1288">1288</th><td>  { <var>50U</var>, SystemZ::A2 },</td></tr>
<tr><th id="1289">1289</th><td>  { <var>51U</var>, SystemZ::A3 },</td></tr>
<tr><th id="1290">1290</th><td>  { <var>52U</var>, SystemZ::A4 },</td></tr>
<tr><th id="1291">1291</th><td>  { <var>53U</var>, SystemZ::A5 },</td></tr>
<tr><th id="1292">1292</th><td>  { <var>54U</var>, SystemZ::A6 },</td></tr>
<tr><th id="1293">1293</th><td>  { <var>55U</var>, SystemZ::A7 },</td></tr>
<tr><th id="1294">1294</th><td>  { <var>56U</var>, SystemZ::A8 },</td></tr>
<tr><th id="1295">1295</th><td>  { <var>57U</var>, SystemZ::A9 },</td></tr>
<tr><th id="1296">1296</th><td>  { <var>58U</var>, SystemZ::A10 },</td></tr>
<tr><th id="1297">1297</th><td>  { <var>59U</var>, SystemZ::A11 },</td></tr>
<tr><th id="1298">1298</th><td>  { <var>60U</var>, SystemZ::A12 },</td></tr>
<tr><th id="1299">1299</th><td>  { <var>61U</var>, SystemZ::A13 },</td></tr>
<tr><th id="1300">1300</th><td>  { <var>62U</var>, SystemZ::A14 },</td></tr>
<tr><th id="1301">1301</th><td>  { <var>63U</var>, SystemZ::A15 },</td></tr>
<tr><th id="1302">1302</th><td>  { <var>68U</var>, SystemZ::F16D },</td></tr>
<tr><th id="1303">1303</th><td>  { <var>69U</var>, SystemZ::F18D },</td></tr>
<tr><th id="1304">1304</th><td>  { <var>70U</var>, SystemZ::F20D },</td></tr>
<tr><th id="1305">1305</th><td>  { <var>71U</var>, SystemZ::F22D },</td></tr>
<tr><th id="1306">1306</th><td>  { <var>72U</var>, SystemZ::F17D },</td></tr>
<tr><th id="1307">1307</th><td>  { <var>73U</var>, SystemZ::F19D },</td></tr>
<tr><th id="1308">1308</th><td>  { <var>74U</var>, SystemZ::F21D },</td></tr>
<tr><th id="1309">1309</th><td>  { <var>75U</var>, SystemZ::F23D },</td></tr>
<tr><th id="1310">1310</th><td>  { <var>76U</var>, SystemZ::F24D },</td></tr>
<tr><th id="1311">1311</th><td>  { <var>77U</var>, SystemZ::F26D },</td></tr>
<tr><th id="1312">1312</th><td>  { <var>78U</var>, SystemZ::F28D },</td></tr>
<tr><th id="1313">1313</th><td>  { <var>79U</var>, SystemZ::F30D },</td></tr>
<tr><th id="1314">1314</th><td>  { <var>80U</var>, SystemZ::F25D },</td></tr>
<tr><th id="1315">1315</th><td>  { <var>81U</var>, SystemZ::F27D },</td></tr>
<tr><th id="1316">1316</th><td>  { <var>82U</var>, SystemZ::F29D },</td></tr>
<tr><th id="1317">1317</th><td>  { <var>83U</var>, SystemZ::F31D },</td></tr>
<tr><th id="1318">1318</th><td>};</td></tr>
<tr><th id="1319">1319</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZEHFlavour0Dwarf2LSize = array_lengthof(SystemZEHFlavour0Dwarf2L);</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="1322">1322</th><td>  { SystemZ::A0, <var>48U</var> },</td></tr>
<tr><th id="1323">1323</th><td>  { SystemZ::A1, <var>49U</var> },</td></tr>
<tr><th id="1324">1324</th><td>  { SystemZ::A2, <var>50U</var> },</td></tr>
<tr><th id="1325">1325</th><td>  { SystemZ::A3, <var>51U</var> },</td></tr>
<tr><th id="1326">1326</th><td>  { SystemZ::A4, <var>52U</var> },</td></tr>
<tr><th id="1327">1327</th><td>  { SystemZ::A5, <var>53U</var> },</td></tr>
<tr><th id="1328">1328</th><td>  { SystemZ::A6, <var>54U</var> },</td></tr>
<tr><th id="1329">1329</th><td>  { SystemZ::A7, <var>55U</var> },</td></tr>
<tr><th id="1330">1330</th><td>  { SystemZ::A8, <var>56U</var> },</td></tr>
<tr><th id="1331">1331</th><td>  { SystemZ::A9, <var>57U</var> },</td></tr>
<tr><th id="1332">1332</th><td>  { SystemZ::A10, <var>58U</var> },</td></tr>
<tr><th id="1333">1333</th><td>  { SystemZ::A11, <var>59U</var> },</td></tr>
<tr><th id="1334">1334</th><td>  { SystemZ::A12, <var>60U</var> },</td></tr>
<tr><th id="1335">1335</th><td>  { SystemZ::A13, <var>61U</var> },</td></tr>
<tr><th id="1336">1336</th><td>  { SystemZ::A14, <var>62U</var> },</td></tr>
<tr><th id="1337">1337</th><td>  { SystemZ::A15, <var>63U</var> },</td></tr>
<tr><th id="1338">1338</th><td>  { SystemZ::C0, <var>32U</var> },</td></tr>
<tr><th id="1339">1339</th><td>  { SystemZ::C1, <var>33U</var> },</td></tr>
<tr><th id="1340">1340</th><td>  { SystemZ::C2, <var>34U</var> },</td></tr>
<tr><th id="1341">1341</th><td>  { SystemZ::C3, <var>35U</var> },</td></tr>
<tr><th id="1342">1342</th><td>  { SystemZ::C4, <var>36U</var> },</td></tr>
<tr><th id="1343">1343</th><td>  { SystemZ::C5, <var>37U</var> },</td></tr>
<tr><th id="1344">1344</th><td>  { SystemZ::C6, <var>38U</var> },</td></tr>
<tr><th id="1345">1345</th><td>  { SystemZ::C7, <var>39U</var> },</td></tr>
<tr><th id="1346">1346</th><td>  { SystemZ::C8, <var>40U</var> },</td></tr>
<tr><th id="1347">1347</th><td>  { SystemZ::C9, <var>41U</var> },</td></tr>
<tr><th id="1348">1348</th><td>  { SystemZ::C10, <var>42U</var> },</td></tr>
<tr><th id="1349">1349</th><td>  { SystemZ::C11, <var>43U</var> },</td></tr>
<tr><th id="1350">1350</th><td>  { SystemZ::C12, <var>44U</var> },</td></tr>
<tr><th id="1351">1351</th><td>  { SystemZ::C13, <var>45U</var> },</td></tr>
<tr><th id="1352">1352</th><td>  { SystemZ::C14, <var>46U</var> },</td></tr>
<tr><th id="1353">1353</th><td>  { SystemZ::C15, <var>47U</var> },</td></tr>
<tr><th id="1354">1354</th><td>  { SystemZ::V0, <var>16U</var> },</td></tr>
<tr><th id="1355">1355</th><td>  { SystemZ::V1, <var>20U</var> },</td></tr>
<tr><th id="1356">1356</th><td>  { SystemZ::V2, <var>17U</var> },</td></tr>
<tr><th id="1357">1357</th><td>  { SystemZ::V3, <var>21U</var> },</td></tr>
<tr><th id="1358">1358</th><td>  { SystemZ::V4, <var>18U</var> },</td></tr>
<tr><th id="1359">1359</th><td>  { SystemZ::V5, <var>22U</var> },</td></tr>
<tr><th id="1360">1360</th><td>  { SystemZ::V6, <var>19U</var> },</td></tr>
<tr><th id="1361">1361</th><td>  { SystemZ::V7, <var>23U</var> },</td></tr>
<tr><th id="1362">1362</th><td>  { SystemZ::V8, <var>24U</var> },</td></tr>
<tr><th id="1363">1363</th><td>  { SystemZ::V9, <var>28U</var> },</td></tr>
<tr><th id="1364">1364</th><td>  { SystemZ::V10, <var>25U</var> },</td></tr>
<tr><th id="1365">1365</th><td>  { SystemZ::V11, <var>29U</var> },</td></tr>
<tr><th id="1366">1366</th><td>  { SystemZ::V12, <var>26U</var> },</td></tr>
<tr><th id="1367">1367</th><td>  { SystemZ::V13, <var>30U</var> },</td></tr>
<tr><th id="1368">1368</th><td>  { SystemZ::V14, <var>27U</var> },</td></tr>
<tr><th id="1369">1369</th><td>  { SystemZ::V15, <var>31U</var> },</td></tr>
<tr><th id="1370">1370</th><td>  { SystemZ::V16, <var>68U</var> },</td></tr>
<tr><th id="1371">1371</th><td>  { SystemZ::V17, <var>72U</var> },</td></tr>
<tr><th id="1372">1372</th><td>  { SystemZ::V18, <var>69U</var> },</td></tr>
<tr><th id="1373">1373</th><td>  { SystemZ::V19, <var>73U</var> },</td></tr>
<tr><th id="1374">1374</th><td>  { SystemZ::V20, <var>70U</var> },</td></tr>
<tr><th id="1375">1375</th><td>  { SystemZ::V21, <var>74U</var> },</td></tr>
<tr><th id="1376">1376</th><td>  { SystemZ::V22, <var>71U</var> },</td></tr>
<tr><th id="1377">1377</th><td>  { SystemZ::V23, <var>75U</var> },</td></tr>
<tr><th id="1378">1378</th><td>  { SystemZ::V24, <var>76U</var> },</td></tr>
<tr><th id="1379">1379</th><td>  { SystemZ::V25, <var>80U</var> },</td></tr>
<tr><th id="1380">1380</th><td>  { SystemZ::V26, <var>77U</var> },</td></tr>
<tr><th id="1381">1381</th><td>  { SystemZ::V27, <var>81U</var> },</td></tr>
<tr><th id="1382">1382</th><td>  { SystemZ::V28, <var>78U</var> },</td></tr>
<tr><th id="1383">1383</th><td>  { SystemZ::V29, <var>82U</var> },</td></tr>
<tr><th id="1384">1384</th><td>  { SystemZ::V30, <var>79U</var> },</td></tr>
<tr><th id="1385">1385</th><td>  { SystemZ::V31, <var>83U</var> },</td></tr>
<tr><th id="1386">1386</th><td>  { SystemZ::F0D, <var>16U</var> },</td></tr>
<tr><th id="1387">1387</th><td>  { SystemZ::F1D, <var>20U</var> },</td></tr>
<tr><th id="1388">1388</th><td>  { SystemZ::F2D, <var>17U</var> },</td></tr>
<tr><th id="1389">1389</th><td>  { SystemZ::F3D, <var>21U</var> },</td></tr>
<tr><th id="1390">1390</th><td>  { SystemZ::F4D, <var>18U</var> },</td></tr>
<tr><th id="1391">1391</th><td>  { SystemZ::F5D, <var>22U</var> },</td></tr>
<tr><th id="1392">1392</th><td>  { SystemZ::F6D, <var>19U</var> },</td></tr>
<tr><th id="1393">1393</th><td>  { SystemZ::F7D, <var>23U</var> },</td></tr>
<tr><th id="1394">1394</th><td>  { SystemZ::F8D, <var>24U</var> },</td></tr>
<tr><th id="1395">1395</th><td>  { SystemZ::F9D, <var>28U</var> },</td></tr>
<tr><th id="1396">1396</th><td>  { SystemZ::F10D, <var>25U</var> },</td></tr>
<tr><th id="1397">1397</th><td>  { SystemZ::F11D, <var>29U</var> },</td></tr>
<tr><th id="1398">1398</th><td>  { SystemZ::F12D, <var>26U</var> },</td></tr>
<tr><th id="1399">1399</th><td>  { SystemZ::F13D, <var>30U</var> },</td></tr>
<tr><th id="1400">1400</th><td>  { SystemZ::F14D, <var>27U</var> },</td></tr>
<tr><th id="1401">1401</th><td>  { SystemZ::F15D, <var>31U</var> },</td></tr>
<tr><th id="1402">1402</th><td>  { SystemZ::F16D, <var>68U</var> },</td></tr>
<tr><th id="1403">1403</th><td>  { SystemZ::F17D, <var>72U</var> },</td></tr>
<tr><th id="1404">1404</th><td>  { SystemZ::F18D, <var>69U</var> },</td></tr>
<tr><th id="1405">1405</th><td>  { SystemZ::F19D, <var>73U</var> },</td></tr>
<tr><th id="1406">1406</th><td>  { SystemZ::F20D, <var>70U</var> },</td></tr>
<tr><th id="1407">1407</th><td>  { SystemZ::F21D, <var>74U</var> },</td></tr>
<tr><th id="1408">1408</th><td>  { SystemZ::F22D, <var>71U</var> },</td></tr>
<tr><th id="1409">1409</th><td>  { SystemZ::F23D, <var>75U</var> },</td></tr>
<tr><th id="1410">1410</th><td>  { SystemZ::F24D, <var>76U</var> },</td></tr>
<tr><th id="1411">1411</th><td>  { SystemZ::F25D, <var>80U</var> },</td></tr>
<tr><th id="1412">1412</th><td>  { SystemZ::F26D, <var>77U</var> },</td></tr>
<tr><th id="1413">1413</th><td>  { SystemZ::F27D, <var>81U</var> },</td></tr>
<tr><th id="1414">1414</th><td>  { SystemZ::F28D, <var>78U</var> },</td></tr>
<tr><th id="1415">1415</th><td>  { SystemZ::F29D, <var>82U</var> },</td></tr>
<tr><th id="1416">1416</th><td>  { SystemZ::F30D, <var>79U</var> },</td></tr>
<tr><th id="1417">1417</th><td>  { SystemZ::F31D, <var>83U</var> },</td></tr>
<tr><th id="1418">1418</th><td>  { SystemZ::R0D, <var>0U</var> },</td></tr>
<tr><th id="1419">1419</th><td>  { SystemZ::R1D, <var>1U</var> },</td></tr>
<tr><th id="1420">1420</th><td>  { SystemZ::R2D, <var>2U</var> },</td></tr>
<tr><th id="1421">1421</th><td>  { SystemZ::R3D, <var>3U</var> },</td></tr>
<tr><th id="1422">1422</th><td>  { SystemZ::R4D, <var>4U</var> },</td></tr>
<tr><th id="1423">1423</th><td>  { SystemZ::R5D, <var>5U</var> },</td></tr>
<tr><th id="1424">1424</th><td>  { SystemZ::R6D, <var>6U</var> },</td></tr>
<tr><th id="1425">1425</th><td>  { SystemZ::R7D, <var>7U</var> },</td></tr>
<tr><th id="1426">1426</th><td>  { SystemZ::R8D, <var>8U</var> },</td></tr>
<tr><th id="1427">1427</th><td>  { SystemZ::R9D, <var>9U</var> },</td></tr>
<tr><th id="1428">1428</th><td>  { SystemZ::R10D, <var>10U</var> },</td></tr>
<tr><th id="1429">1429</th><td>  { SystemZ::R11D, <var>11U</var> },</td></tr>
<tr><th id="1430">1430</th><td>  { SystemZ::R12D, <var>12U</var> },</td></tr>
<tr><th id="1431">1431</th><td>  { SystemZ::R13D, <var>13U</var> },</td></tr>
<tr><th id="1432">1432</th><td>  { SystemZ::R14D, <var>14U</var> },</td></tr>
<tr><th id="1433">1433</th><td>  { SystemZ::R15D, <var>15U</var> },</td></tr>
<tr><th id="1434">1434</th><td>};</td></tr>
<tr><th id="1435">1435</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZDwarfFlavour0L2DwarfSize = array_lengthof(SystemZDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="1438">1438</th><td>  { SystemZ::A0, <var>48U</var> },</td></tr>
<tr><th id="1439">1439</th><td>  { SystemZ::A1, <var>49U</var> },</td></tr>
<tr><th id="1440">1440</th><td>  { SystemZ::A2, <var>50U</var> },</td></tr>
<tr><th id="1441">1441</th><td>  { SystemZ::A3, <var>51U</var> },</td></tr>
<tr><th id="1442">1442</th><td>  { SystemZ::A4, <var>52U</var> },</td></tr>
<tr><th id="1443">1443</th><td>  { SystemZ::A5, <var>53U</var> },</td></tr>
<tr><th id="1444">1444</th><td>  { SystemZ::A6, <var>54U</var> },</td></tr>
<tr><th id="1445">1445</th><td>  { SystemZ::A7, <var>55U</var> },</td></tr>
<tr><th id="1446">1446</th><td>  { SystemZ::A8, <var>56U</var> },</td></tr>
<tr><th id="1447">1447</th><td>  { SystemZ::A9, <var>57U</var> },</td></tr>
<tr><th id="1448">1448</th><td>  { SystemZ::A10, <var>58U</var> },</td></tr>
<tr><th id="1449">1449</th><td>  { SystemZ::A11, <var>59U</var> },</td></tr>
<tr><th id="1450">1450</th><td>  { SystemZ::A12, <var>60U</var> },</td></tr>
<tr><th id="1451">1451</th><td>  { SystemZ::A13, <var>61U</var> },</td></tr>
<tr><th id="1452">1452</th><td>  { SystemZ::A14, <var>62U</var> },</td></tr>
<tr><th id="1453">1453</th><td>  { SystemZ::A15, <var>63U</var> },</td></tr>
<tr><th id="1454">1454</th><td>  { SystemZ::C0, <var>32U</var> },</td></tr>
<tr><th id="1455">1455</th><td>  { SystemZ::C1, <var>33U</var> },</td></tr>
<tr><th id="1456">1456</th><td>  { SystemZ::C2, <var>34U</var> },</td></tr>
<tr><th id="1457">1457</th><td>  { SystemZ::C3, <var>35U</var> },</td></tr>
<tr><th id="1458">1458</th><td>  { SystemZ::C4, <var>36U</var> },</td></tr>
<tr><th id="1459">1459</th><td>  { SystemZ::C5, <var>37U</var> },</td></tr>
<tr><th id="1460">1460</th><td>  { SystemZ::C6, <var>38U</var> },</td></tr>
<tr><th id="1461">1461</th><td>  { SystemZ::C7, <var>39U</var> },</td></tr>
<tr><th id="1462">1462</th><td>  { SystemZ::C8, <var>40U</var> },</td></tr>
<tr><th id="1463">1463</th><td>  { SystemZ::C9, <var>41U</var> },</td></tr>
<tr><th id="1464">1464</th><td>  { SystemZ::C10, <var>42U</var> },</td></tr>
<tr><th id="1465">1465</th><td>  { SystemZ::C11, <var>43U</var> },</td></tr>
<tr><th id="1466">1466</th><td>  { SystemZ::C12, <var>44U</var> },</td></tr>
<tr><th id="1467">1467</th><td>  { SystemZ::C13, <var>45U</var> },</td></tr>
<tr><th id="1468">1468</th><td>  { SystemZ::C14, <var>46U</var> },</td></tr>
<tr><th id="1469">1469</th><td>  { SystemZ::C15, <var>47U</var> },</td></tr>
<tr><th id="1470">1470</th><td>  { SystemZ::V0, <var>16U</var> },</td></tr>
<tr><th id="1471">1471</th><td>  { SystemZ::V1, <var>20U</var> },</td></tr>
<tr><th id="1472">1472</th><td>  { SystemZ::V2, <var>17U</var> },</td></tr>
<tr><th id="1473">1473</th><td>  { SystemZ::V3, <var>21U</var> },</td></tr>
<tr><th id="1474">1474</th><td>  { SystemZ::V4, <var>18U</var> },</td></tr>
<tr><th id="1475">1475</th><td>  { SystemZ::V5, <var>22U</var> },</td></tr>
<tr><th id="1476">1476</th><td>  { SystemZ::V6, <var>19U</var> },</td></tr>
<tr><th id="1477">1477</th><td>  { SystemZ::V7, <var>23U</var> },</td></tr>
<tr><th id="1478">1478</th><td>  { SystemZ::V8, <var>24U</var> },</td></tr>
<tr><th id="1479">1479</th><td>  { SystemZ::V9, <var>28U</var> },</td></tr>
<tr><th id="1480">1480</th><td>  { SystemZ::V10, <var>25U</var> },</td></tr>
<tr><th id="1481">1481</th><td>  { SystemZ::V11, <var>29U</var> },</td></tr>
<tr><th id="1482">1482</th><td>  { SystemZ::V12, <var>26U</var> },</td></tr>
<tr><th id="1483">1483</th><td>  { SystemZ::V13, <var>30U</var> },</td></tr>
<tr><th id="1484">1484</th><td>  { SystemZ::V14, <var>27U</var> },</td></tr>
<tr><th id="1485">1485</th><td>  { SystemZ::V15, <var>31U</var> },</td></tr>
<tr><th id="1486">1486</th><td>  { SystemZ::V16, <var>68U</var> },</td></tr>
<tr><th id="1487">1487</th><td>  { SystemZ::V17, <var>72U</var> },</td></tr>
<tr><th id="1488">1488</th><td>  { SystemZ::V18, <var>69U</var> },</td></tr>
<tr><th id="1489">1489</th><td>  { SystemZ::V19, <var>73U</var> },</td></tr>
<tr><th id="1490">1490</th><td>  { SystemZ::V20, <var>70U</var> },</td></tr>
<tr><th id="1491">1491</th><td>  { SystemZ::V21, <var>74U</var> },</td></tr>
<tr><th id="1492">1492</th><td>  { SystemZ::V22, <var>71U</var> },</td></tr>
<tr><th id="1493">1493</th><td>  { SystemZ::V23, <var>75U</var> },</td></tr>
<tr><th id="1494">1494</th><td>  { SystemZ::V24, <var>76U</var> },</td></tr>
<tr><th id="1495">1495</th><td>  { SystemZ::V25, <var>80U</var> },</td></tr>
<tr><th id="1496">1496</th><td>  { SystemZ::V26, <var>77U</var> },</td></tr>
<tr><th id="1497">1497</th><td>  { SystemZ::V27, <var>81U</var> },</td></tr>
<tr><th id="1498">1498</th><td>  { SystemZ::V28, <var>78U</var> },</td></tr>
<tr><th id="1499">1499</th><td>  { SystemZ::V29, <var>82U</var> },</td></tr>
<tr><th id="1500">1500</th><td>  { SystemZ::V30, <var>79U</var> },</td></tr>
<tr><th id="1501">1501</th><td>  { SystemZ::V31, <var>83U</var> },</td></tr>
<tr><th id="1502">1502</th><td>  { SystemZ::F0D, <var>16U</var> },</td></tr>
<tr><th id="1503">1503</th><td>  { SystemZ::F1D, <var>20U</var> },</td></tr>
<tr><th id="1504">1504</th><td>  { SystemZ::F2D, <var>17U</var> },</td></tr>
<tr><th id="1505">1505</th><td>  { SystemZ::F3D, <var>21U</var> },</td></tr>
<tr><th id="1506">1506</th><td>  { SystemZ::F4D, <var>18U</var> },</td></tr>
<tr><th id="1507">1507</th><td>  { SystemZ::F5D, <var>22U</var> },</td></tr>
<tr><th id="1508">1508</th><td>  { SystemZ::F6D, <var>19U</var> },</td></tr>
<tr><th id="1509">1509</th><td>  { SystemZ::F7D, <var>23U</var> },</td></tr>
<tr><th id="1510">1510</th><td>  { SystemZ::F8D, <var>24U</var> },</td></tr>
<tr><th id="1511">1511</th><td>  { SystemZ::F9D, <var>28U</var> },</td></tr>
<tr><th id="1512">1512</th><td>  { SystemZ::F10D, <var>25U</var> },</td></tr>
<tr><th id="1513">1513</th><td>  { SystemZ::F11D, <var>29U</var> },</td></tr>
<tr><th id="1514">1514</th><td>  { SystemZ::F12D, <var>26U</var> },</td></tr>
<tr><th id="1515">1515</th><td>  { SystemZ::F13D, <var>30U</var> },</td></tr>
<tr><th id="1516">1516</th><td>  { SystemZ::F14D, <var>27U</var> },</td></tr>
<tr><th id="1517">1517</th><td>  { SystemZ::F15D, <var>31U</var> },</td></tr>
<tr><th id="1518">1518</th><td>  { SystemZ::F16D, <var>68U</var> },</td></tr>
<tr><th id="1519">1519</th><td>  { SystemZ::F17D, <var>72U</var> },</td></tr>
<tr><th id="1520">1520</th><td>  { SystemZ::F18D, <var>69U</var> },</td></tr>
<tr><th id="1521">1521</th><td>  { SystemZ::F19D, <var>73U</var> },</td></tr>
<tr><th id="1522">1522</th><td>  { SystemZ::F20D, <var>70U</var> },</td></tr>
<tr><th id="1523">1523</th><td>  { SystemZ::F21D, <var>74U</var> },</td></tr>
<tr><th id="1524">1524</th><td>  { SystemZ::F22D, <var>71U</var> },</td></tr>
<tr><th id="1525">1525</th><td>  { SystemZ::F23D, <var>75U</var> },</td></tr>
<tr><th id="1526">1526</th><td>  { SystemZ::F24D, <var>76U</var> },</td></tr>
<tr><th id="1527">1527</th><td>  { SystemZ::F25D, <var>80U</var> },</td></tr>
<tr><th id="1528">1528</th><td>  { SystemZ::F26D, <var>77U</var> },</td></tr>
<tr><th id="1529">1529</th><td>  { SystemZ::F27D, <var>81U</var> },</td></tr>
<tr><th id="1530">1530</th><td>  { SystemZ::F28D, <var>78U</var> },</td></tr>
<tr><th id="1531">1531</th><td>  { SystemZ::F29D, <var>82U</var> },</td></tr>
<tr><th id="1532">1532</th><td>  { SystemZ::F30D, <var>79U</var> },</td></tr>
<tr><th id="1533">1533</th><td>  { SystemZ::F31D, <var>83U</var> },</td></tr>
<tr><th id="1534">1534</th><td>  { SystemZ::R0D, <var>0U</var> },</td></tr>
<tr><th id="1535">1535</th><td>  { SystemZ::R1D, <var>1U</var> },</td></tr>
<tr><th id="1536">1536</th><td>  { SystemZ::R2D, <var>2U</var> },</td></tr>
<tr><th id="1537">1537</th><td>  { SystemZ::R3D, <var>3U</var> },</td></tr>
<tr><th id="1538">1538</th><td>  { SystemZ::R4D, <var>4U</var> },</td></tr>
<tr><th id="1539">1539</th><td>  { SystemZ::R5D, <var>5U</var> },</td></tr>
<tr><th id="1540">1540</th><td>  { SystemZ::R6D, <var>6U</var> },</td></tr>
<tr><th id="1541">1541</th><td>  { SystemZ::R7D, <var>7U</var> },</td></tr>
<tr><th id="1542">1542</th><td>  { SystemZ::R8D, <var>8U</var> },</td></tr>
<tr><th id="1543">1543</th><td>  { SystemZ::R9D, <var>9U</var> },</td></tr>
<tr><th id="1544">1544</th><td>  { SystemZ::R10D, <var>10U</var> },</td></tr>
<tr><th id="1545">1545</th><td>  { SystemZ::R11D, <var>11U</var> },</td></tr>
<tr><th id="1546">1546</th><td>  { SystemZ::R12D, <var>12U</var> },</td></tr>
<tr><th id="1547">1547</th><td>  { SystemZ::R13D, <var>13U</var> },</td></tr>
<tr><th id="1548">1548</th><td>  { SystemZ::R14D, <var>14U</var> },</td></tr>
<tr><th id="1549">1549</th><td>  { SystemZ::R15D, <var>15U</var> },</td></tr>
<tr><th id="1550">1550</th><td>};</td></tr>
<tr><th id="1551">1551</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZEHFlavour0L2DwarfSize = array_lengthof(SystemZEHFlavour0L2Dwarf);</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><b>extern</b> <em>const</em> uint16_t SystemZRegEncodingTable[] = {</td></tr>
<tr><th id="1554">1554</th><td>  <var>0</var>,</td></tr>
<tr><th id="1555">1555</th><td>  <var>0</var>,</td></tr>
<tr><th id="1556">1556</th><td>  <var>0</var>,</td></tr>
<tr><th id="1557">1557</th><td>  <var>0</var>,</td></tr>
<tr><th id="1558">1558</th><td>  <var>1</var>,</td></tr>
<tr><th id="1559">1559</th><td>  <var>2</var>,</td></tr>
<tr><th id="1560">1560</th><td>  <var>3</var>,</td></tr>
<tr><th id="1561">1561</th><td>  <var>4</var>,</td></tr>
<tr><th id="1562">1562</th><td>  <var>5</var>,</td></tr>
<tr><th id="1563">1563</th><td>  <var>6</var>,</td></tr>
<tr><th id="1564">1564</th><td>  <var>7</var>,</td></tr>
<tr><th id="1565">1565</th><td>  <var>8</var>,</td></tr>
<tr><th id="1566">1566</th><td>  <var>9</var>,</td></tr>
<tr><th id="1567">1567</th><td>  <var>10</var>,</td></tr>
<tr><th id="1568">1568</th><td>  <var>11</var>,</td></tr>
<tr><th id="1569">1569</th><td>  <var>12</var>,</td></tr>
<tr><th id="1570">1570</th><td>  <var>13</var>,</td></tr>
<tr><th id="1571">1571</th><td>  <var>14</var>,</td></tr>
<tr><th id="1572">1572</th><td>  <var>15</var>,</td></tr>
<tr><th id="1573">1573</th><td>  <var>0</var>,</td></tr>
<tr><th id="1574">1574</th><td>  <var>1</var>,</td></tr>
<tr><th id="1575">1575</th><td>  <var>2</var>,</td></tr>
<tr><th id="1576">1576</th><td>  <var>3</var>,</td></tr>
<tr><th id="1577">1577</th><td>  <var>4</var>,</td></tr>
<tr><th id="1578">1578</th><td>  <var>5</var>,</td></tr>
<tr><th id="1579">1579</th><td>  <var>6</var>,</td></tr>
<tr><th id="1580">1580</th><td>  <var>7</var>,</td></tr>
<tr><th id="1581">1581</th><td>  <var>8</var>,</td></tr>
<tr><th id="1582">1582</th><td>  <var>9</var>,</td></tr>
<tr><th id="1583">1583</th><td>  <var>10</var>,</td></tr>
<tr><th id="1584">1584</th><td>  <var>11</var>,</td></tr>
<tr><th id="1585">1585</th><td>  <var>12</var>,</td></tr>
<tr><th id="1586">1586</th><td>  <var>13</var>,</td></tr>
<tr><th id="1587">1587</th><td>  <var>14</var>,</td></tr>
<tr><th id="1588">1588</th><td>  <var>15</var>,</td></tr>
<tr><th id="1589">1589</th><td>  <var>0</var>,</td></tr>
<tr><th id="1590">1590</th><td>  <var>1</var>,</td></tr>
<tr><th id="1591">1591</th><td>  <var>2</var>,</td></tr>
<tr><th id="1592">1592</th><td>  <var>3</var>,</td></tr>
<tr><th id="1593">1593</th><td>  <var>4</var>,</td></tr>
<tr><th id="1594">1594</th><td>  <var>5</var>,</td></tr>
<tr><th id="1595">1595</th><td>  <var>6</var>,</td></tr>
<tr><th id="1596">1596</th><td>  <var>7</var>,</td></tr>
<tr><th id="1597">1597</th><td>  <var>8</var>,</td></tr>
<tr><th id="1598">1598</th><td>  <var>9</var>,</td></tr>
<tr><th id="1599">1599</th><td>  <var>10</var>,</td></tr>
<tr><th id="1600">1600</th><td>  <var>11</var>,</td></tr>
<tr><th id="1601">1601</th><td>  <var>12</var>,</td></tr>
<tr><th id="1602">1602</th><td>  <var>13</var>,</td></tr>
<tr><th id="1603">1603</th><td>  <var>14</var>,</td></tr>
<tr><th id="1604">1604</th><td>  <var>15</var>,</td></tr>
<tr><th id="1605">1605</th><td>  <var>16</var>,</td></tr>
<tr><th id="1606">1606</th><td>  <var>17</var>,</td></tr>
<tr><th id="1607">1607</th><td>  <var>18</var>,</td></tr>
<tr><th id="1608">1608</th><td>  <var>19</var>,</td></tr>
<tr><th id="1609">1609</th><td>  <var>20</var>,</td></tr>
<tr><th id="1610">1610</th><td>  <var>21</var>,</td></tr>
<tr><th id="1611">1611</th><td>  <var>22</var>,</td></tr>
<tr><th id="1612">1612</th><td>  <var>23</var>,</td></tr>
<tr><th id="1613">1613</th><td>  <var>24</var>,</td></tr>
<tr><th id="1614">1614</th><td>  <var>25</var>,</td></tr>
<tr><th id="1615">1615</th><td>  <var>26</var>,</td></tr>
<tr><th id="1616">1616</th><td>  <var>27</var>,</td></tr>
<tr><th id="1617">1617</th><td>  <var>28</var>,</td></tr>
<tr><th id="1618">1618</th><td>  <var>29</var>,</td></tr>
<tr><th id="1619">1619</th><td>  <var>30</var>,</td></tr>
<tr><th id="1620">1620</th><td>  <var>31</var>,</td></tr>
<tr><th id="1621">1621</th><td>  <var>0</var>,</td></tr>
<tr><th id="1622">1622</th><td>  <var>1</var>,</td></tr>
<tr><th id="1623">1623</th><td>  <var>2</var>,</td></tr>
<tr><th id="1624">1624</th><td>  <var>3</var>,</td></tr>
<tr><th id="1625">1625</th><td>  <var>4</var>,</td></tr>
<tr><th id="1626">1626</th><td>  <var>5</var>,</td></tr>
<tr><th id="1627">1627</th><td>  <var>6</var>,</td></tr>
<tr><th id="1628">1628</th><td>  <var>7</var>,</td></tr>
<tr><th id="1629">1629</th><td>  <var>8</var>,</td></tr>
<tr><th id="1630">1630</th><td>  <var>9</var>,</td></tr>
<tr><th id="1631">1631</th><td>  <var>10</var>,</td></tr>
<tr><th id="1632">1632</th><td>  <var>11</var>,</td></tr>
<tr><th id="1633">1633</th><td>  <var>12</var>,</td></tr>
<tr><th id="1634">1634</th><td>  <var>13</var>,</td></tr>
<tr><th id="1635">1635</th><td>  <var>14</var>,</td></tr>
<tr><th id="1636">1636</th><td>  <var>15</var>,</td></tr>
<tr><th id="1637">1637</th><td>  <var>16</var>,</td></tr>
<tr><th id="1638">1638</th><td>  <var>17</var>,</td></tr>
<tr><th id="1639">1639</th><td>  <var>18</var>,</td></tr>
<tr><th id="1640">1640</th><td>  <var>19</var>,</td></tr>
<tr><th id="1641">1641</th><td>  <var>20</var>,</td></tr>
<tr><th id="1642">1642</th><td>  <var>21</var>,</td></tr>
<tr><th id="1643">1643</th><td>  <var>22</var>,</td></tr>
<tr><th id="1644">1644</th><td>  <var>23</var>,</td></tr>
<tr><th id="1645">1645</th><td>  <var>24</var>,</td></tr>
<tr><th id="1646">1646</th><td>  <var>25</var>,</td></tr>
<tr><th id="1647">1647</th><td>  <var>26</var>,</td></tr>
<tr><th id="1648">1648</th><td>  <var>27</var>,</td></tr>
<tr><th id="1649">1649</th><td>  <var>28</var>,</td></tr>
<tr><th id="1650">1650</th><td>  <var>29</var>,</td></tr>
<tr><th id="1651">1651</th><td>  <var>30</var>,</td></tr>
<tr><th id="1652">1652</th><td>  <var>31</var>,</td></tr>
<tr><th id="1653">1653</th><td>  <var>0</var>,</td></tr>
<tr><th id="1654">1654</th><td>  <var>1</var>,</td></tr>
<tr><th id="1655">1655</th><td>  <var>4</var>,</td></tr>
<tr><th id="1656">1656</th><td>  <var>5</var>,</td></tr>
<tr><th id="1657">1657</th><td>  <var>8</var>,</td></tr>
<tr><th id="1658">1658</th><td>  <var>9</var>,</td></tr>
<tr><th id="1659">1659</th><td>  <var>12</var>,</td></tr>
<tr><th id="1660">1660</th><td>  <var>13</var>,</td></tr>
<tr><th id="1661">1661</th><td>  <var>0</var>,</td></tr>
<tr><th id="1662">1662</th><td>  <var>1</var>,</td></tr>
<tr><th id="1663">1663</th><td>  <var>2</var>,</td></tr>
<tr><th id="1664">1664</th><td>  <var>3</var>,</td></tr>
<tr><th id="1665">1665</th><td>  <var>4</var>,</td></tr>
<tr><th id="1666">1666</th><td>  <var>5</var>,</td></tr>
<tr><th id="1667">1667</th><td>  <var>6</var>,</td></tr>
<tr><th id="1668">1668</th><td>  <var>7</var>,</td></tr>
<tr><th id="1669">1669</th><td>  <var>8</var>,</td></tr>
<tr><th id="1670">1670</th><td>  <var>9</var>,</td></tr>
<tr><th id="1671">1671</th><td>  <var>10</var>,</td></tr>
<tr><th id="1672">1672</th><td>  <var>11</var>,</td></tr>
<tr><th id="1673">1673</th><td>  <var>12</var>,</td></tr>
<tr><th id="1674">1674</th><td>  <var>13</var>,</td></tr>
<tr><th id="1675">1675</th><td>  <var>14</var>,</td></tr>
<tr><th id="1676">1676</th><td>  <var>15</var>,</td></tr>
<tr><th id="1677">1677</th><td>  <var>16</var>,</td></tr>
<tr><th id="1678">1678</th><td>  <var>17</var>,</td></tr>
<tr><th id="1679">1679</th><td>  <var>18</var>,</td></tr>
<tr><th id="1680">1680</th><td>  <var>19</var>,</td></tr>
<tr><th id="1681">1681</th><td>  <var>20</var>,</td></tr>
<tr><th id="1682">1682</th><td>  <var>21</var>,</td></tr>
<tr><th id="1683">1683</th><td>  <var>22</var>,</td></tr>
<tr><th id="1684">1684</th><td>  <var>23</var>,</td></tr>
<tr><th id="1685">1685</th><td>  <var>24</var>,</td></tr>
<tr><th id="1686">1686</th><td>  <var>25</var>,</td></tr>
<tr><th id="1687">1687</th><td>  <var>26</var>,</td></tr>
<tr><th id="1688">1688</th><td>  <var>27</var>,</td></tr>
<tr><th id="1689">1689</th><td>  <var>28</var>,</td></tr>
<tr><th id="1690">1690</th><td>  <var>29</var>,</td></tr>
<tr><th id="1691">1691</th><td>  <var>30</var>,</td></tr>
<tr><th id="1692">1692</th><td>  <var>31</var>,</td></tr>
<tr><th id="1693">1693</th><td>  <var>0</var>,</td></tr>
<tr><th id="1694">1694</th><td>  <var>1</var>,</td></tr>
<tr><th id="1695">1695</th><td>  <var>2</var>,</td></tr>
<tr><th id="1696">1696</th><td>  <var>3</var>,</td></tr>
<tr><th id="1697">1697</th><td>  <var>4</var>,</td></tr>
<tr><th id="1698">1698</th><td>  <var>5</var>,</td></tr>
<tr><th id="1699">1699</th><td>  <var>6</var>,</td></tr>
<tr><th id="1700">1700</th><td>  <var>7</var>,</td></tr>
<tr><th id="1701">1701</th><td>  <var>8</var>,</td></tr>
<tr><th id="1702">1702</th><td>  <var>9</var>,</td></tr>
<tr><th id="1703">1703</th><td>  <var>10</var>,</td></tr>
<tr><th id="1704">1704</th><td>  <var>11</var>,</td></tr>
<tr><th id="1705">1705</th><td>  <var>12</var>,</td></tr>
<tr><th id="1706">1706</th><td>  <var>13</var>,</td></tr>
<tr><th id="1707">1707</th><td>  <var>14</var>,</td></tr>
<tr><th id="1708">1708</th><td>  <var>15</var>,</td></tr>
<tr><th id="1709">1709</th><td>  <var>0</var>,</td></tr>
<tr><th id="1710">1710</th><td>  <var>1</var>,</td></tr>
<tr><th id="1711">1711</th><td>  <var>2</var>,</td></tr>
<tr><th id="1712">1712</th><td>  <var>3</var>,</td></tr>
<tr><th id="1713">1713</th><td>  <var>4</var>,</td></tr>
<tr><th id="1714">1714</th><td>  <var>5</var>,</td></tr>
<tr><th id="1715">1715</th><td>  <var>6</var>,</td></tr>
<tr><th id="1716">1716</th><td>  <var>7</var>,</td></tr>
<tr><th id="1717">1717</th><td>  <var>8</var>,</td></tr>
<tr><th id="1718">1718</th><td>  <var>9</var>,</td></tr>
<tr><th id="1719">1719</th><td>  <var>10</var>,</td></tr>
<tr><th id="1720">1720</th><td>  <var>11</var>,</td></tr>
<tr><th id="1721">1721</th><td>  <var>12</var>,</td></tr>
<tr><th id="1722">1722</th><td>  <var>13</var>,</td></tr>
<tr><th id="1723">1723</th><td>  <var>14</var>,</td></tr>
<tr><th id="1724">1724</th><td>  <var>15</var>,</td></tr>
<tr><th id="1725">1725</th><td>  <var>0</var>,</td></tr>
<tr><th id="1726">1726</th><td>  <var>1</var>,</td></tr>
<tr><th id="1727">1727</th><td>  <var>2</var>,</td></tr>
<tr><th id="1728">1728</th><td>  <var>3</var>,</td></tr>
<tr><th id="1729">1729</th><td>  <var>4</var>,</td></tr>
<tr><th id="1730">1730</th><td>  <var>5</var>,</td></tr>
<tr><th id="1731">1731</th><td>  <var>6</var>,</td></tr>
<tr><th id="1732">1732</th><td>  <var>7</var>,</td></tr>
<tr><th id="1733">1733</th><td>  <var>8</var>,</td></tr>
<tr><th id="1734">1734</th><td>  <var>9</var>,</td></tr>
<tr><th id="1735">1735</th><td>  <var>10</var>,</td></tr>
<tr><th id="1736">1736</th><td>  <var>11</var>,</td></tr>
<tr><th id="1737">1737</th><td>  <var>12</var>,</td></tr>
<tr><th id="1738">1738</th><td>  <var>13</var>,</td></tr>
<tr><th id="1739">1739</th><td>  <var>14</var>,</td></tr>
<tr><th id="1740">1740</th><td>  <var>15</var>,</td></tr>
<tr><th id="1741">1741</th><td>  <var>0</var>,</td></tr>
<tr><th id="1742">1742</th><td>  <var>2</var>,</td></tr>
<tr><th id="1743">1743</th><td>  <var>4</var>,</td></tr>
<tr><th id="1744">1744</th><td>  <var>6</var>,</td></tr>
<tr><th id="1745">1745</th><td>  <var>8</var>,</td></tr>
<tr><th id="1746">1746</th><td>  <var>10</var>,</td></tr>
<tr><th id="1747">1747</th><td>  <var>12</var>,</td></tr>
<tr><th id="1748">1748</th><td>  <var>14</var>,</td></tr>
<tr><th id="1749">1749</th><td>};</td></tr>
<tr><th id="1750">1750</th><td><em>static</em> <b>inline</b> <em>void</em> InitSystemZMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="1751">1751</th><td>  RI-&gt;InitMCRegisterInfo(SystemZRegDesc, <var>195</var>, RA, PC, SystemZMCRegisterClasses, <var>22</var>, SystemZRegUnitRoots, <var>98</var>, SystemZRegDiffLists, SystemZLaneMaskLists, SystemZRegStrings, SystemZRegClassStrings, SystemZSubRegIdxLists, <var>7</var>,</td></tr>
<tr><th id="1752">1752</th><td>SystemZSubRegIdxRanges, SystemZRegEncodingTable);</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="1755">1755</th><td>  <b>default</b>:</td></tr>
<tr><th id="1756">1756</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1758">1758</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(SystemZDwarfFlavour0Dwarf2L, SystemZDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="1759">1759</th><td>    <b>break</b>;</td></tr>
<tr><th id="1760">1760</th><td>  }</td></tr>
<tr><th id="1761">1761</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="1762">1762</th><td>  <b>default</b>:</td></tr>
<tr><th id="1763">1763</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1764">1764</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1765">1765</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(SystemZEHFlavour0Dwarf2L, SystemZEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="1766">1766</th><td>    <b>break</b>;</td></tr>
<tr><th id="1767">1767</th><td>  }</td></tr>
<tr><th id="1768">1768</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="1769">1769</th><td>  <b>default</b>:</td></tr>
<tr><th id="1770">1770</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1771">1771</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1772">1772</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(SystemZDwarfFlavour0L2Dwarf, SystemZDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="1773">1773</th><td>    <b>break</b>;</td></tr>
<tr><th id="1774">1774</th><td>  }</td></tr>
<tr><th id="1775">1775</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="1776">1776</th><td>  <b>default</b>:</td></tr>
<tr><th id="1777">1777</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1778">1778</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1779">1779</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(SystemZEHFlavour0L2Dwarf, SystemZEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="1780">1780</th><td>    <b>break</b>;</td></tr>
<tr><th id="1781">1781</th><td>  }</td></tr>
<tr><th id="1782">1782</th><td>}</td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td><u>#<span data-ppcond="289">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="1789">1789</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1790">1790</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="1791">1791</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1792">1792</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="1793">1793</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1794">1794</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td><u>#<span data-ppcond="1797">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="1798">1798</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td><b>class</b> SystemZFrameLowering;</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td><b>struct</b> SystemZGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="1807">1807</th><td>  <b>explicit</b> SystemZGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="1808">1808</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="1809">1809</th><td>  <em>unsigned</em> composeSubRegIndicesImpl(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="1810">1810</th><td>  LaneBitmask composeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="1811">1811</th><td>  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="1812">1812</th><td>  <em>const</em> TargetRegisterClass *getSubClassWithSubReg(<em>const</em> TargetRegisterClass *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="1813">1813</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="1814">1814</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="1815">1815</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="1816">1816</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="1817">1817</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="1818">1818</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="1819">1819</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="1820">1820</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="1821">1821</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="1822">1822</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="1823">1823</th><td>  <em>static</em> <em>const</em> SystemZFrameLowering *getFrameLowering(</td></tr>
<tr><th id="1824">1824</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="1825">1825</th><td>};</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td><b>namespace</b> SystemZ { <i>// Register classes</i></td></tr>
<tr><th id="1828">1828</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRX32BitRegClass;</td></tr>
<tr><th id="1829">1829</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR32BitRegClass;</td></tr>
<tr><th id="1830">1830</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AR32BitRegClass;</td></tr>
<tr><th id="1831">1831</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP32BitRegClass;</td></tr>
<tr><th id="1832">1832</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR32BitRegClass;</td></tr>
<tr><th id="1833">1833</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRH32BitRegClass;</td></tr>
<tr><th id="1834">1834</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR32BitRegClass;</td></tr>
<tr><th id="1835">1835</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CCRRegClass;</td></tr>
<tr><th id="1836">1836</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FPCRegsRegClass;</td></tr>
<tr><th id="1837">1837</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBitRegClass;</td></tr>
<tr><th id="1838">1838</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBit_with_subreg_h32_in_FP32BitRegClass;</td></tr>
<tr><th id="1839">1839</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR64BitRegClass;</td></tr>
<tr><th id="1840">1840</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBit_with_subreg_h64RegClass;</td></tr>
<tr><th id="1841">1841</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CR64BitRegClass;</td></tr>
<tr><th id="1842">1842</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP64BitRegClass;</td></tr>
<tr><th id="1843">1843</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR64BitRegClass;</td></tr>
<tr><th id="1844">1844</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR64BitRegClass;</td></tr>
<tr><th id="1845">1845</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR128BitRegClass;</td></tr>
<tr><th id="1846">1846</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VF128BitRegClass;</td></tr>
<tr><th id="1847">1847</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP128BitRegClass;</td></tr>
<tr><th id="1848">1848</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR128BitRegClass;</td></tr>
<tr><th id="1849">1849</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR128BitRegClass;</td></tr>
<tr><th id="1850">1850</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td><u>#<span data-ppcond="1797">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="1857">1857</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1858">1858</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="1859">1859</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1860">1860</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="1861">1861</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1862">1862</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td><u>#<span data-ppcond="1865">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="1866">1866</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><b>extern</b> <em>const</em> MCRegisterClass SystemZMCRegisterClasses[];</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="1873">1873</th><td>  <i>/* 0 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="1874">1874</th><td>  <i>/* 2 */</i> MVT::i64, MVT::Other,</td></tr>
<tr><th id="1875">1875</th><td>  <i>/* 4 */</i> MVT::f32, MVT::Other,</td></tr>
<tr><th id="1876">1876</th><td>  <i>/* 6 */</i> MVT::f64, MVT::Other,</td></tr>
<tr><th id="1877">1877</th><td>  <i>/* 8 */</i> MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64, MVT::v4f32, MVT::v2f64, MVT::f128, MVT::Other,</td></tr>
<tr><th id="1878">1878</th><td>  <i>/* 16 */</i> MVT::f32, MVT::v4i8, MVT::v2i16, MVT::Other,</td></tr>
<tr><th id="1879">1879</th><td>  <i>/* 20 */</i> MVT::i64, MVT::f64, MVT::v8i8, MVT::v4i16, MVT::v2i32, MVT::v2f32, MVT::Other,</td></tr>
<tr><th id="1880">1880</th><td>  <i>/* 27 */</i> MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64, MVT::v4f32, MVT::v2f64, MVT::Other,</td></tr>
<tr><th id="1881">1881</th><td>  <i>/* 34 */</i> MVT::Untyped, MVT::Other,</td></tr>
<tr><th id="1882">1882</th><td>};</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"subreg_h32"</q>, <q>"subreg_h64"</q>, <q>"subreg_hh32"</q>, <q>"subreg_hl32"</q>, <q>"subreg_l32"</q>, <q>"subreg_l64"</q>, <q>""</q> };</td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td></td></tr>
<tr><th id="1887">1887</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="1888">1888</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="1889">1889</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// subreg_h32</i></td></tr>
<tr><th id="1890">1890</th><td>  LaneBitmask(<var>0x0000000000000006</var>), <i>// subreg_h64</i></td></tr>
<tr><th id="1891">1891</th><td>  LaneBitmask(<var>0x0000000000000002</var>), <i>// subreg_hh32</i></td></tr>
<tr><th id="1892">1892</th><td>  LaneBitmask(<var>0x0000000000000004</var>), <i>// subreg_hl32</i></td></tr>
<tr><th id="1893">1893</th><td>  LaneBitmask(<var>0x0000000000000008</var>), <i>// subreg_l32</i></td></tr>
<tr><th id="1894">1894</th><td>  LaneBitmask(<var>0x0000000000000009</var>), <i>// subreg_l64</i></td></tr>
<tr><th id="1895">1895</th><td> };</td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="1900">1900</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="1901">1901</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GRX32Bit</i></td></tr>
<tr><th id="1902">1902</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>16</var> },    <i>// VR32Bit</i></td></tr>
<tr><th id="1903">1903</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// AR32Bit</i></td></tr>
<tr><th id="1904">1904</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// FP32Bit</i></td></tr>
<tr><th id="1905">1905</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GR32Bit</i></td></tr>
<tr><th id="1906">1906</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GRH32Bit</i></td></tr>
<tr><th id="1907">1907</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// ADDR32Bit</i></td></tr>
<tr><th id="1908">1908</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CCR</i></td></tr>
<tr><th id="1909">1909</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// FPCRegs</i></td></tr>
<tr><th id="1910">1910</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>20</var> },    <i>// AnyRegBit</i></td></tr>
<tr><th id="1911">1911</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>20</var> },    <i>// AnyRegBit_with_subreg_h32_in_FP32Bit</i></td></tr>
<tr><th id="1912">1912</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>21</var> },    <i>// VR64Bit</i></td></tr>
<tr><th id="1913">1913</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>20</var> },    <i>// AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="1914">1914</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// CR64Bit</i></td></tr>
<tr><th id="1915">1915</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>6</var> },    <i>// FP64Bit</i></td></tr>
<tr><th id="1916">1916</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GR64Bit</i></td></tr>
<tr><th id="1917">1917</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// ADDR64Bit</i></td></tr>
<tr><th id="1918">1918</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>8</var> },    <i>// VR128Bit</i></td></tr>
<tr><th id="1919">1919</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>27</var> },    <i>// VF128Bit</i></td></tr>
<tr><th id="1920">1920</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>14</var> },    <i>// FP128Bit</i></td></tr>
<tr><th id="1921">1921</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>34</var> },    <i>// GR128Bit</i></td></tr>
<tr><th id="1922">1922</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>34</var> },    <i>// ADDR128Bit</i></td></tr>
<tr><th id="1923">1923</th><td>};</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td><em>static</em> <em>const</em> uint32_t GRX32BitSubClassMask[] = {</td></tr>
<tr><th id="1928">1928</th><td>  <var>0x00000071</var>, </td></tr>
<tr><th id="1929">1929</th><td>  <var>0x00318000</var>, <i>// subreg_h32</i></td></tr>
<tr><th id="1930">1930</th><td>  <var>0x00300000</var>, <i>// subreg_hh32</i></td></tr>
<tr><th id="1931">1931</th><td>  <var>0x00300000</var>, <i>// subreg_hl32</i></td></tr>
<tr><th id="1932">1932</th><td>  <var>0x00318000</var>, <i>// subreg_l32</i></td></tr>
<tr><th id="1933">1933</th><td>};</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td><em>static</em> <em>const</em> uint32_t VR32BitSubClassMask[] = {</td></tr>
<tr><th id="1936">1936</th><td>  <var>0x0000000a</var>, </td></tr>
<tr><th id="1937">1937</th><td>  <var>0x000e5c00</var>, <i>// subreg_h32</i></td></tr>
<tr><th id="1938">1938</th><td>  <var>0x00080000</var>, <i>// subreg_hh32</i></td></tr>
<tr><th id="1939">1939</th><td>};</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td><em>static</em> <em>const</em> uint32_t AR32BitSubClassMask[] = {</td></tr>
<tr><th id="1942">1942</th><td>  <var>0x00000004</var>, </td></tr>
<tr><th id="1943">1943</th><td>};</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><em>static</em> <em>const</em> uint32_t FP32BitSubClassMask[] = {</td></tr>
<tr><th id="1946">1946</th><td>  <var>0x00000008</var>, </td></tr>
<tr><th id="1947">1947</th><td>  <var>0x000c5400</var>, <i>// subreg_h32</i></td></tr>
<tr><th id="1948">1948</th><td>  <var>0x00080000</var>, <i>// subreg_hh32</i></td></tr>
<tr><th id="1949">1949</th><td>};</td></tr>
<tr><th id="1950">1950</th><td></td></tr>
<tr><th id="1951">1951</th><td><em>static</em> <em>const</em> uint32_t GR32BitSubClassMask[] = {</td></tr>
<tr><th id="1952">1952</th><td>  <var>0x00000050</var>, </td></tr>
<tr><th id="1953">1953</th><td>  <var>0x00300000</var>, <i>// subreg_hl32</i></td></tr>
<tr><th id="1954">1954</th><td>  <var>0x00318000</var>, <i>// subreg_l32</i></td></tr>
<tr><th id="1955">1955</th><td>};</td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td><em>static</em> <em>const</em> uint32_t GRH32BitSubClassMask[] = {</td></tr>
<tr><th id="1958">1958</th><td>  <var>0x00000020</var>, </td></tr>
<tr><th id="1959">1959</th><td>  <var>0x00318000</var>, <i>// subreg_h32</i></td></tr>
<tr><th id="1960">1960</th><td>  <var>0x00300000</var>, <i>// subreg_hh32</i></td></tr>
<tr><th id="1961">1961</th><td>};</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td><em>static</em> <em>const</em> uint32_t ADDR32BitSubClassMask[] = {</td></tr>
<tr><th id="1964">1964</th><td>  <var>0x00000040</var>, </td></tr>
<tr><th id="1965">1965</th><td>  <var>0x00200000</var>, <i>// subreg_hl32</i></td></tr>
<tr><th id="1966">1966</th><td>  <var>0x00310000</var>, <i>// subreg_l32</i></td></tr>
<tr><th id="1967">1967</th><td>};</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td><em>static</em> <em>const</em> uint32_t CCRSubClassMask[] = {</td></tr>
<tr><th id="1970">1970</th><td>  <var>0x00000080</var>, </td></tr>
<tr><th id="1971">1971</th><td>};</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td><em>static</em> <em>const</em> uint32_t FPCRegsSubClassMask[] = {</td></tr>
<tr><th id="1974">1974</th><td>  <var>0x00000100</var>, </td></tr>
<tr><th id="1975">1975</th><td>};</td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td><em>static</em> <em>const</em> uint32_t AnyRegBitSubClassMask[] = {</td></tr>
<tr><th id="1978">1978</th><td>  <var>0x0005d600</var>, </td></tr>
<tr><th id="1979">1979</th><td>  <var>0x003c1000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="1980">1980</th><td>  <var>0x00380000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="1981">1981</th><td>};</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td><em>static</em> <em>const</em> uint32_t AnyRegBit_with_subreg_h32_in_FP32BitSubClassMask[] = {</td></tr>
<tr><th id="1984">1984</th><td>  <var>0x00045400</var>, </td></tr>
<tr><th id="1985">1985</th><td>  <var>0x000c1000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="1986">1986</th><td>  <var>0x00080000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="1987">1987</th><td>};</td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td><em>static</em> <em>const</em> uint32_t VR64BitSubClassMask[] = {</td></tr>
<tr><th id="1990">1990</th><td>  <var>0x00004800</var>, </td></tr>
<tr><th id="1991">1991</th><td>  <var>0x000e1000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="1992">1992</th><td>  <var>0x00080000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="1993">1993</th><td>};</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td><em>static</em> <em>const</em> uint32_t AnyRegBit_with_subreg_h64SubClassMask[] = {</td></tr>
<tr><th id="1996">1996</th><td>  <var>0x00041000</var>, </td></tr>
<tr><th id="1997">1997</th><td>};</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td><em>static</em> <em>const</em> uint32_t CR64BitSubClassMask[] = {</td></tr>
<tr><th id="2000">2000</th><td>  <var>0x00002000</var>, </td></tr>
<tr><th id="2001">2001</th><td>};</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td><em>static</em> <em>const</em> uint32_t FP64BitSubClassMask[] = {</td></tr>
<tr><th id="2004">2004</th><td>  <var>0x00004000</var>, </td></tr>
<tr><th id="2005">2005</th><td>  <var>0x000c1000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="2006">2006</th><td>  <var>0x00080000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="2007">2007</th><td>};</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><em>static</em> <em>const</em> uint32_t GR64BitSubClassMask[] = {</td></tr>
<tr><th id="2010">2010</th><td>  <var>0x00018000</var>, </td></tr>
<tr><th id="2011">2011</th><td>  <var>0x00300000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="2012">2012</th><td>  <var>0x00300000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="2013">2013</th><td>};</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td><em>static</em> <em>const</em> uint32_t ADDR64BitSubClassMask[] = {</td></tr>
<tr><th id="2016">2016</th><td>  <var>0x00010000</var>, </td></tr>
<tr><th id="2017">2017</th><td>  <var>0x00200000</var>, <i>// subreg_h64</i></td></tr>
<tr><th id="2018">2018</th><td>  <var>0x00300000</var>, <i>// subreg_l64</i></td></tr>
<tr><th id="2019">2019</th><td>};</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td><em>static</em> <em>const</em> uint32_t VR128BitSubClassMask[] = {</td></tr>
<tr><th id="2022">2022</th><td>  <var>0x00060000</var>, </td></tr>
<tr><th id="2023">2023</th><td>};</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td><em>static</em> <em>const</em> uint32_t VF128BitSubClassMask[] = {</td></tr>
<tr><th id="2026">2026</th><td>  <var>0x00040000</var>, </td></tr>
<tr><th id="2027">2027</th><td>};</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td><em>static</em> <em>const</em> uint32_t FP128BitSubClassMask[] = {</td></tr>
<tr><th id="2030">2030</th><td>  <var>0x00080000</var>, </td></tr>
<tr><th id="2031">2031</th><td>};</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td><em>static</em> <em>const</em> uint32_t GR128BitSubClassMask[] = {</td></tr>
<tr><th id="2034">2034</th><td>  <var>0x00300000</var>, </td></tr>
<tr><th id="2035">2035</th><td>};</td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td><em>static</em> <em>const</em> uint32_t ADDR128BitSubClassMask[] = {</td></tr>
<tr><th id="2038">2038</th><td>  <var>0x00200000</var>, </td></tr>
<tr><th id="2039">2039</th><td>};</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="2042">2042</th><td>  <i>/* 0 */</i> <var>1</var>, <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="2043">2043</th><td>  <i>/* 3 */</i> <var>1</var>, <var>3</var>, <var>4</var>, <var>5</var>, <var>0</var>,</td></tr>
<tr><th id="2044">2044</th><td>  <i>/* 8 */</i> <var>2</var>, <var>6</var>, <var>0</var>,</td></tr>
<tr><th id="2045">2045</th><td>};</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> FP32BitSuperclasses[] = {</td></tr>
<tr><th id="2048">2048</th><td>  &amp;SystemZ::VR32BitRegClass,</td></tr>
<tr><th id="2049">2049</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2050">2050</th><td>};</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GR32BitSuperclasses[] = {</td></tr>
<tr><th id="2053">2053</th><td>  &amp;SystemZ::GRX32BitRegClass,</td></tr>
<tr><th id="2054">2054</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2055">2055</th><td>};</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GRH32BitSuperclasses[] = {</td></tr>
<tr><th id="2058">2058</th><td>  &amp;SystemZ::GRX32BitRegClass,</td></tr>
<tr><th id="2059">2059</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2060">2060</th><td>};</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> ADDR32BitSuperclasses[] = {</td></tr>
<tr><th id="2063">2063</th><td>  &amp;SystemZ::GRX32BitRegClass,</td></tr>
<tr><th id="2064">2064</th><td>  &amp;SystemZ::GR32BitRegClass,</td></tr>
<tr><th id="2065">2065</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2066">2066</th><td>};</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> AnyRegBit_with_subreg_h32_in_FP32BitSuperclasses[] = {</td></tr>
<tr><th id="2069">2069</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2070">2070</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2071">2071</th><td>};</td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> AnyRegBit_with_subreg_h64Superclasses[] = {</td></tr>
<tr><th id="2074">2074</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2075">2075</th><td>  &amp;SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClass,</td></tr>
<tr><th id="2076">2076</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2077">2077</th><td>};</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> FP64BitSuperclasses[] = {</td></tr>
<tr><th id="2080">2080</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2081">2081</th><td>  &amp;SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClass,</td></tr>
<tr><th id="2082">2082</th><td>  &amp;SystemZ::VR64BitRegClass,</td></tr>
<tr><th id="2083">2083</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2084">2084</th><td>};</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GR64BitSuperclasses[] = {</td></tr>
<tr><th id="2087">2087</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2088">2088</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2089">2089</th><td>};</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> ADDR64BitSuperclasses[] = {</td></tr>
<tr><th id="2092">2092</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2093">2093</th><td>  &amp;SystemZ::GR64BitRegClass,</td></tr>
<tr><th id="2094">2094</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2095">2095</th><td>};</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> VF128BitSuperclasses[] = {</td></tr>
<tr><th id="2098">2098</th><td>  &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2099">2099</th><td>  &amp;SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClass,</td></tr>
<tr><th id="2100">2100</th><td>  &amp;SystemZ::AnyRegBit_with_subreg_h64RegClass,</td></tr>
<tr><th id="2101">2101</th><td>  &amp;SystemZ::VR128BitRegClass,</td></tr>
<tr><th id="2102">2102</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2103">2103</th><td>};</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> ADDR128BitSuperclasses[] = {</td></tr>
<tr><th id="2106">2106</th><td>  &amp;SystemZ::GR128BitRegClass,</td></tr>
<tr><th id="2107">2107</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2108">2108</th><td>};</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td><b>namespace</b> SystemZ {   <i>// Register class instances</i></td></tr>
<tr><th id="2112">2112</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRX32BitRegClass = {</td></tr>
<tr><th id="2113">2113</th><td>    &amp;SystemZMCRegisterClasses[GRX32BitRegClassID],</td></tr>
<tr><th id="2114">2114</th><td>    GRX32BitSubClassMask,</td></tr>
<tr><th id="2115">2115</th><td>    SuperRegIdxSeqs + <var>3</var>,</td></tr>
<tr><th id="2116">2116</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2117">2117</th><td>    <var>0</var>,</td></tr>
<tr><th id="2118">2118</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2119">2119</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2120">2120</th><td>    NullRegClasses,</td></tr>
<tr><th id="2121">2121</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2122">2122</th><td>  };</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR32BitRegClass = {</td></tr>
<tr><th id="2125">2125</th><td>    &amp;SystemZMCRegisterClasses[VR32BitRegClassID],</td></tr>
<tr><th id="2126">2126</th><td>    VR32BitSubClassMask,</td></tr>
<tr><th id="2127">2127</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2128">2128</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2129">2129</th><td>    <var>0</var>,</td></tr>
<tr><th id="2130">2130</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2131">2131</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2132">2132</th><td>    NullRegClasses,</td></tr>
<tr><th id="2133">2133</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2134">2134</th><td>  };</td></tr>
<tr><th id="2135">2135</th><td></td></tr>
<tr><th id="2136">2136</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AR32BitRegClass = {</td></tr>
<tr><th id="2137">2137</th><td>    &amp;SystemZMCRegisterClasses[AR32BitRegClassID],</td></tr>
<tr><th id="2138">2138</th><td>    AR32BitSubClassMask,</td></tr>
<tr><th id="2139">2139</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2140">2140</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2141">2141</th><td>    <var>0</var>,</td></tr>
<tr><th id="2142">2142</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2143">2143</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2144">2144</th><td>    NullRegClasses,</td></tr>
<tr><th id="2145">2145</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2146">2146</th><td>  };</td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP32BitRegClass = {</td></tr>
<tr><th id="2149">2149</th><td>    &amp;SystemZMCRegisterClasses[FP32BitRegClassID],</td></tr>
<tr><th id="2150">2150</th><td>    FP32BitSubClassMask,</td></tr>
<tr><th id="2151">2151</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2152">2152</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2153">2153</th><td>    <var>0</var>,</td></tr>
<tr><th id="2154">2154</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2155">2155</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2156">2156</th><td>    FP32BitSuperclasses,</td></tr>
<tr><th id="2157">2157</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2158">2158</th><td>  };</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR32BitRegClass = {</td></tr>
<tr><th id="2161">2161</th><td>    &amp;SystemZMCRegisterClasses[GR32BitRegClassID],</td></tr>
<tr><th id="2162">2162</th><td>    GR32BitSubClassMask,</td></tr>
<tr><th id="2163">2163</th><td>    SuperRegIdxSeqs + <var>5</var>,</td></tr>
<tr><th id="2164">2164</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2165">2165</th><td>    <var>0</var>,</td></tr>
<tr><th id="2166">2166</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2167">2167</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2168">2168</th><td>    GR32BitSuperclasses,</td></tr>
<tr><th id="2169">2169</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2170">2170</th><td>  };</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRH32BitRegClass = {</td></tr>
<tr><th id="2173">2173</th><td>    &amp;SystemZMCRegisterClasses[GRH32BitRegClassID],</td></tr>
<tr><th id="2174">2174</th><td>    GRH32BitSubClassMask,</td></tr>
<tr><th id="2175">2175</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2176">2176</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2177">2177</th><td>    <var>0</var>,</td></tr>
<tr><th id="2178">2178</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2179">2179</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2180">2180</th><td>    GRH32BitSuperclasses,</td></tr>
<tr><th id="2181">2181</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2182">2182</th><td>  };</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR32BitRegClass = {</td></tr>
<tr><th id="2185">2185</th><td>    &amp;SystemZMCRegisterClasses[ADDR32BitRegClassID],</td></tr>
<tr><th id="2186">2186</th><td>    ADDR32BitSubClassMask,</td></tr>
<tr><th id="2187">2187</th><td>    SuperRegIdxSeqs + <var>5</var>,</td></tr>
<tr><th id="2188">2188</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2189">2189</th><td>    <var>0</var>,</td></tr>
<tr><th id="2190">2190</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2191">2191</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2192">2192</th><td>    ADDR32BitSuperclasses,</td></tr>
<tr><th id="2193">2193</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2194">2194</th><td>  };</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CCRRegClass = {</td></tr>
<tr><th id="2197">2197</th><td>    &amp;SystemZMCRegisterClasses[CCRRegClassID],</td></tr>
<tr><th id="2198">2198</th><td>    CCRSubClassMask,</td></tr>
<tr><th id="2199">2199</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2200">2200</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2201">2201</th><td>    <var>0</var>,</td></tr>
<tr><th id="2202">2202</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2203">2203</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2204">2204</th><td>    NullRegClasses,</td></tr>
<tr><th id="2205">2205</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2206">2206</th><td>  };</td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FPCRegsRegClass = {</td></tr>
<tr><th id="2209">2209</th><td>    &amp;SystemZMCRegisterClasses[FPCRegsRegClassID],</td></tr>
<tr><th id="2210">2210</th><td>    FPCRegsSubClassMask,</td></tr>
<tr><th id="2211">2211</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2212">2212</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2213">2213</th><td>    <var>0</var>,</td></tr>
<tr><th id="2214">2214</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2215">2215</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2216">2216</th><td>    NullRegClasses,</td></tr>
<tr><th id="2217">2217</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2218">2218</th><td>  };</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBitRegClass = {</td></tr>
<tr><th id="2221">2221</th><td>    &amp;SystemZMCRegisterClasses[AnyRegBitRegClassID],</td></tr>
<tr><th id="2222">2222</th><td>    AnyRegBitSubClassMask,</td></tr>
<tr><th id="2223">2223</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2224">2224</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2225">2225</th><td>    <var>0</var>,</td></tr>
<tr><th id="2226">2226</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2227">2227</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2228">2228</th><td>    NullRegClasses,</td></tr>
<tr><th id="2229">2229</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2230">2230</th><td>  };</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBit_with_subreg_h32_in_FP32BitRegClass = {</td></tr>
<tr><th id="2233">2233</th><td>    &amp;SystemZMCRegisterClasses[AnyRegBit_with_subreg_h32_in_FP32BitRegClassID],</td></tr>
<tr><th id="2234">2234</th><td>    AnyRegBit_with_subreg_h32_in_FP32BitSubClassMask,</td></tr>
<tr><th id="2235">2235</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2236">2236</th><td>    LaneBitmask(<var>0x0000000000000007</var>),</td></tr>
<tr><th id="2237">2237</th><td>    <var>0</var>,</td></tr>
<tr><th id="2238">2238</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2239">2239</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2240">2240</th><td>    AnyRegBit_with_subreg_h32_in_FP32BitSuperclasses,</td></tr>
<tr><th id="2241">2241</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2242">2242</th><td>  };</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR64BitRegClass = {</td></tr>
<tr><th id="2245">2245</th><td>    &amp;SystemZMCRegisterClasses[VR64BitRegClassID],</td></tr>
<tr><th id="2246">2246</th><td>    VR64BitSubClassMask,</td></tr>
<tr><th id="2247">2247</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2248">2248</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2249">2249</th><td>    <var>0</var>,</td></tr>
<tr><th id="2250">2250</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2251">2251</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2252">2252</th><td>    NullRegClasses,</td></tr>
<tr><th id="2253">2253</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2254">2254</th><td>  };</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AnyRegBit_with_subreg_h64RegClass = {</td></tr>
<tr><th id="2257">2257</th><td>    &amp;SystemZMCRegisterClasses[AnyRegBit_with_subreg_h64RegClassID],</td></tr>
<tr><th id="2258">2258</th><td>    AnyRegBit_with_subreg_h64SubClassMask,</td></tr>
<tr><th id="2259">2259</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2260">2260</th><td>    LaneBitmask(<var>0x0000000000000007</var>),</td></tr>
<tr><th id="2261">2261</th><td>    <var>0</var>,</td></tr>
<tr><th id="2262">2262</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2263">2263</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2264">2264</th><td>    AnyRegBit_with_subreg_h64Superclasses,</td></tr>
<tr><th id="2265">2265</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2266">2266</th><td>  };</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CR64BitRegClass = {</td></tr>
<tr><th id="2269">2269</th><td>    &amp;SystemZMCRegisterClasses[CR64BitRegClassID],</td></tr>
<tr><th id="2270">2270</th><td>    CR64BitSubClassMask,</td></tr>
<tr><th id="2271">2271</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2272">2272</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2273">2273</th><td>    <var>0</var>,</td></tr>
<tr><th id="2274">2274</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2275">2275</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2276">2276</th><td>    NullRegClasses,</td></tr>
<tr><th id="2277">2277</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2278">2278</th><td>  };</td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP64BitRegClass = {</td></tr>
<tr><th id="2281">2281</th><td>    &amp;SystemZMCRegisterClasses[FP64BitRegClassID],</td></tr>
<tr><th id="2282">2282</th><td>    FP64BitSubClassMask,</td></tr>
<tr><th id="2283">2283</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2284">2284</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2285">2285</th><td>    <var>0</var>,</td></tr>
<tr><th id="2286">2286</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2287">2287</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2288">2288</th><td>    FP64BitSuperclasses,</td></tr>
<tr><th id="2289">2289</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2290">2290</th><td>  };</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR64BitRegClass = {</td></tr>
<tr><th id="2293">2293</th><td>    &amp;SystemZMCRegisterClasses[GR64BitRegClassID],</td></tr>
<tr><th id="2294">2294</th><td>    GR64BitSubClassMask,</td></tr>
<tr><th id="2295">2295</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2296">2296</th><td>    LaneBitmask(<var>0x0000000000000009</var>),</td></tr>
<tr><th id="2297">2297</th><td>    <var>0</var>,</td></tr>
<tr><th id="2298">2298</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2299">2299</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2300">2300</th><td>    GR64BitSuperclasses,</td></tr>
<tr><th id="2301">2301</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2302">2302</th><td>  };</td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR64BitRegClass = {</td></tr>
<tr><th id="2305">2305</th><td>    &amp;SystemZMCRegisterClasses[ADDR64BitRegClassID],</td></tr>
<tr><th id="2306">2306</th><td>    ADDR64BitSubClassMask,</td></tr>
<tr><th id="2307">2307</th><td>    SuperRegIdxSeqs + <var>8</var>,</td></tr>
<tr><th id="2308">2308</th><td>    LaneBitmask(<var>0x0000000000000009</var>),</td></tr>
<tr><th id="2309">2309</th><td>    <var>0</var>,</td></tr>
<tr><th id="2310">2310</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2311">2311</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2312">2312</th><td>    ADDR64BitSuperclasses,</td></tr>
<tr><th id="2313">2313</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2314">2314</th><td>  };</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VR128BitRegClass = {</td></tr>
<tr><th id="2317">2317</th><td>    &amp;SystemZMCRegisterClasses[VR128BitRegClassID],</td></tr>
<tr><th id="2318">2318</th><td>    VR128BitSubClassMask,</td></tr>
<tr><th id="2319">2319</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2320">2320</th><td>    LaneBitmask(<var>0x0000000000000007</var>),</td></tr>
<tr><th id="2321">2321</th><td>    <var>0</var>,</td></tr>
<tr><th id="2322">2322</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2323">2323</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2324">2324</th><td>    NullRegClasses,</td></tr>
<tr><th id="2325">2325</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2326">2326</th><td>  };</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass VF128BitRegClass = {</td></tr>
<tr><th id="2329">2329</th><td>    &amp;SystemZMCRegisterClasses[VF128BitRegClassID],</td></tr>
<tr><th id="2330">2330</th><td>    VF128BitSubClassMask,</td></tr>
<tr><th id="2331">2331</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2332">2332</th><td>    LaneBitmask(<var>0x0000000000000007</var>),</td></tr>
<tr><th id="2333">2333</th><td>    <var>0</var>,</td></tr>
<tr><th id="2334">2334</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2335">2335</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2336">2336</th><td>    VF128BitSuperclasses,</td></tr>
<tr><th id="2337">2337</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2338">2338</th><td>  };</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FP128BitRegClass = {</td></tr>
<tr><th id="2341">2341</th><td>    &amp;SystemZMCRegisterClasses[FP128BitRegClassID],</td></tr>
<tr><th id="2342">2342</th><td>    FP128BitSubClassMask,</td></tr>
<tr><th id="2343">2343</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2344">2344</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2345">2345</th><td>    <var>0</var>,</td></tr>
<tr><th id="2346">2346</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2347">2347</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2348">2348</th><td>    NullRegClasses,</td></tr>
<tr><th id="2349">2349</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2350">2350</th><td>  };</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GR128BitRegClass = {</td></tr>
<tr><th id="2353">2353</th><td>    &amp;SystemZMCRegisterClasses[GR128BitRegClassID],</td></tr>
<tr><th id="2354">2354</th><td>    GR128BitSubClassMask,</td></tr>
<tr><th id="2355">2355</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2356">2356</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2357">2357</th><td>    <var>0</var>,</td></tr>
<tr><th id="2358">2358</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2359">2359</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2360">2360</th><td>    NullRegClasses,</td></tr>
<tr><th id="2361">2361</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2362">2362</th><td>  };</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ADDR128BitRegClass = {</td></tr>
<tr><th id="2365">2365</th><td>    &amp;SystemZMCRegisterClasses[ADDR128BitRegClassID],</td></tr>
<tr><th id="2366">2366</th><td>    ADDR128BitSubClassMask,</td></tr>
<tr><th id="2367">2367</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2368">2368</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2369">2369</th><td>    <var>0</var>,</td></tr>
<tr><th id="2370">2370</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2371">2371</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2372">2372</th><td>    ADDR128BitSuperclasses,</td></tr>
<tr><th id="2373">2373</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2374">2374</th><td>  };</td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td><b>namespace</b> {</td></tr>
<tr><th id="2379">2379</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="2380">2380</th><td>    &amp;SystemZ::GRX32BitRegClass,</td></tr>
<tr><th id="2381">2381</th><td>    &amp;SystemZ::VR32BitRegClass,</td></tr>
<tr><th id="2382">2382</th><td>    &amp;SystemZ::AR32BitRegClass,</td></tr>
<tr><th id="2383">2383</th><td>    &amp;SystemZ::FP32BitRegClass,</td></tr>
<tr><th id="2384">2384</th><td>    &amp;SystemZ::GR32BitRegClass,</td></tr>
<tr><th id="2385">2385</th><td>    &amp;SystemZ::GRH32BitRegClass,</td></tr>
<tr><th id="2386">2386</th><td>    &amp;SystemZ::ADDR32BitRegClass,</td></tr>
<tr><th id="2387">2387</th><td>    &amp;SystemZ::CCRRegClass,</td></tr>
<tr><th id="2388">2388</th><td>    &amp;SystemZ::FPCRegsRegClass,</td></tr>
<tr><th id="2389">2389</th><td>    &amp;SystemZ::AnyRegBitRegClass,</td></tr>
<tr><th id="2390">2390</th><td>    &amp;SystemZ::AnyRegBit_with_subreg_h32_in_FP32BitRegClass,</td></tr>
<tr><th id="2391">2391</th><td>    &amp;SystemZ::VR64BitRegClass,</td></tr>
<tr><th id="2392">2392</th><td>    &amp;SystemZ::AnyRegBit_with_subreg_h64RegClass,</td></tr>
<tr><th id="2393">2393</th><td>    &amp;SystemZ::CR64BitRegClass,</td></tr>
<tr><th id="2394">2394</th><td>    &amp;SystemZ::FP64BitRegClass,</td></tr>
<tr><th id="2395">2395</th><td>    &amp;SystemZ::GR64BitRegClass,</td></tr>
<tr><th id="2396">2396</th><td>    &amp;SystemZ::ADDR64BitRegClass,</td></tr>
<tr><th id="2397">2397</th><td>    &amp;SystemZ::VR128BitRegClass,</td></tr>
<tr><th id="2398">2398</th><td>    &amp;SystemZ::VF128BitRegClass,</td></tr>
<tr><th id="2399">2399</th><td>    &amp;SystemZ::FP128BitRegClass,</td></tr>
<tr><th id="2400">2400</th><td>    &amp;SystemZ::GR128BitRegClass,</td></tr>
<tr><th id="2401">2401</th><td>    &amp;SystemZ::ADDR128BitRegClass,</td></tr>
<tr><th id="2402">2402</th><td>  };</td></tr>
<tr><th id="2403">2403</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc SystemZRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="2406">2406</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2407">2407</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2408">2408</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2409">2409</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2410">2410</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2411">2411</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2412">2412</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2413">2413</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2414">2414</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2415">2415</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2416">2416</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2417">2417</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2418">2418</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2419">2419</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2420">2420</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2421">2421</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2422">2422</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2423">2423</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2424">2424</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2425">2425</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2426">2426</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2427">2427</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2428">2428</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2429">2429</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2430">2430</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2431">2431</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2432">2432</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2433">2433</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2434">2434</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2435">2435</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2436">2436</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2437">2437</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2438">2438</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2439">2439</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2440">2440</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2441">2441</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2442">2442</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2443">2443</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2444">2444</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2445">2445</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2446">2446</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2447">2447</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2448">2448</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2449">2449</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2450">2450</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2451">2451</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2452">2452</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2453">2453</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2454">2454</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2455">2455</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2456">2456</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2457">2457</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2458">2458</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2459">2459</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2460">2460</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2461">2461</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2462">2462</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2463">2463</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2464">2464</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2465">2465</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2466">2466</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2467">2467</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2468">2468</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2469">2469</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2470">2470</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2471">2471</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2472">2472</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2473">2473</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2474">2474</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2475">2475</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2476">2476</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2477">2477</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2478">2478</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2479">2479</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2480">2480</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2481">2481</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2482">2482</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2483">2483</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2484">2484</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2485">2485</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2486">2486</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2487">2487</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2488">2488</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2489">2489</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2490">2490</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2491">2491</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2492">2492</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2493">2493</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2494">2494</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2495">2495</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2496">2496</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2497">2497</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2498">2498</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2499">2499</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2500">2500</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2501">2501</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2502">2502</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2503">2503</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2504">2504</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2505">2505</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2506">2506</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2507">2507</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2508">2508</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2509">2509</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2510">2510</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2511">2511</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2512">2512</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2513">2513</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2514">2514</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2515">2515</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2516">2516</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2517">2517</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2518">2518</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2519">2519</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2520">2520</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2521">2521</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2522">2522</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2523">2523</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2524">2524</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2525">2525</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2526">2526</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2527">2527</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2528">2528</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2529">2529</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2530">2530</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2531">2531</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2532">2532</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2533">2533</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2534">2534</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2535">2535</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2536">2536</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2537">2537</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2538">2538</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2539">2539</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2540">2540</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2541">2541</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2542">2542</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2543">2543</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2544">2544</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2545">2545</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2546">2546</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2547">2547</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2548">2548</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2549">2549</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2550">2550</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2551">2551</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2552">2552</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2553">2553</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2554">2554</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2555">2555</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2556">2556</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2557">2557</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2558">2558</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2559">2559</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2560">2560</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2561">2561</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2562">2562</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2563">2563</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2564">2564</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2565">2565</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2566">2566</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2567">2567</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2568">2568</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2569">2569</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2570">2570</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2571">2571</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2572">2572</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2573">2573</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2574">2574</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2575">2575</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2576">2576</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2577">2577</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2578">2578</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2579">2579</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2580">2580</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2581">2581</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2582">2582</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2583">2583</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2584">2584</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2585">2585</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2586">2586</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2587">2587</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2588">2588</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2589">2589</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2590">2590</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2591">2591</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2592">2592</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2593">2593</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2594">2594</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2595">2595</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2596">2596</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2597">2597</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2598">2598</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2599">2599</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2600">2600</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2601">2601</th><td>};</td></tr>
<tr><th id="2602">2602</th><td><em>unsigned</em> SystemZGenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="2603">2603</th><td>  <em>static</em> <em>const</em> uint8_t RowMap[<var>6</var>] = {</td></tr>
<tr><th id="2604">2604</th><td>    <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2605">2605</th><td>  };</td></tr>
<tr><th id="2606">2606</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>2</var>][<var>6</var>] = {</td></tr>
<tr><th id="2607">2607</th><td>    { SystemZ::subreg_hh32, <var>0</var>, <var>0</var>, <var>0</var>, SystemZ::subreg_hl32, <var>0</var>, },</td></tr>
<tr><th id="2608">2608</th><td>    { SystemZ::subreg_h32, <var>0</var>, <var>0</var>, <var>0</var>, SystemZ::subreg_l32, <var>0</var>, },</td></tr>
<tr><th id="2609">2609</th><td>  };</td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td>  --IdxA; assert(IdxA &lt; <var>6</var>);</td></tr>
<tr><th id="2612">2612</th><td>  --IdxB; assert(IdxB &lt; <var>6</var>);</td></tr>
<tr><th id="2613">2613</th><td>  <b>return</b> Rows[RowMap[IdxA]][IdxB];</td></tr>
<tr><th id="2614">2614</th><td>}</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="2617">2617</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="2618">2618</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="2619">2619</th><td>  };</td></tr>
<tr><th id="2620">2620</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="2621">2621</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 0</i></td></tr>
<tr><th id="2622">2622</th><td>    { LaneBitmask(<var>0x0000000000000001</var>),  <var>1</var> }, { LaneBitmask(<var>0x0000000000000008</var>), <var>63</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 2</i></td></tr>
<tr><th id="2623">2623</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>1</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 5</i></td></tr>
<tr><th id="2624">2624</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>2</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 7</i></td></tr>
<tr><th id="2625">2625</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>3</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 9</i></td></tr>
<tr><th id="2626">2626</th><td>  };</td></tr>
<tr><th id="2627">2627</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="2628">2628</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to subreg_h32</i></td></tr>
<tr><th id="2629">2629</th><td>    &amp;LaneMaskComposeSequences[<var>2</var>], <i>// to subreg_h64</i></td></tr>
<tr><th id="2630">2630</th><td>    &amp;LaneMaskComposeSequences[<var>5</var>], <i>// to subreg_hh32</i></td></tr>
<tr><th id="2631">2631</th><td>    &amp;LaneMaskComposeSequences[<var>7</var>], <i>// to subreg_hl32</i></td></tr>
<tr><th id="2632">2632</th><td>    &amp;LaneMaskComposeSequences[<var>9</var>], <i>// to subreg_l32</i></td></tr>
<tr><th id="2633">2633</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>] <i>// to subreg_l64</i></td></tr>
<tr><th id="2634">2634</th><td>  };</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>LaneBitmask SystemZGenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="2637">2637</th><td>  --IdxA; assert(IdxA &lt; <var>6</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="2638">2638</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="2639">2639</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="2640">2640</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="2641">2641</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="2642">2642</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="2643">2643</th><td>    <b>else</b></td></tr>
<tr><th id="2644">2644</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="2645">2645</th><td>  }</td></tr>
<tr><th id="2646">2646</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="2647">2647</th><td>}</td></tr>
<tr><th id="2648">2648</th><td></td></tr>
<tr><th id="2649">2649</th><td>LaneBitmask SystemZGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="2650">2650</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="2651">2651</th><td>  --IdxA; assert(IdxA &lt; <var>6</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="2652">2652</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="2653">2653</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="2654">2654</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="2655">2655</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="2656">2656</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="2657">2657</th><td>    <b>else</b></td></tr>
<tr><th id="2658">2658</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="2659">2659</th><td>  }</td></tr>
<tr><th id="2660">2660</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="2661">2661</th><td>}</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td><em>const</em> TargetRegisterClass *SystemZGenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2664">2664</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>22</var>][<var>6</var>] = {</td></tr>
<tr><th id="2665">2665</th><td>    {	<i>// GRX32Bit</i></td></tr>
<tr><th id="2666">2666</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2667">2667</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2668">2668</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2669">2669</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2670">2670</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2671">2671</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2672">2672</th><td>    },</td></tr>
<tr><th id="2673">2673</th><td>    {	<i>// VR32Bit</i></td></tr>
<tr><th id="2674">2674</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2675">2675</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2676">2676</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2677">2677</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2678">2678</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2679">2679</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2680">2680</th><td>    },</td></tr>
<tr><th id="2681">2681</th><td>    {	<i>// AR32Bit</i></td></tr>
<tr><th id="2682">2682</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2683">2683</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2684">2684</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2685">2685</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2686">2686</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2687">2687</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2688">2688</th><td>    },</td></tr>
<tr><th id="2689">2689</th><td>    {	<i>// FP32Bit</i></td></tr>
<tr><th id="2690">2690</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2691">2691</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2692">2692</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2693">2693</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2694">2694</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2695">2695</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2696">2696</th><td>    },</td></tr>
<tr><th id="2697">2697</th><td>    {	<i>// GR32Bit</i></td></tr>
<tr><th id="2698">2698</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2699">2699</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2700">2700</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2701">2701</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2702">2702</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2703">2703</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2704">2704</th><td>    },</td></tr>
<tr><th id="2705">2705</th><td>    {	<i>// GRH32Bit</i></td></tr>
<tr><th id="2706">2706</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2707">2707</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2708">2708</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2709">2709</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2710">2710</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2711">2711</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2712">2712</th><td>    },</td></tr>
<tr><th id="2713">2713</th><td>    {	<i>// ADDR32Bit</i></td></tr>
<tr><th id="2714">2714</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2715">2715</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2716">2716</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2717">2717</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2718">2718</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2719">2719</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2720">2720</th><td>    },</td></tr>
<tr><th id="2721">2721</th><td>    {	<i>// CCR</i></td></tr>
<tr><th id="2722">2722</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2723">2723</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2724">2724</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2725">2725</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2726">2726</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2727">2727</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2728">2728</th><td>    },</td></tr>
<tr><th id="2729">2729</th><td>    {	<i>// FPCRegs</i></td></tr>
<tr><th id="2730">2730</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2731">2731</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2732">2732</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2733">2733</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2734">2734</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2735">2735</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2736">2736</th><td>    },</td></tr>
<tr><th id="2737">2737</th><td>    {	<i>// AnyRegBit</i></td></tr>
<tr><th id="2738">2738</th><td>      <var>10</var>,	<i>// subreg_h32 -&gt; AnyRegBit</i></td></tr>
<tr><th id="2739">2739</th><td>      <var>13</var>,	<i>// subreg_h64 -&gt; AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2740">2740</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2741">2741</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2742">2742</th><td>      <var>16</var>,	<i>// subreg_l32 -&gt; GR64Bit</i></td></tr>
<tr><th id="2743">2743</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2744">2744</th><td>    },</td></tr>
<tr><th id="2745">2745</th><td>    {	<i>// AnyRegBit_with_subreg_h32_in_FP32Bit</i></td></tr>
<tr><th id="2746">2746</th><td>      <var>11</var>,	<i>// subreg_h32 -&gt; AnyRegBit_with_subreg_h32_in_FP32Bit</i></td></tr>
<tr><th id="2747">2747</th><td>      <var>13</var>,	<i>// subreg_h64 -&gt; AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2748">2748</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2749">2749</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2750">2750</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2751">2751</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2752">2752</th><td>    },</td></tr>
<tr><th id="2753">2753</th><td>    {	<i>// VR64Bit</i></td></tr>
<tr><th id="2754">2754</th><td>      <var>12</var>,	<i>// subreg_h32 -&gt; VR64Bit</i></td></tr>
<tr><th id="2755">2755</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2756">2756</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2757">2757</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2758">2758</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2759">2759</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2760">2760</th><td>    },</td></tr>
<tr><th id="2761">2761</th><td>    {	<i>// AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2762">2762</th><td>      <var>13</var>,	<i>// subreg_h32 -&gt; AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2763">2763</th><td>      <var>13</var>,	<i>// subreg_h64 -&gt; AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2764">2764</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2765">2765</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2766">2766</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2767">2767</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2768">2768</th><td>    },</td></tr>
<tr><th id="2769">2769</th><td>    {	<i>// CR64Bit</i></td></tr>
<tr><th id="2770">2770</th><td>      <var>0</var>,	<i>// subreg_h32</i></td></tr>
<tr><th id="2771">2771</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2772">2772</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2773">2773</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2774">2774</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2775">2775</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2776">2776</th><td>    },</td></tr>
<tr><th id="2777">2777</th><td>    {	<i>// FP64Bit</i></td></tr>
<tr><th id="2778">2778</th><td>      <var>15</var>,	<i>// subreg_h32 -&gt; FP64Bit</i></td></tr>
<tr><th id="2779">2779</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2780">2780</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2781">2781</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2782">2782</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2783">2783</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2784">2784</th><td>    },</td></tr>
<tr><th id="2785">2785</th><td>    {	<i>// GR64Bit</i></td></tr>
<tr><th id="2786">2786</th><td>      <var>16</var>,	<i>// subreg_h32 -&gt; GR64Bit</i></td></tr>
<tr><th id="2787">2787</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2788">2788</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2789">2789</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2790">2790</th><td>      <var>16</var>,	<i>// subreg_l32 -&gt; GR64Bit</i></td></tr>
<tr><th id="2791">2791</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2792">2792</th><td>    },</td></tr>
<tr><th id="2793">2793</th><td>    {	<i>// ADDR64Bit</i></td></tr>
<tr><th id="2794">2794</th><td>      <var>17</var>,	<i>// subreg_h32 -&gt; ADDR64Bit</i></td></tr>
<tr><th id="2795">2795</th><td>      <var>0</var>,	<i>// subreg_h64</i></td></tr>
<tr><th id="2796">2796</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2797">2797</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2798">2798</th><td>      <var>17</var>,	<i>// subreg_l32 -&gt; ADDR64Bit</i></td></tr>
<tr><th id="2799">2799</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2800">2800</th><td>    },</td></tr>
<tr><th id="2801">2801</th><td>    {	<i>// VR128Bit</i></td></tr>
<tr><th id="2802">2802</th><td>      <var>18</var>,	<i>// subreg_h32 -&gt; VR128Bit</i></td></tr>
<tr><th id="2803">2803</th><td>      <var>18</var>,	<i>// subreg_h64 -&gt; VR128Bit</i></td></tr>
<tr><th id="2804">2804</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2805">2805</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2806">2806</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2807">2807</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2808">2808</th><td>    },</td></tr>
<tr><th id="2809">2809</th><td>    {	<i>// VF128Bit</i></td></tr>
<tr><th id="2810">2810</th><td>      <var>19</var>,	<i>// subreg_h32 -&gt; VF128Bit</i></td></tr>
<tr><th id="2811">2811</th><td>      <var>19</var>,	<i>// subreg_h64 -&gt; VF128Bit</i></td></tr>
<tr><th id="2812">2812</th><td>      <var>0</var>,	<i>// subreg_hh32</i></td></tr>
<tr><th id="2813">2813</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2814">2814</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2815">2815</th><td>      <var>0</var>,	<i>// subreg_l64</i></td></tr>
<tr><th id="2816">2816</th><td>    },</td></tr>
<tr><th id="2817">2817</th><td>    {	<i>// FP128Bit</i></td></tr>
<tr><th id="2818">2818</th><td>      <var>20</var>,	<i>// subreg_h32 -&gt; FP128Bit</i></td></tr>
<tr><th id="2819">2819</th><td>      <var>20</var>,	<i>// subreg_h64 -&gt; FP128Bit</i></td></tr>
<tr><th id="2820">2820</th><td>      <var>20</var>,	<i>// subreg_hh32 -&gt; FP128Bit</i></td></tr>
<tr><th id="2821">2821</th><td>      <var>0</var>,	<i>// subreg_hl32</i></td></tr>
<tr><th id="2822">2822</th><td>      <var>0</var>,	<i>// subreg_l32</i></td></tr>
<tr><th id="2823">2823</th><td>      <var>20</var>,	<i>// subreg_l64 -&gt; FP128Bit</i></td></tr>
<tr><th id="2824">2824</th><td>    },</td></tr>
<tr><th id="2825">2825</th><td>    {	<i>// GR128Bit</i></td></tr>
<tr><th id="2826">2826</th><td>      <var>21</var>,	<i>// subreg_h32 -&gt; GR128Bit</i></td></tr>
<tr><th id="2827">2827</th><td>      <var>21</var>,	<i>// subreg_h64 -&gt; GR128Bit</i></td></tr>
<tr><th id="2828">2828</th><td>      <var>21</var>,	<i>// subreg_hh32 -&gt; GR128Bit</i></td></tr>
<tr><th id="2829">2829</th><td>      <var>21</var>,	<i>// subreg_hl32 -&gt; GR128Bit</i></td></tr>
<tr><th id="2830">2830</th><td>      <var>21</var>,	<i>// subreg_l32 -&gt; GR128Bit</i></td></tr>
<tr><th id="2831">2831</th><td>      <var>21</var>,	<i>// subreg_l64 -&gt; GR128Bit</i></td></tr>
<tr><th id="2832">2832</th><td>    },</td></tr>
<tr><th id="2833">2833</th><td>    {	<i>// ADDR128Bit</i></td></tr>
<tr><th id="2834">2834</th><td>      <var>22</var>,	<i>// subreg_h32 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2835">2835</th><td>      <var>22</var>,	<i>// subreg_h64 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2836">2836</th><td>      <var>22</var>,	<i>// subreg_hh32 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2837">2837</th><td>      <var>22</var>,	<i>// subreg_hl32 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2838">2838</th><td>      <var>22</var>,	<i>// subreg_l32 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2839">2839</th><td>      <var>22</var>,	<i>// subreg_l64 -&gt; ADDR128Bit</i></td></tr>
<tr><th id="2840">2840</th><td>    },</td></tr>
<tr><th id="2841">2841</th><td>  };</td></tr>
<tr><th id="2842">2842</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="2843">2843</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="2844">2844</th><td>  --Idx;</td></tr>
<tr><th id="2845">2845</th><td>  assert(Idx &lt; <var>6</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="2846">2846</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="2847">2847</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="2848">2848</th><td>}</td></tr>
<tr><th id="2849">2849</th><td></td></tr>
<tr><th id="2850">2850</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="2851">2851</th><td><em>const</em> RegClassWeight &amp;SystemZGenRegisterInfo::</td></tr>
<tr><th id="2852">2852</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="2853">2853</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="2854">2854</th><td>    {<var>1</var>, <var>32</var>},  	<i>// GRX32Bit</i></td></tr>
<tr><th id="2855">2855</th><td>    {<var>1</var>, <var>32</var>},  	<i>// VR32Bit</i></td></tr>
<tr><th id="2856">2856</th><td>    {<var>0</var>, <var>0</var>},  	<i>// AR32Bit</i></td></tr>
<tr><th id="2857">2857</th><td>    {<var>1</var>, <var>16</var>},  	<i>// FP32Bit</i></td></tr>
<tr><th id="2858">2858</th><td>    {<var>1</var>, <var>16</var>},  	<i>// GR32Bit</i></td></tr>
<tr><th id="2859">2859</th><td>    {<var>1</var>, <var>16</var>},  	<i>// GRH32Bit</i></td></tr>
<tr><th id="2860">2860</th><td>    {<var>1</var>, <var>15</var>},  	<i>// ADDR32Bit</i></td></tr>
<tr><th id="2861">2861</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CCR</i></td></tr>
<tr><th id="2862">2862</th><td>    {<var>0</var>, <var>0</var>},  	<i>// FPCRegs</i></td></tr>
<tr><th id="2863">2863</th><td>    {<var>1</var>, <var>48</var>},  	<i>// AnyRegBit</i></td></tr>
<tr><th id="2864">2864</th><td>    {<var>1</var>, <var>16</var>},  	<i>// AnyRegBit_with_subreg_h32_in_FP32Bit</i></td></tr>
<tr><th id="2865">2865</th><td>    {<var>1</var>, <var>32</var>},  	<i>// VR64Bit</i></td></tr>
<tr><th id="2866">2866</th><td>    {<var>1</var>, <var>16</var>},  	<i>// AnyRegBit_with_subreg_h64</i></td></tr>
<tr><th id="2867">2867</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CR64Bit</i></td></tr>
<tr><th id="2868">2868</th><td>    {<var>1</var>, <var>16</var>},  	<i>// FP64Bit</i></td></tr>
<tr><th id="2869">2869</th><td>    {<var>2</var>, <var>32</var>},  	<i>// GR64Bit</i></td></tr>
<tr><th id="2870">2870</th><td>    {<var>2</var>, <var>30</var>},  	<i>// ADDR64Bit</i></td></tr>
<tr><th id="2871">2871</th><td>    {<var>1</var>, <var>32</var>},  	<i>// VR128Bit</i></td></tr>
<tr><th id="2872">2872</th><td>    {<var>1</var>, <var>16</var>},  	<i>// VF128Bit</i></td></tr>
<tr><th id="2873">2873</th><td>    {<var>2</var>, <var>16</var>},  	<i>// FP128Bit</i></td></tr>
<tr><th id="2874">2874</th><td>    {<var>4</var>, <var>32</var>},  	<i>// GR128Bit</i></td></tr>
<tr><th id="2875">2875</th><td>    {<var>4</var>, <var>28</var>},  	<i>// ADDR128Bit</i></td></tr>
<tr><th id="2876">2876</th><td>  };</td></tr>
<tr><th id="2877">2877</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="2878">2878</th><td>}</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="2881">2881</th><td><em>unsigned</em> SystemZGenRegisterInfo::</td></tr>
<tr><th id="2882">2882</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="2883">2883</th><td>  assert(RegUnit &lt; <var>98</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="2884">2884</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="2885">2885</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2886">2886</th><td>}</td></tr>
<tr><th id="2887">2887</th><td></td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="2890">2890</th><td><em>unsigned</em> SystemZGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="2891">2891</th><td>  <b>return</b> <var>5</var>;</td></tr>
<tr><th id="2892">2892</th><td>}</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="2895">2895</th><td><em>const</em> <em>char</em> *SystemZGenRegisterInfo::</td></tr>
<tr><th id="2896">2896</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2897">2897</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="2898">2898</th><td>    <q>"FP32Bit"</q>,</td></tr>
<tr><th id="2899">2899</th><td>    <q>"GR32Bit"</q>,</td></tr>
<tr><th id="2900">2900</th><td>    <q>"GRH32Bit"</q>,</td></tr>
<tr><th id="2901">2901</th><td>    <q>"GRX32Bit"</q>,</td></tr>
<tr><th id="2902">2902</th><td>    <q>"VR32Bit"</q>,</td></tr>
<tr><th id="2903">2903</th><td>  };</td></tr>
<tr><th id="2904">2904</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="2905">2905</th><td>}</td></tr>
<tr><th id="2906">2906</th><td></td></tr>
<tr><th id="2907">2907</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="2908">2908</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="2909">2909</th><td><em>unsigned</em> SystemZGenRegisterInfo::</td></tr>
<tr><th id="2910">2910</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2911">2911</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="2912">2912</th><td>    <var>16</var>,  	<i>// 0: FP32Bit</i></td></tr>
<tr><th id="2913">2913</th><td>    <var>16</var>,  	<i>// 1: GR32Bit</i></td></tr>
<tr><th id="2914">2914</th><td>    <var>16</var>,  	<i>// 2: GRH32Bit</i></td></tr>
<tr><th id="2915">2915</th><td>    <var>32</var>,  	<i>// 3: GRX32Bit</i></td></tr>
<tr><th id="2916">2916</th><td>    <var>32</var>,  	<i>// 4: VR32Bit</i></td></tr>
<tr><th id="2917">2917</th><td>  };</td></tr>
<tr><th id="2918">2918</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="2919">2919</th><td>}</td></tr>
<tr><th id="2920">2920</th><td></td></tr>
<tr><th id="2921">2921</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="2922">2922</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="2923">2923</th><td>  <i>/* 0 */</i> <var>1</var>, <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="2924">2924</th><td>  <i>/* 3 */</i> <var>2</var>, <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="2925">2925</th><td>  <i>/* 6 */</i> <var>0</var>, <var>4</var>, -<var>1</var>,</td></tr>
<tr><th id="2926">2926</th><td>};</td></tr>
<tr><th id="2927">2927</th><td></td></tr>
<tr><th id="2928">2928</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="2929">2929</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="2930">2930</th><td><em>const</em> <em>int</em> *SystemZGenRegisterInfo::</td></tr>
<tr><th id="2931">2931</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="2932">2932</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="2933">2933</th><td>    <var>1</var>,<var>7</var>,<var>2</var>,<var>6</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>7</var>,<var>2</var>,<var>2</var>,<var>6</var>,<var>1</var>,<var>1</var>,<var>7</var>,<var>6</var>,<var>6</var>,<var>1</var>,<var>1</var>,};</td></tr>
<tr><th id="2934">2934</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="2935">2935</th><td>}</td></tr>
<tr><th id="2936">2936</th><td></td></tr>
<tr><th id="2937">2937</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="2938">2938</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="2939">2939</th><td><em>const</em> <em>int</em> *SystemZGenRegisterInfo::</td></tr>
<tr><th id="2940">2940</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="2941">2941</th><td>  assert(RegUnit &lt; <var>98</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="2942">2942</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="2943">2943</th><td>    <var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,<var>0</var>,<var>3</var>,};</td></tr>
<tr><th id="2944">2944</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="2945">2945</th><td>}</td></tr>
<tr><th id="2946">2946</th><td></td></tr>
<tr><th id="2947">2947</th><td><b>extern</b> <em>const</em> MCRegisterDesc SystemZRegDesc[];</td></tr>
<tr><th id="2948">2948</th><td><b>extern</b> <em>const</em> MCPhysReg SystemZRegDiffLists[];</td></tr>
<tr><th id="2949">2949</th><td><b>extern</b> <em>const</em> LaneBitmask SystemZLaneMaskLists[];</td></tr>
<tr><th id="2950">2950</th><td><b>extern</b> <em>const</em> <em>char</em> SystemZRegStrings[];</td></tr>
<tr><th id="2951">2951</th><td><b>extern</b> <em>const</em> <em>char</em> SystemZRegClassStrings[];</td></tr>
<tr><th id="2952">2952</th><td><b>extern</b> <em>const</em> MCPhysReg SystemZRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="2953">2953</th><td><b>extern</b> <em>const</em> uint16_t SystemZSubRegIdxLists[];</td></tr>
<tr><th id="2954">2954</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits SystemZSubRegIdxRanges[];</td></tr>
<tr><th id="2955">2955</th><td><b>extern</b> <em>const</em> uint16_t SystemZRegEncodingTable[];</td></tr>
<tr><th id="2956">2956</th><td><i>// SystemZ Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="2957">2957</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="2958">2958</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="2959">2959</th><td></td></tr>
<tr><th id="2960">2960</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="2961">2961</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="2962">2962</th><td></td></tr>
<tr><th id="2963">2963</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="2964">2964</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="2965">2965</th><td></td></tr>
<tr><th id="2966">2966</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SystemZEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="2967">2967</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SystemZEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td>SystemZGenRegisterInfo::</td></tr>
<tr><th id="2970">2970</th><td>SystemZGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="2971">2971</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="2972">2972</th><td>  : TargetRegisterInfo(SystemZRegInfoDesc, RegisterClasses, RegisterClasses+<var>22</var>,</td></tr>
<tr><th id="2973">2973</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="2974">2974</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFF8</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="2975">2975</th><td>  InitMCRegisterInfo(SystemZRegDesc, <var>195</var>, RA, PC,</td></tr>
<tr><th id="2976">2976</th><td>                     SystemZMCRegisterClasses, <var>22</var>,</td></tr>
<tr><th id="2977">2977</th><td>                     SystemZRegUnitRoots,</td></tr>
<tr><th id="2978">2978</th><td>                     <var>98</var>,</td></tr>
<tr><th id="2979">2979</th><td>                     SystemZRegDiffLists,</td></tr>
<tr><th id="2980">2980</th><td>                     SystemZLaneMaskLists,</td></tr>
<tr><th id="2981">2981</th><td>                     SystemZRegStrings,</td></tr>
<tr><th id="2982">2982</th><td>                     SystemZRegClassStrings,</td></tr>
<tr><th id="2983">2983</th><td>                     SystemZSubRegIdxLists,</td></tr>
<tr><th id="2984">2984</th><td>                     <var>7</var>,</td></tr>
<tr><th id="2985">2985</th><td>                     SystemZSubRegIdxRanges,</td></tr>
<tr><th id="2986">2986</th><td>                     SystemZRegEncodingTable);</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="2989">2989</th><td>  <b>default</b>:</td></tr>
<tr><th id="2990">2990</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2991">2991</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2992">2992</th><td>    mapDwarfRegsToLLVMRegs(SystemZDwarfFlavour0Dwarf2L, SystemZDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="2993">2993</th><td>    <b>break</b>;</td></tr>
<tr><th id="2994">2994</th><td>  }</td></tr>
<tr><th id="2995">2995</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="2996">2996</th><td>  <b>default</b>:</td></tr>
<tr><th id="2997">2997</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2998">2998</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2999">2999</th><td>    mapDwarfRegsToLLVMRegs(SystemZEHFlavour0Dwarf2L, SystemZEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="3000">3000</th><td>    <b>break</b>;</td></tr>
<tr><th id="3001">3001</th><td>  }</td></tr>
<tr><th id="3002">3002</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="3003">3003</th><td>  <b>default</b>:</td></tr>
<tr><th id="3004">3004</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3005">3005</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3006">3006</th><td>    mapLLVMRegsToDwarfRegs(SystemZDwarfFlavour0L2Dwarf, SystemZDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="3007">3007</th><td>    <b>break</b>;</td></tr>
<tr><th id="3008">3008</th><td>  }</td></tr>
<tr><th id="3009">3009</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="3010">3010</th><td>  <b>default</b>:</td></tr>
<tr><th id="3011">3011</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3012">3012</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3013">3013</th><td>    mapLLVMRegsToDwarfRegs(SystemZEHFlavour0L2Dwarf, SystemZEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="3014">3014</th><td>    <b>break</b>;</td></tr>
<tr><th id="3015">3015</th><td>  }</td></tr>
<tr><th id="3016">3016</th><td>}</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SystemZ_SaveList[] = { SystemZ::R6D, SystemZ::R7D, SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D, SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, <var>0</var> };</td></tr>
<tr><th id="3019">3019</th><td><em>static</em> <em>const</em> uint32_t CSR_SystemZ_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0007f800</var>, <var>0x07f80780</var>, <var>0x07fe0000</var>, <var>0xc7fe07fe</var>, <var>0x00000007</var>, };</td></tr>
<tr><th id="3020">3020</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SystemZ_AllRegs_SaveList[] = { SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D, SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D, SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D, SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, <var>0</var> };</td></tr>
<tr><th id="3021">3021</th><td><em>static</em> <em>const</em> uint32_t CSR_SystemZ_AllRegs_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0007fff8</var>, <var>0x07fffff8</var>, <var>0xe7ffe000</var>, <var>0xf7ffe7ff</var>, <var>0x00000007</var>, };</td></tr>
<tr><th id="3022">3022</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SystemZ_AllRegs_Vector_SaveList[] = { SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D, SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D, SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D, SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15, SystemZ::V16, SystemZ::V17, SystemZ::V18, SystemZ::V19, SystemZ::V20, SystemZ::V21, SystemZ::V22, SystemZ::V23, SystemZ::V24, SystemZ::V25, SystemZ::V26, SystemZ::V27, SystemZ::V28, SystemZ::V29, SystemZ::V30, SystemZ::V31, <var>0</var> };</td></tr>
<tr><th id="3023">3023</th><td><em>static</em> <em>const</em> uint32_t CSR_SystemZ_AllRegs_Vector_RegMask[] = { <var>0x00000000</var>, <var>0xfffffff8</var>, <var>0xffffffff</var>, <var>0xffffffff</var>, <var>0xe7ffe7ff</var>, <var>0xf7ffe7ff</var>, <var>0x00000007</var>, };</td></tr>
<tr><th id="3024">3024</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SystemZ_NoRegs_SaveList[] = { <var>0</var> };</td></tr>
<tr><th id="3025">3025</th><td><em>static</em> <em>const</em> uint32_t CSR_SystemZ_NoRegs_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="3026">3026</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SystemZ_SwiftError_SaveList[] = { SystemZ::R6D, SystemZ::R7D, SystemZ::R8D, SystemZ::R10D, SystemZ::R11D, SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D, SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D, <var>0</var> };</td></tr>
<tr><th id="3027">3027</th><td><em>static</em> <em>const</em> uint32_t CSR_SystemZ_SwiftError_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0007f800</var>, <var>0x07f80780</var>, <var>0x07ee0000</var>, <var>0x47ee07ee</var>, <var>0x00000007</var>, };</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td></td></tr>
<tr><th id="3030">3030</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; SystemZGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="3031">3031</th><td>  <em>static</em> <em>const</em> uint32_t *<em>const</em> Masks[] = {</td></tr>
<tr><th id="3032">3032</th><td>    CSR_SystemZ_RegMask,</td></tr>
<tr><th id="3033">3033</th><td>    CSR_SystemZ_AllRegs_RegMask,</td></tr>
<tr><th id="3034">3034</th><td>    CSR_SystemZ_AllRegs_Vector_RegMask,</td></tr>
<tr><th id="3035">3035</th><td>    CSR_SystemZ_NoRegs_RegMask,</td></tr>
<tr><th id="3036">3036</th><td>    CSR_SystemZ_SwiftError_RegMask,</td></tr>
<tr><th id="3037">3037</th><td>  };</td></tr>
<tr><th id="3038">3038</th><td>  <b>return</b> makeArrayRef(Masks);</td></tr>
<tr><th id="3039">3039</th><td>}</td></tr>
<tr><th id="3040">3040</th><td></td></tr>
<tr><th id="3041">3041</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; SystemZGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="3042">3042</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> Names[] = {</td></tr>
<tr><th id="3043">3043</th><td>    <q>"CSR_SystemZ"</q>,</td></tr>
<tr><th id="3044">3044</th><td>    <q>"CSR_SystemZ_AllRegs"</q>,</td></tr>
<tr><th id="3045">3045</th><td>    <q>"CSR_SystemZ_AllRegs_Vector"</q>,</td></tr>
<tr><th id="3046">3046</th><td>    <q>"CSR_SystemZ_NoRegs"</q>,</td></tr>
<tr><th id="3047">3047</th><td>    <q>"CSR_SystemZ_SwiftError"</q>,</td></tr>
<tr><th id="3048">3048</th><td>  };</td></tr>
<tr><th id="3049">3049</th><td>  <b>return</b> makeArrayRef(Names);</td></tr>
<tr><th id="3050">3050</th><td>}</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td><em>const</em> SystemZFrameLowering *</td></tr>
<tr><th id="3053">3053</th><td>SystemZGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="3054">3054</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> SystemZFrameLowering *&gt;(</td></tr>
<tr><th id="3055">3055</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="3056">3056</th><td>}</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><u>#<span data-ppcond="1865">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="3061">3061</th><td></td></tr>
<tr><th id="3062">3062</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp.html'>llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>