<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SIInstrInfo.cpp - SI Instruction Information  ----------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI Implementation of TargetInstrInfo.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MemoryLocation_8h.html">llvm/Analysis/MemoryLocation.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTracking_8h.html">llvm/Analysis/ValueTracking.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   66</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a35fa4e84a0ceacbad18c9b940b0211c1">   71</a></span>&#160;<span class="preprocessor">#define GET_D16ImageDimIntrinsics_IMPL</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a60851e0d8a34ad8607541b9d7c7b8455">   72</a></span>&#160;<span class="preprocessor">#define GET_ImageDimIntrinsicTable_IMPL</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a6a5902610578523cb497f1875fe6bcb0">   73</a></span>&#160;<span class="preprocessor">#define GET_RsrcIntrinsics_IMPL</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Must be at least 4 to be able to branch over minimum unconditional branch</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// code. This is only for making it possible to write reasonably small tests for</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// long branches.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="SIInstrInfo_8cpp.html#a1b973951954bbceebb9d37dfe591c22d">BranchOffsetBits</a>(<span class="stringliteral">&quot;amdgpu-s-branch-bits&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(16),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                 <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of branch instructions (DEBUG)&quot;</span>));</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">   86</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">SIInstrInfo::SIInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  : <a class="code" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a>(<a class="code" href="namespaceAMDGPU.html">AMDGPU</a>::ADJCALLSTACKUP, <a class="code" href="namespaceAMDGPU.html">AMDGPU</a>::ADJCALLSTACKDOWN),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    RI(ST), ST(ST) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  SchedModel.<a class="code" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">init</a>(&amp;ST);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// TargetInstrInfo callbacks</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">   96</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">while</span> (N &amp;&amp; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(N - 1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    --N;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// Returns true if both nodes have the same value for the given</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">///        operand \p Op, or if both nodes do not have this operand.</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">  105</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a>* N1, <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">unsigned</span> Opc0 = N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">unsigned</span> Opc1 = N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">int</span> Op0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, OpName);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">int</span> Op1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, OpName);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">if</span> (Op0Idx == -1 &amp;&amp; Op1Idx == -1)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> ((Op0Idx == -1 &amp;&amp; Op1Idx != -1) ||</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      (Op1Idx == -1 &amp;&amp; Op0Idx != -1))</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// getNamedOperandIdx returns the index for the MachineInstr&#39;s operands,</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// which includes the result as the first operand. We are indexing into the</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// MachineSDNode&#39;s operands, so we need to skip the result operand to get</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// the real index.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  --Op0Idx;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  --Op1Idx;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">return</span> N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Op0Idx) == N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Op1Idx);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7432cc57ba2491e628a6736d181bb6f9">  130</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7432cc57ba2491e628a6736d181bb6f9">SIInstrInfo::isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                                    <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// TODO: The generic check fails for VALU instructions that should be</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// rematerializable due to implicit reads of exec. We really want all of the</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// generic logic for this except for this.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e64:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO:</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// No implicit operands.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">  146</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">SIInstrInfo::areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                          int64_t &amp;Offset0,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                          int64_t &amp;Offset1)<span class="keyword"> const </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">if</span> (!Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() || !Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">unsigned</span> Opc0 = Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">unsigned</span> Opc1 = Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// Make sure both are actually loads.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">if</span> (!<span class="keyword">get</span>(Opc0).mayLoad() || !<span class="keyword">get</span>(Opc1).mayLoad())</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc0) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc1)) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// FIXME: Handle this case:</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load0) != <a class="code" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load1))</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// Check base reg.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) != Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// Skip read2 / write2 variants for simplicity.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">// TODO: We should report true if the used offsets are adjacent (excluded</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// st64 versions).</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordtype">int</span> Offset0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, AMDGPU::OpName::offset);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">int</span> Offset1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, AMDGPU::OpName::offset);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span> (Offset0Idx == -1 || Offset1Idx == -1)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// XXX - be careful of datalesss loads</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// getNamedOperandIdx returns the index for MachineInstrs.  Since they</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// include the output in the operand list, but SDNodes don&#39;t, we need to</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// subtract the index by one.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    Offset0Idx -= <span class="keyword">get</span>(Opc0).NumDefs;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    Offset1Idx -= <span class="keyword">get</span>(Opc1).NumDefs;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    Offset0 = cast&lt;ConstantSDNode&gt;(Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Offset0Idx))-&gt;getZExtValue();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    Offset1 = cast&lt;ConstantSDNode&gt;(Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Offset1Idx))-&gt;getZExtValue();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc0) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc1)) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// Skip time and cache invalidation instructions.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, AMDGPU::OpName::sbase) == -1 ||</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, AMDGPU::OpName::sbase) == -1)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load0) == <a class="code" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load1));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// Check base reg.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">if</span> (Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) != Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Load0Offset =</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Load1Offset =</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">if</span> (!Load0Offset || !Load1Offset)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    Offset0 = Load0Offset-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    Offset1 = Load1Offset-&gt;getZExtValue();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// MUBUF and MTBUF can access the same addresses.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc0) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc0)) &amp;&amp; (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc1) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc1))) {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// MUBUF and MTBUF have vaddr at different indices.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::soffset) ||</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        !<a class="code" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::vaddr) ||</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        !<a class="code" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordtype">int</span> OffIdx0 = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, AMDGPU::OpName::offset);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordtype">int</span> OffIdx1 = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, AMDGPU::OpName::offset);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span> (OffIdx0 == -1 || OffIdx1 == -1)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// getNamedOperandIdx returns the index for MachineInstrs.  Since they</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">// include the output in the operand list, but SDNodes don&#39;t, we need to</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// subtract the index by one.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    OffIdx0 -= <span class="keyword">get</span>(Opc0).NumDefs;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    OffIdx1 -= <span class="keyword">get</span>(Opc1).NumDefs;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Off0 = Load0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(OffIdx0);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Off1 = Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(OffIdx1);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// The offset might be a FrameIndexSDNode.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Off0) || !isa&lt;ConstantSDNode&gt;(Off1))</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    Offset0 = cast&lt;ConstantSDNode&gt;(Off0)-&gt;getZExtValue();</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    Offset1 = cast&lt;ConstantSDNode&gt;(Off1)-&gt;getZExtValue();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">  249</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ2ST64_B32:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ2ST64_B64:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE2ST64_B32:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE2ST64_B64:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">  261</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">SIInstrInfo::getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                          int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">unsigned</span> Opc = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(LdSt)) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetImm =</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">if</span> (OffsetImm) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="comment">// Normal, single offset LDS instruction.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      BaseOp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::addr);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="comment">// TODO: ds_consume/ds_append use M0 for the base address. Is it safe to</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="comment">// report that here?</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">if</span> (!BaseOp || !BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      Offset = OffsetImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// The 2 offset instructions use offset0 and offset1 instead. We can treat</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">// these as a load with a single offset if the 2 offsets are consecutive. We</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">// will use this for some partially aligned loads.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Offset0Imm =</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset0);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Offset1Imm =</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset1);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    uint8_t Offset0 = Offset0Imm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    uint8_t Offset1 = Offset1Imm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">if</span> (Offset1 &gt; Offset0 &amp;&amp; Offset1 - Offset0 == 1) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="comment">// Each of these offsets is in element sized units, so we need to convert</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="comment">// to bytes of the individual reads.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordtype">unsigned</span> EltSize;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="keywordflow">if</span> (LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        EltSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(LdSt, 0)) / 16;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>());</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordtype">int</span> Data0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data0);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        EltSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(LdSt, Data0Idx)) / 8;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a>(Opc))</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        EltSize *= 64;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      BaseOp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::addr);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      Offset = EltSize * Offset0;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(LdSt) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(LdSt)) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::soffset);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">if</span> (SOffset &amp;&amp; SOffset-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="comment">// We can only handle this if it&#39;s a stack access, as any other resource</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="comment">// would require reporting multiple base registers.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AddrReg = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">if</span> (AddrReg &amp;&amp; !AddrReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *RSrc = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::srsrc);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">if</span> (RSrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetImm =</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      BaseOp = SOffset;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      Offset = OffsetImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AddrReg = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">if</span> (!AddrReg)</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetImm =</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    BaseOp = AddrReg;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    Offset = OffsetImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">if</span> (SOffset) <span class="comment">// soffset can be an inline immediate.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      Offset += SOffset-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(LdSt)) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetImm =</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (!OffsetImm)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SBaseReg = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::sbase);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    BaseOp = SBaseReg;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    Offset = OffsetImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(LdSt)) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VAddr = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (VAddr) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="comment">// Can&#39;t analyze 2 offsets.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::saddr))</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      BaseOp = VAddr;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// scratch instructions have either vaddr or saddr.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      BaseOp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::saddr);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    Offset = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ac9b256e3467951992d1bf8a64dafaf1e">  401</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#ac9b256e3467951992d1bf8a64dafaf1e">memOpsHaveSameBasePtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// Support only base operands with base registers.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// Note: this could be extended to support FI operands.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">if</span> (!BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">if</span> (BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(BaseOp2))</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">if</span> (!MI1.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() || !MI2.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keyword">auto</span> MO1 = *MI1.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keyword">auto</span> MO2 = *MI2.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">if</span> (MO1-&gt;getAddrSpace() != MO2-&gt;getAddrSpace())</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keyword">auto</span> Base1 = MO1-&gt;getValue();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keyword">auto</span> Base2 = MO2-&gt;getValue();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">if</span> (!Base1 || !Base2)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI1.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  Base1 = <a class="code" href="namespacellvm.html#a5a8d41e9958a4ff2156f1f03f26a2eb3">GetUnderlyingObject</a>(Base1, DL);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  Base2 = <a class="code" href="namespacellvm.html#a5a8d41e9958a4ff2156f1f03f26a2eb3">GetUnderlyingObject</a>(Base2, DL);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (isa&lt;UndefValue&gt;(Base1) || isa&lt;UndefValue&gt;(Base2))</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">return</span> Base1 == Base2;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a720b047d659466ab673d75a5ed6e2ec7">  436</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a720b047d659466ab673d75a5ed6e2ec7">SIInstrInfo::shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                      <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstLdSt = *BaseOp1.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLdSt = *BaseOp2.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="SIInstrInfo_8cpp.html#ac9b256e3467951992d1bf8a64dafaf1e">memOpsHaveSameBasePtr</a>(FirstLdSt, BaseOp1, SecondLdSt, BaseOp2))</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FirstDst = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SecondDst = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(FirstLdSt) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(SecondLdSt)) ||</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      (<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(FirstLdSt) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(SecondLdSt)) ||</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      (<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(FirstLdSt) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(SecondLdSt))) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxGlobalLoadCluster = 6;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (NumLoads &gt; MaxGlobalLoadCluster)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    FirstDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(FirstLdSt, AMDGPU::OpName::vdata);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span> (!FirstDst)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      FirstDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(FirstLdSt, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    SecondDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(SecondLdSt, AMDGPU::OpName::vdata);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">if</span> (!SecondDst)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      SecondDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(SecondLdSt, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(FirstLdSt) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(SecondLdSt)) {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    FirstDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(FirstLdSt, AMDGPU::OpName::sdst);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    SecondDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(SecondLdSt, AMDGPU::OpName::sdst);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(FirstLdSt) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(SecondLdSt)) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    FirstDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(FirstLdSt, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    SecondDst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(SecondLdSt, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (!FirstDst || !SecondDst)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">// Try to limit clustering based on the total number of bytes loaded</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="comment">// rather than the number of instructions.  This is done to help reduce</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">// register pressure.  The method used is somewhat inexact, though,</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">// because it assumes that all loads in the cluster will load the</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">// same number of bytes as FirstLdSt.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="comment">// The unit of this value is bytes.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">// FIXME: This needs finer tuning.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordtype">unsigned</span> LoadClusterThreshold = 16;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      FirstLdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = FirstDst-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                         ? MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg)</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                         : RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(Reg);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> (NumLoads * (RI.getRegSizeInBits(*DstRC) / 8)) &lt;= LoadClusterThreshold;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// FIXME: This behaves strangely. If, for example, you have 32 load + stores,</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// the first 16 loads will be interleaved with the stores, and the next 16 will</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// be clustered as expected. It should really split into 2 16 store batches.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// Loads are clustered until this returns false, rather than trying to schedule</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// groups of stores. This also means we have to deal with saying different</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// address space loads should be clustered, and ones which might cause bank</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// conflicts.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// This might be deprecated so it might not be worth that much effort to fix.</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">  504</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">SIInstrInfo::shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                          int64_t Offset0, int64_t Offset1,</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                          <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset1 &gt; Offset0 &amp;&amp;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;         <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 64</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="comment">// bytes, then schedule together.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">// A cacheline is 64 bytes (for global memory).</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> (NumLoads &lt;= 16 &amp;&amp; (Offset1 - Offset0) &lt; 64);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">  516</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">reportIllegalCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                              <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> IllegalCopy(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                        <span class="stringliteral">&quot;illegal SGPR to VGPR copy&quot;</span>,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                        DL, <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  C.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(IllegalCopy);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, TII-&gt;get(AMDGPU::SI_ILLEGAL_COPY), DestReg)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    .addReg(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;}</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">  531</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">SIInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                              <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(DestReg);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VGPR_32RegClass) {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;           AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;           AMDGPU::AGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg));</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordtype">unsigned</span> Opc = AMDGPU::AGPR_32RegClass.contains(SrcReg) ?</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                     AMDGPU::V_ACCVGPR_READ_B32 : AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opc), DestReg)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::SReg_32_XM0RegClass ||</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      RC == &amp;AMDGPU::SReg_32RegClass) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_CSELECT_B32), DestReg)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">if</span> (DestReg == AMDGPU::VCC_LO) {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32), AMDGPU::VCC_LO)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="comment">// FIXME: Hack until VReg_1 removed.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg));</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_CMP_NE_U32_e32))</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      }</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">if</span> (!AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">reportIllegalCopy</a>(<span class="keyword">this</span>, MBB, MI, DL, DestReg, SrcReg, KillSrc);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DestReg)</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::SReg_64RegClass) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (DestReg == AMDGPU::VCC) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B64), AMDGPU::VCC)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <span class="comment">// FIXME: Hack until VReg_1 removed.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg));</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_CMP_NE_U32_e32))</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">if</span> (!AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">reportIllegalCopy</a>(<span class="keyword">this</span>, MBB, MI, DL, DestReg, SrcReg, KillSrc);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B64), DestReg)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  }</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">if</span> (DestReg == AMDGPU::SCC) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg));</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_CMP_LG_U32))</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  }</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::AGPR_32RegClass) {</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;           AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;           AMDGPU::AGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg));</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">if</span> (!AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="comment">// First try to find defining accvgpr_write to avoid temporary registers.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MI, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        --<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;definesRegister(SrcReg, &amp;RI))</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOpcode() != AMDGPU::V_ACCVGPR_WRITE_B32)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefOp = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOperand(1);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || DefOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="keywordflow">if</span> (DefOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;          <span class="comment">// Check that register source operand if not clobbered before MI.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;          <span class="comment">// Immediate operands are always safe to propagate.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;          <span class="keywordtype">bool</span> SafeToPropagate = <span class="keyword">true</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;          <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MI &amp;&amp; SafeToPropagate; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(DefOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), &amp;RI))</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;              SafeToPropagate = <span class="keyword">false</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;          <span class="keywordflow">if</span> (!SafeToPropagate)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;          DefOp.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_ACCVGPR_WRITE_B32), DestReg)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(DefOp);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> RS;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      RS.<a class="code" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a>(MBB);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      RS.<a class="code" href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">forward</a>(MI);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="comment">// Ideally we want to have three registers for a long reg_sequence copy</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="comment">// to hide 2 waitstates between v_mov_b32 and accvgpr_write.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="keywordtype">unsigned</span> MaxVGPRs = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                                 *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="comment">// Registers in the sequence are allocated contiguously so we can just</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="comment">// use register number to pick one of three round-robin temps.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      <span class="keywordtype">unsigned</span> RegNo = DestReg % 3;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="keywordtype">unsigned</span> Tmp = RS.<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, 0);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">if</span> (!Tmp)</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Cannot scavenge VGPR to copy to AGPR&quot;</span>);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      RS.<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(Tmp);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="comment">// Only loop through if there are any free registers left, otherwise</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      <span class="comment">// scavenger may report a fatal error without emergency spill slot</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="comment">// or spill with the slot.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">while</span> (RegNo-- &amp;&amp; RS.<a class="code" href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">FindUnusedReg</a>(&amp;AMDGPU::VGPR_32RegClass)) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        <span class="keywordtype">unsigned</span> Tmp2 = RS.<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, 0);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <span class="keywordflow">if</span> (!Tmp2 || RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(Tmp2) &gt;= MaxVGPRs)</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        Tmp = Tmp2;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        RS.<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(Tmp);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      }</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">copyPhysReg</a>(MBB, MI, DL, Tmp, SrcReg, KillSrc);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_ACCVGPR_WRITE_B32), DestReg)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Tmp, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_ACCVGPR_WRITE_B32), DestReg)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = 4;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="comment">// TODO: Copy vec3/vec5 with s_mov_b64s then final s_mov_b32.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">if</span> (!(RI.getRegSizeInBits(*RC) % 64)) {</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      Opcode =  AMDGPU::S_MOV_B64;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      EltSize = 8;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      Opcode = AMDGPU::S_MOV_B32;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      EltSize = 4;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">if</span> (!RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SrcReg))) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">reportIllegalCopy</a>(<span class="keyword">this</span>, MBB, MI, DL, DestReg, SrcReg, KillSrc);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC)) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    Opcode = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SrcReg)) ?</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      AMDGPU::V_ACCVGPR_WRITE_B32 : AMDGPU::COPY;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC) &amp;&amp; RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(SrcReg))) {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    Opcode = AMDGPU::V_ACCVGPR_READ_B32;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubIndices = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordtype">bool</span> Forward = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(DestReg) &lt;= RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(SrcReg);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; SubIndices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++Idx) {</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">if</span> (Forward)</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      SubIdx = SubIndices[Idx];</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      SubIdx = SubIndices[SubIndices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() - Idx - 1];</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">if</span> (Opcode == TargetOpcode::COPY) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">copyPhysReg</a>(MBB, MI, DL, RI.getSubReg(DestReg, SubIdx),</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                  RI.getSubReg(SrcReg, SubIdx), KillSrc);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Builder = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="keyword">get</span>(Opcode), RI.getSubReg(DestReg, SubIdx));</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    Builder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RI.getSubReg(SrcReg, SubIdx));</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">if</span> (Idx == 0)</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      Builder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordtype">bool</span> UseKill = KillSrc &amp;&amp; Idx == SubIndices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() - 1;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    Builder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(UseKill) | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">  740</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">SIInstrInfo::commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordtype">int</span> NewOpc;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// Try to map original to commuted opcode</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  NewOpc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">AMDGPU::getCommuteRev</a>(Opcode);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">if</span> (NewOpc != -1)</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">// Check if the commuted (REV) opcode exists on the target.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 ? NewOpc : -1;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">// Try to map commuted to original opcode</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  NewOpc = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">AMDGPU::getCommuteOrig</a>(Opcode);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">if</span> (NewOpc != -1)</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">// Check if the original (non-REV) opcode exists on the target.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 ? NewOpc : -1;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;}</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a42a51e76b4ccc0fa9f21bc7265d73292">  758</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a42a51e76b4ccc0fa9f21bc7265d73292">SIInstrInfo::materializeImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                       int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DestReg);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::SReg_32RegClass ||</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      RegClass == &amp;AMDGPU::SGPR_32RegClass ||</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      RegClass == &amp;AMDGPU::SReg_32_XM0RegClass ||</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      RegClass == &amp;AMDGPU::SReg_32_XM0_XEXECRegClass) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DestReg)</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  }</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::SReg_64RegClass ||</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      RegClass == &amp;AMDGPU::SGPR_64RegClass ||</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      RegClass == &amp;AMDGPU::SReg_64_XEXECRegClass) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B64), DestReg)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  }</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::VGPR_32RegClass) {</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DestReg)</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::VReg_64RegClass) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B64_PSEUDO), DestReg)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = 4;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RegClass)) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">if</span> (RI.getRegSizeInBits(*RegClass) &gt; 32) {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      Opcode =  AMDGPU::S_MOV_B64;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      EltSize = 8;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      Opcode = AMDGPU::S_MOV_B32;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      EltSize = 4;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubIndices = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RegClass, EltSize);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; SubIndices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++Idx) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    int64_t IdxValue = Idx == 0 ? <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a> : 0;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Builder = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL,</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keyword">get</span>(Opcode), RI.getSubReg(DestReg, Idx));</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    Builder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(IdxValue);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;}</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">  815</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">SIInstrInfo::getPreferredSelectRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a725f2983a27905f649559cf0dac4317a">  819</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a725f2983a27905f649559cf0dac4317a">SIInstrInfo::insertVectorSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                     <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                     <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BoolXExecRC =</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DstReg) == &amp;AMDGPU::VGPR_32RegClass &amp;&amp;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;         <span class="stringliteral">&quot;Not a VGPR32 reg&quot;</span>);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1) {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::COPY), SReg)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[0]);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond[0].isImm() &amp;&amp; <span class="stringliteral">&quot;Cond[0] is not an immediate&quot;</span>);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">switch</span> (Cond[0].getImm()) {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::SCC_TRUE: {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                                            : AMDGPU::S_CSELECT_B64), SReg)</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::SCC_FALSE: {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            : AMDGPU::S_CSELECT_B64), SReg)</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    }</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::VCCNZ: {</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RegOp = Cond[1];</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::COPY), SReg)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(RegOp);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::VCCZ: {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RegOp = Cond[1];</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::COPY), SReg)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(RegOp);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    }</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::EXECNZ: {</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>());</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            : AMDGPU::S_OR_SAVEEXEC_B64), SReg2)</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            : AMDGPU::S_CSELECT_B64), SReg)</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    }</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">case</span> SIInstrInfo::EXECZ: {</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SReg2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>());</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                            : AMDGPU::S_OR_SAVEEXEC_B64), SReg2)</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                            : AMDGPU::S_CSELECT_B64), SReg)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SReg);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled branch predicate EXECZ&quot;</span>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    }</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid branch predicate&quot;</span>);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    }</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Can only handle Cond size 1 or 2&quot;</span>);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  }</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;}</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a41d62d882ce9a3ad833f029dec0f5e17">  947</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a41d62d882ce9a3ad833f029dec0f5e17">SIInstrInfo::insertEQ</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                               <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>());</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CMP_EQ_I32_e64), Reg)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;}</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae4267f1b36bcf154baa4ae6bc0cad45d">  960</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae4267f1b36bcf154baa4ae6bc0cad45d">SIInstrInfo::insertNE</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                               <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>());</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_CMP_NE_I32_e64), Reg)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;}</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">  973</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">SIInstrInfo::getMovOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(DstRC))</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">return</span> AMDGPU::COPY;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 32) {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(DstRC) ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 64 &amp;&amp; RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(DstRC)) {</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_MOV_B64;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 64 &amp;&amp; !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(DstRC)) {</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">return</span>  AMDGPU::V_MOV_B64_PSEUDO;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  }</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">return</span> AMDGPU::COPY;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;}</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">  987</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S32_SAVE;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S64_SAVE;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S96_SAVE;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S128_SAVE;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">case</span> 20:</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S160_SAVE;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S256_SAVE;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S512_SAVE;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S1024_SAVE;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;}</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587"> 1010</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V32_SAVE;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V64_SAVE;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V96_SAVE;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V128_SAVE;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">case</span> 20:</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V160_SAVE;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V256_SAVE;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V512_SAVE;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V1024_SAVE;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  }</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;}</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1"> 1033</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A32_SAVE;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A64_SAVE;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A128_SAVE;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A512_SAVE;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A1024_SAVE;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4"> 1050</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">SIInstrInfo::storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                      <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MI);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = FrameInfo.getObjectSize(FrameIndex);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = FrameInfo.getObjectAlignment(FrameIndex);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FrameIndex);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                               Size, Align);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordtype">unsigned</span> SpillSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">setHasSpilledSGPRs</a>();</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should not be spilled&quot;</span>);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="comment">// We are only allowed to create one new instruction when spilling</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="comment">// registers, so we need to use pseudo instruction for spilling SGPRs.</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <span class="keyword">get</span>(<a class="code" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a>(SpillSize));</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="comment">// The SGPR spill/restore instructions only work on number sgprs, so we need</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="comment">// to make sure we are using the correct register class.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg) &amp;&amp; SpillSize == 4) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    }</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, OpDesc)</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)) <span class="comment">// data</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)               <span class="comment">// addr</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO)</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="comment">// Add the scratch resource registers as implicit uses because we may end up</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="comment">// needing them, and need to ensure that the reserved registers are</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="comment">// correctly handled.</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>())</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      FrameInfo.setStackID(FrameIndex, <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC) ? <a class="code" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a>(SpillSize)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                    : <a class="code" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a>(SpillSize);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">setHasSpilledVGPRs</a>();</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC)) {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Tmp = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    MIB.addReg(Tmp, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  MIB.addReg(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)) <span class="comment">// data</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;     .addFrameIndex(FrameIndex)               <span class="comment">// addr</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;     .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>())        <span class="comment">// scratch_rsrc</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;     .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>())     <span class="comment">// scratch_offset</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;     .addImm(0)                               <span class="comment">// offset</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;     .addMemOperand(MMO);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;}</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0"> 1117</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S32_RESTORE;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S64_RESTORE;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S96_RESTORE;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S128_RESTORE;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">case</span> 20:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S160_RESTORE;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S256_RESTORE;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S512_RESTORE;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S1024_RESTORE;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  }</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;}</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac"> 1140</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V32_RESTORE;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V64_RESTORE;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V96_RESTORE;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V128_RESTORE;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">case</span> 20:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V160_RESTORE;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V256_RESTORE;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V512_RESTORE;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V1024_RESTORE;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  }</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;}</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8"> 1163</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A32_RESTORE;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A64_RESTORE;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A128_RESTORE;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A512_RESTORE;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A1024_RESTORE;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba"> 1180</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">SIInstrInfo::loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                                       <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MI);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = FrameInfo.getObjectAlignment(FrameIndex);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = FrameInfo.getObjectSize(FrameIndex);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordtype">unsigned</span> SpillSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FrameIndex);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, Size, Align);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC)) {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">setHasSpilledSGPRs</a>();</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should not be reloaded into&quot;</span>);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="comment">// FIXME: Maybe this should not include a memoperand because it will be</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="comment">// lowered to non-memory instructions.</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <span class="keyword">get</span>(<a class="code" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a>(SpillSize));</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DestReg) &amp;&amp; SpillSize == 4) {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>())</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      FrameInfo.setStackID(FrameIndex, <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, OpDesc, DestReg)</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex) <span class="comment">// addr</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO)</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  }</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC) ? <a class="code" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a>(SpillSize)</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                    : <a class="code" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a>(SpillSize);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opcode), DestReg);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC)) {</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Tmp = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    MIB.addReg(Tmp, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  MIB.addFrameIndex(FrameIndex)        <span class="comment">// vaddr</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;     .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>()) <span class="comment">// scratch_rsrc</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;     .addReg(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()) <span class="comment">// scratch_offset</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;     .addImm(0)                           <span class="comment">// offset</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;     .addMemOperand(MMO);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/// \param @Offset Offset in bytes of the FrameIndex being spilled</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d8d4121d8f31c98e231a2b9d4053516"> 1237</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d8d4121d8f31c98e231a2b9d4053516">SIInstrInfo::calculateLDSSpillAddress</a>(</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <span class="keywordtype">unsigned</span> TmpReg,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordtype">unsigned</span> FrameOffset, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MI);</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordtype">unsigned</span> WorkGroupSize = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">getMaxFlatWorkGroupSize</a>();</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">WavefrontSize</a> = ST.getWavefrontSize();</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordtype">unsigned</span> TIDReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab7b8e4716df2696376e6fc50f721c5d1">getTIDReg</a>();</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a60a257d91039d27bca1ba45db9c7c948">hasCalculatedTID</a>()) {</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Insert = Entry.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acb4d7c02992f3821f3e3432b6c65de49">front</a>();</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Insert-&gt;getDebugLoc();</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    TIDReg = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">findUnusedRegister</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), &amp;AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                                   *MF);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="keywordflow">if</span> (TIDReg == AMDGPU::NoRegister)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      <span class="keywordflow">return</span> TIDReg;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) &amp;&amp;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        WorkGroupSize &gt; WavefrontSize) {</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TIDIGXReg =</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;          MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TIDIGYReg =</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;          MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TIDIGZReg =</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;          MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> InputPtrReg =</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;          MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : {TIDIGXReg, TIDIGYReg, TIDIGZReg}) {</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;        <span class="keywordflow">if</span> (!Entry.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a5fc7747b752105f022c214bd2403eeee">isLiveIn</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;          Entry.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      }</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a>(Entry);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <span class="comment">// FIXME: Can we scavenge an SReg_64 and access the subregs?</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;      <span class="keywordtype">unsigned</span> STmp0 = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, 0);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      <span class="keywordtype">unsigned</span> STmp1 = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, 0);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::S_LOAD_DWORD_IMM), STmp0)</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InputPtrReg)</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">SI::KernelInputOffsets::NGROUPS_Z</a>);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::S_LOAD_DWORD_IMM), STmp1)</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InputPtrReg)</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">SI::KernelInputOffsets::NGROUPS_Y</a>);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      <span class="comment">// NGROUPS.X * NGROUPS.Y</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::S_MUL_I32), STmp1)</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(STmp1)</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(STmp0);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;      <span class="comment">// (NGROUPS.X * NGROUPS.Y) * TIDIG.X</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::V_MUL_U32_U24_e32), TIDReg)</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(STmp1)</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDIGXReg);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      <span class="comment">// NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::V_MAD_U32_U24), TIDReg)</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(STmp0)</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDIGYReg)</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDReg);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      <span class="comment">// (NGROUPS.Z * TIDIG.Y + (NGROUPS.X * NGROPUS.Y * TIDIG.X)) + TIDIG.Z</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(Entry, Insert, DL, TIDReg)</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDReg)</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDIGZReg)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      <span class="comment">// Get the wave id</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::V_MBCNT_LO_U32_B32_e64),</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;              TIDReg)</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1)</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::V_MBCNT_HI_U32_B32_e64),</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;              TIDReg)</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1)</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDReg);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    }</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, Insert, DL, <span class="keyword">get</span>(AMDGPU::V_LSHLREV_B32_e32),</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;            TIDReg)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(2)</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDReg);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">setTIDReg</a>(TIDReg);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  }</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">// Add FrameIndex to LDS offset</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordtype">unsigned</span> LDSOffset = MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>() + (FrameOffset * WorkGroupSize);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(MBB, MI, DL, TmpReg)</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(LDSOffset)</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TIDReg)</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">return</span> TmpReg;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;}</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9ab1fa5d8c82cc55015d59f36ea40d4a"> 1332</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9ab1fa5d8c82cc55015d59f36ea40d4a">SIInstrInfo::insertWaitStates</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                                   <span class="keywordtype">int</span> Count)<span class="keyword"> const </span>{</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MI);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">while</span> (Count &gt; 0) {</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">if</span> (Count &gt;= 8)</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      Arg = 7;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      Arg = Count - 1;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    Count -= 8;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_NOP))</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Arg);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  }</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;}</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9"> 1348</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">SIInstrInfo::insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a9ab1fa5d8c82cc55015d59f36ea40d4a">insertWaitStates</a>(MBB, MI, 1);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d"> 1353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">SIInstrInfo::insertReturn</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keyword">auto</span> MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;getInfo&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>());</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>()) {</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordtype">bool</span> HasNoTerminator = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>() == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">if</span> (HasNoTerminator) {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;      <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">returnsVoid</a>()) {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_ENDPGM)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::SI_RETURN_TO_EPILOG));</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    }</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  }</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;}</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11"> 1371</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">SIInstrInfo::getNumWaitStates</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 1; <span class="comment">// FIXME: Do wait states equal cycles?</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_NOP:</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + 1;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  }</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3"> 1380</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">SIInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MI);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">TargetInstrInfo::expandPostRAPseudo</a>(MI);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_term:</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_MOV_B64));</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32_term:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_MOV_B32));</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_XOR_B64_term:</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_XOR_B64));</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_XOR_B32_term:</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_XOR_B32));</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_OR_B32_term:</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_OR_B32));</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64_term:</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_ANDN2_B64));</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32_term:</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="comment">// register allocation.</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::S_ANDN2_B32));</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO: {</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstLo = RI.getSubReg(Dst, AMDGPU::sub0);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstHi = RI.getSubReg(Dst, AMDGPU::sub1);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="comment">// FIXME: Will this work for 64-bit floating point immediates?</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>());</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">if</span> (SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;      <a class="code" href="classllvm_1_1APInt.html">APInt</a> Imm(64, SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DstLo)</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm.getLoBits(32).getZExtValue())</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        .addReg(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DstHi)</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm.getHiBits(32).getZExtValue())</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        .addReg(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DstLo)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RI.getSubReg(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), AMDGPU::sub0))</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DstHi)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RI.getSubReg(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), AMDGPU::sub1))</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dst, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  }</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_DPP_PSEUDO: {</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">expandMovDPP64</a>(MI);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  }</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SET_INACTIVE_B32: {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="keywordtype">unsigned</span> NotOpc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(NotOpc), Exec)</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Exec);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(NotOpc), Exec)</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Exec);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  }</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SET_INACTIVE_B64: {</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <span class="keywordtype">unsigned</span> NotOpc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(NotOpc), Exec)</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Exec);</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B64_PSEUDO),</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                                 MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">expandPostRAPseudo</a>(*Copy);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(NotOpc), Exec)</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Exec);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  }</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_V1:</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_V2:</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_V4:</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_V8:</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_V16: {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MovRelDesc = <span class="keyword">get</span>(AMDGPU::V_MOVRELD_B32_e32);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VecReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordtype">bool</span> IsUndef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AMDGPU::sub0 + MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecReg == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MovRel =</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, MovRelDesc)</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RI.getSubReg(VecReg, SubReg), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;            .addReg(VecReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;            .addReg(VecReg,</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                    <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | (IsUndef ? <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0));</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpDefIdx =</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        MovRelDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() + MovRelDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>();</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpUseIdx = ImpDefIdx + 1;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    MovRel-&gt;tieOperands(ImpDefIdx, ImpUseIdx);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  }</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_PC_ADD_REL_OFFSET: {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RegLo = RI.getSubReg(Reg, AMDGPU::sub0);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RegHi = RI.getSubReg(Reg, AMDGPU::sub1);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="comment">// Create a bundle so these instructions won&#39;t be re-ordered by the</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="comment">// post-RA scheduler.</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <a class="code" href="classllvm_1_1MIBundleBuilder.html">MIBundleBuilder</a> Bundler(MBB, MI);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    Bundler.<a class="code" href="classllvm_1_1MIBundleBuilder.html#a52294651aae7bd2bc43b1e2e0617f3db">append</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(AMDGPU::S_GETPC_B64), Reg));</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="comment">// Add 32-bit offset from this instruction to the start of the</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="comment">// constant data.</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    Bundler.<a class="code" href="classllvm_1_1MIBundleBuilder.html#a52294651aae7bd2bc43b1e2e0617f3db">append</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(AMDGPU::S_ADD_U32), RegLo)</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                       .addReg(RegLo)</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                       .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(AMDGPU::S_ADDC_U32), RegHi)</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RegHi);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    Bundler.<a class="code" href="classllvm_1_1MIBundleBuilder.html#a52294651aae7bd2bc43b1e2e0617f3db">append</a>(MIB);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    <a class="code" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(MBB, Bundler.<a class="code" href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">begin</a>());</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  }</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">case</span> AMDGPU::ENTER_WWM: {</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="comment">// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="comment">// WWM is entered.</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                                 : AMDGPU::S_OR_SAVEEXEC_B64));</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  }</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EXIT_WWM: {</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="comment">// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="comment">// WWM is exited.</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64));</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  }</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::BUNDLE: {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>())</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="comment">// If it is a load it must be a memory clause</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithSucc(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;unbundleFromSucc();</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;operands())</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        <span class="keywordflow">if</span> (MO.isReg())</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;          MO.setIsInternalRead(<span class="keyword">false</span>);</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    }</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;}</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;std::pair&lt;MachineInstr*, MachineInstr*&gt;</div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f"> 1573</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">SIInstrInfo::expandMovDPP64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_MOV_B64_DPP_PSEUDO);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBB.findDebugLoc(MI);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.getParent();</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordtype">unsigned</span> Part = 0;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Split[2];</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Sub : { AMDGPU::sub0, AMDGPU::sub1 }) {</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keyword">auto</span> MovDPP = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_dpp));</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">if</span> (Dst.<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>()) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      MovDPP.addDef(RI.getSubReg(Dst, Sub));</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>());</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <span class="keyword">auto</span> Tmp = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      MovDPP.addDef(Tmp);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    }</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt;= 2; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) { <span class="comment">// old and src operands.</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>());</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      <span class="keywordflow">if</span> (SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> Imm(64, SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;        Imm.<a class="code" href="classllvm_1_1APInt.html#a7e30b3aa214eba50eed018b5b19fc6aa">ashrInPlace</a>(Part * 32);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        MovDPP.addImm(Imm.getLoBits(32).getZExtValue());</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Src = SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        <span class="keywordflow">if</span> (Src.isPhysical())</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;          MovDPP.addReg(RI.getSubReg(Src, Sub));</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;          MovDPP.addReg(Src, SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() ? <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0, Sub);</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      }</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    }</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 3; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      MovDPP.addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    Split[Part] = MovDPP;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    ++Part;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="keywordflow">if</span> (Dst.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::REG_SEQUENCE), Dst)</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      .addReg(Split[0]-&gt;getOperand(0).getReg())</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      .addImm(AMDGPU::sub0)</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Split[1]-&gt;getOperand(0).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>())</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Split[0], Split[1]);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;}</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da"> 1630</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">SIInstrInfo::swapSourceModifiers</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;                                      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0,</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;                                      <span class="keywordtype">unsigned</span> Src0OpName,</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                                      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1,</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;                                      <span class="keywordtype">unsigned</span> Src1OpName)<span class="keyword"> const </span>{</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0Mods = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, Src0OpName);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="keywordflow">if</span> (!Src0Mods)</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1Mods = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, Src1OpName);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1Mods &amp;&amp;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;         <span class="stringliteral">&quot;All commutable instructions have both src0 and src1 modifiers&quot;</span>);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordtype">int</span> Src0ModsVal = Src0Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="keywordtype">int</span> Src1ModsVal = Src1Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  Src1Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Src0ModsVal);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  Src0Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Src1ModsVal);</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;}</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6"> 1651</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6">swapRegAndNonRegOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                                             <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp,</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                                             <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NonRegOp) {</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  <span class="keywordtype">bool</span> IsKill = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a> = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordtype">bool</span> IsUndef = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordtype">bool</span> IsDebug = RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>();</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">if</span> (NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7fb2fa5f03892c204833ea264c21d848">ChangeToFrameIndex</a>(NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>());</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>, <span class="keyword">false</span>, IsKill, IsDead, IsUndef, IsDebug);</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  NonRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;}</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467"> 1674</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">SIInstrInfo::commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src0Idx,</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src1Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!NewMI &amp;&amp; <span class="stringliteral">&quot;this should never be used&quot;</span>);</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordtype">int</span> CommutedOpcode = <a class="code" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(Opc);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">if</span> (CommutedOpcode == -1)</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0) ==</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;           static_cast&lt;int&gt;(Src0Idx) &amp;&amp;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1) ==</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;           static_cast&lt;int&gt;(Src1Idx) &amp;&amp;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;         <span class="stringliteral">&quot;inconsistency with findCommutedOpIndices&quot;</span>);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CommutedMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(MI, Src1Idx, &amp;Src0)) {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      <span class="comment">// Be sure to copy the source modifiers to the right place.</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      CommutedMI</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;        = <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(MI, NewMI, Src0Idx, Src1Idx);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <span class="comment">// src0 should always be able to support any operand type, so no need to</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="comment">// check operand legality.</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    CommutedMI = <a class="code" href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6">swapRegAndNonRegOperand</a>(MI, Src0, Src1);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(MI, Src1Idx, &amp;Src0))</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      CommutedMI = <a class="code" href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6">swapRegAndNonRegOperand</a>(MI, Src1, Src0);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="comment">// FIXME: Found two non registers to commute. This does happen.</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  }</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">if</span> (CommutedMI) {</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">swapSourceModifiers</a>(MI, Src0, AMDGPU::OpName::src0_modifiers,</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                        Src1, AMDGPU::OpName::src1_modifiers);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(CommutedOpcode));</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> CommutedMI;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">// This needs to be implemented because the source modifiers may be inserted</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">// between the true commutable operands, and the base</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">// TargetInstrInfo::commuteInstruction uses it.</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7a80d893be32e7de91affc125f77567f"> 1726</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7a80d893be32e7de91affc125f77567f">SIInstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1)<span class="keyword"> const </span>{</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7a80d893be32e7de91affc125f77567f">findCommutedOpIndices</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), SrcOpIdx0, SrcOpIdx1);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a74a03a8b7fc4b6fc010327ff4ec06d1b"> 1732</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7a80d893be32e7de91affc125f77567f">SIInstrInfo::findCommutedOpIndices</a>(<a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> Desc, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1)<span class="keyword"> const </span>{</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">if</span> (!Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">isCommutable</a>())</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>();</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">if</span> (Src0Idx == -1)</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keywordtype">int</span> Src1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1);</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">if</span> (Src1Idx == -1)</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">return</span> fixCommutedOpIndices(SrcOpIdx0, SrcOpIdx1, Src0Idx, Src1Idx);</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;}</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01"> 1749</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">SIInstrInfo::isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOp,</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;                                        int64_t BrOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="comment">// BranchRelaxation should never have to check s_setpc_b64 because its dest</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="comment">// block is unanalyzable.</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BranchOp != AMDGPU::S_SETPC_B64);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="comment">// Convert to dwords.</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  BrOffset /= 4;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="comment">// The branch instructions do PC += signext(SIMM16 * 4) + 4, so the offset is</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="comment">// from the next instruction.</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  BrOffset -= 1;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(<a class="code" href="SIInstrInfo_8cpp.html#a1b973951954bbceebb9d37dfe591c22d">BranchOffsetBits</a>, BrOffset);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9"> 1765</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">SIInstrInfo::getBranchDestBlock</a>(</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_SETPC_B64) {</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="comment">// This would be a difficult analysis to perform, but can always be legal so</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="comment">// there&#39;s no need to analyze it.</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  }</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;}</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3a74697af93ef1c0c95d2c307f312dfc"> 1776</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3a74697af93ef1c0c95d2c307f312dfc">SIInstrInfo::insertIndirectBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;DestBB,</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                                           int64_t BrOffset,</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RS &amp;&amp; <span class="stringliteral">&quot;RegScavenger required for long branching&quot;</span>);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>() &amp;&amp;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;         <span class="stringliteral">&quot;new block should be inserted for expanding unconditional branch&quot;</span>);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">pred_size</a>() == 1);</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">// FIXME: Virtual register workaround for RegScavenger not working with empty</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="comment">// blocks.</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PCReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="comment">// We need to compute the offset relative to the instruction immediately after</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="comment">// s_getpc_b64. Insert pc arithmetic code before last terminator.</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *GetPC = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(AMDGPU::S_GETPC_B64), PCReg);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <span class="comment">// TODO: Handle &gt; 32-bit block address.</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">if</span> (BrOffset &gt;= 0) {</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(AMDGPU::S_ADD_U32))</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub0)</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, 0, AMDGPU::sub0)</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;DestBB, <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbabe77af675bb76693de8061fdc6c72223">MO_LONG_BRANCH_FORWARD</a>);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(AMDGPU::S_ADDC_U32))</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub1)</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, 0, AMDGPU::sub1)</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="comment">// Backwards branch.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(AMDGPU::S_SUB_U32))</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub0)</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, 0, AMDGPU::sub0)</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;DestBB, <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba7c3d100986cc9f3b002c09395d8bb04e">MO_LONG_BRANCH_BACKWARD</a>);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(AMDGPU::S_SUBB_U32))</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub1)</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg, 0, AMDGPU::sub1)</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  }</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="comment">// Insert the indirect branch after the other terminator.</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::S_SETPC_B64))</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PCReg);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="comment">// FIXME: If spilling is necessary, this will fail because this scavenger has</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="comment">// no emergency stack slots. It is non-trivial to spill in this situation,</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="comment">// because the restore code needs to be specially placed after the</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="comment">// jump. BranchRelaxation then needs to be made aware of the newly inserted</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="comment">// block.</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="comment">// If a spill is needed for the pc register pair, we need to insert a spill</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="comment">// restore block right before the destination block, and insert a short branch</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="comment">// into the old destination block&#39;s fallthrough predecessor.</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="comment">// e.g.:</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="comment">// s_cbranch_scc0 skip_long_branch:</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="comment">// long_branch_bb:</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="comment">//   spill s[8:9]</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="comment">//   s_getpc_b64 s[8:9]</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="comment">//   s_add_u32 s8, s8, restore_bb</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="comment">//   s_addc_u32 s9, s9, 0</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="comment">//   s_setpc_b64 s[8:9]</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="comment">// skip_long_branch:</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="comment">//   foo;</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="comment">// .....</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <span class="comment">// dest_bb_fallthrough_predecessor:</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="comment">// bar;</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="comment">// s_branch dest_bb</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="comment">// restore_bb:</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="comment">//  restore s[8:9]</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="comment">//  fallthrough dest_bb</span><span class="comment"></span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"></span>  <span class="comment">// dest_bb:</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="comment">//   buzz;</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a>(MBB);</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="keywordtype">unsigned</span> Scav = RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(GetPC), <span class="keyword">false</span>, 0);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(PCReg, Scav);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a>();</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(Scav);</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">return</span> 4 + 8 + 4 + 4;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;}</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="keywordtype">unsigned</span> SIInstrInfo::getBranchOpcode(SIInstrInfo::BranchPredicate Cond) {</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keywordflow">switch</span> (Cond) {</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::SCC_TRUE:</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_SCC1;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::SCC_FALSE:</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_SCC0;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::VCCNZ:</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCNZ;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::VCCZ:</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCZ;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::EXECNZ:</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_EXECNZ;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="keywordflow">case</span> SIInstrInfo::EXECZ:</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_EXECZ;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid branch predicate&quot;</span>);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  }</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;SIInstrInfo::BranchPredicate SIInstrInfo::getBranchPredicate(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0:</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <span class="keywordflow">return</span> SCC_FALSE;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1:</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordflow">return</span> SCC_TRUE;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_VCCNZ:</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="keywordflow">return</span> VCCNZ;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_VCCZ:</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="keywordflow">return</span> VCCZ;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_EXECNZ:</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <span class="keywordflow">return</span> EXECNZ;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_EXECZ:</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    <span class="keywordflow">return</span> EXECZ;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordflow">return</span> INVALID_BR;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  }</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;}</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3"> 1910</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">SIInstrInfo::analyzeBranchImpl</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;                                    <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() == AMDGPU::S_BRANCH) {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="comment">// Unconditional Branch</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    TBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  }</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *CondBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    CondBB = I-&gt;getOperand(1).getMBB();</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(I-&gt;getOperand(0));</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    BranchPredicate Pred = getBranchPredicate(I-&gt;getOpcode());</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    <span class="keywordflow">if</span> (Pred == INVALID_BR)</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    CondBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Pred));</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(I-&gt;getOperand(1)); <span class="comment">// Save the branch register.</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  }</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <span class="comment">// Conditional branch followed by fall-through.</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    TBB = CondBB;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  }</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() == AMDGPU::S_BRANCH) {</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    TBB = CondBB;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    FBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  }</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;}</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374"> 1953</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">SIInstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;                                <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="keyword">auto</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">if</span> (I == <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>)</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="comment">// Skip over the instructions that are artificially terminators for special</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="comment">// exec management.</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordflow">while</span> (I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; !I-&gt;isBranch() &amp;&amp; !I-&gt;isReturn() &amp;&amp;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;         I-&gt;getOpcode() != AMDGPU::SI_MASK_BRANCH) {</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_MASK_BRANCH:</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_term:</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XOR_B64_term:</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64_term:</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_MOV_B32_term:</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XOR_B32_term:</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_OR_B32_term:</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32_term:</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_IF:</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_ELSE:</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_TERMINATOR:</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR:</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;      <span class="comment">// FIXME: It&#39;s messy that these need to be considered here at all.</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected non-branch terminator inst&quot;</span>);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    }</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  }</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">if</span> (I == <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>)</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() != AMDGPU::SI_MASK_BRANCH)</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">analyzeBranchImpl</a>(MBB, I, TBB, FBB, Cond, AllowModify);</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="comment">// TODO: Should be able to treat as fallthrough?</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">analyzeBranchImpl</a>(MBB, I, TBB, FBB, Cond, AllowModify))</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MaskBrDest = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="comment">// Specifically handle the case where the conditional branch is to the same</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <span class="comment">// destination as the mask branch. e.g.</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <span class="comment">// si_mask_branch BB8</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="comment">// s_cbranch_execz BB8</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="comment">// s_cbranch BB9</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="comment">// This is required to understand divergent loops which may need the branches</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="comment">// to be relaxed.</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="keywordflow">if</span> (TBB != MaskBrDest || Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="keyword">auto</span> Pred = Cond[0].getImm();</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">return</span> (Pred != EXECZ &amp;&amp; Pred != EXECNZ);</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca"> 2022</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">SIInstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                                   <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordtype">unsigned</span> RemovedSize = 0;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Next = std::next(I);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="keywordflow">if</span> (I-&gt;getOpcode() == AMDGPU::SI_MASK_BRANCH) {</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;      I = Next;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    }</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    RemovedSize += <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(*I);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    ++Count;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    I = Next;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  }</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordflow">if</span> (BytesRemoved)</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    *BytesRemoved = RemovedSize;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;}</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// Copy the flags onto the implicit condition register operand.</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72"> 2048</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg,</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OrigCond) {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  CondReg.<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(OrigCond.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  CondReg.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(OrigCond.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;}</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf"> 2054</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">SIInstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                                   <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;                                   <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="keywordflow">if</span> (!FBB &amp;&amp; Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::S_BRANCH))</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordflow">if</span> (BytesAdded)</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      *BytesAdded = 4;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  }</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="keywordflow">if</span>(Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp; Cond[0].isReg()) {</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;     <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO))</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[0])</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;     <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  }</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; Cond[0].isImm());</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordtype">unsigned</span> Opcode</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    = getBranchOpcode(static_cast&lt;BranchPredicate&gt;(Cond[0].getImm()));</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">if</span> (!FBB) {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    Cond[1].isUndef();</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CondBr =</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(Opcode))</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    <span class="comment">// Copy the flags onto the implicit condition register operand.</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(CondBr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), Cond[1]);</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <span class="keywordflow">if</span> (BytesAdded)</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      *BytesAdded = 4;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  }</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; FBB);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CondBr =</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(Opcode))</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::S_BRANCH))</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg = CondBr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  CondReg.<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(Cond[1].<a class="code" href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a>());</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  CondReg.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Cond[1].isKill());</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keywordflow">if</span> (BytesAdded)</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;      *BytesAdded = 8;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c"> 2112</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">SIInstrInfo::reverseBranchCondition</a>(</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != 2) {</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  }</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <span class="keywordflow">if</span> (Cond[0].isImm()) {</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    Cond[0].setImm(-Cond[0].getImm());</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  }</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;}</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7296b27264e782c7474b941698fb016a"> 2126</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7296b27264e782c7474b941698fb016a">SIInstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;                                  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;                                  <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;                                  <span class="keywordtype">int</span> &amp;CondCycles,</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                                  <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="keywordflow">switch</span> (Cond[0].getImm()) {</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="keywordflow">case</span> VCCNZ:</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keywordflow">case</span> VCCZ: {</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg);</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg) == RC);</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordtype">int</span> NumInsts = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / 32;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    CondCycles = TrueCycles = FalseCycles = NumInsts; <span class="comment">// ???</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="comment">// Limit to equal cost for branch vs. N v_cndmask_b32s.</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC) &amp;&amp; NumInsts &lt;= 6;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  }</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="keywordflow">case</span> SCC_TRUE:</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  <span class="keywordflow">case</span> SCC_FALSE: {</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="comment">// FIXME: We could insert for VGPRs if we could replace the original compare</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="comment">// with a vector one.</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg);</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg) == RC);</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordtype">int</span> NumInsts = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / 32;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="comment">// Multiples of 8 can do s_cselect_b64</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <span class="keywordflow">if</span> (NumInsts % 2 == 0)</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;      NumInsts /= 2;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    CondCycles = TrueCycles = FalseCycles = NumInsts; <span class="comment">// ???</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  }</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  }</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;}</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aeb1fdb57cf47757b090b0dd34e2826c8"> 2166</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aeb1fdb57cf47757b090b0dd34e2826c8">SIInstrInfo::insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;                               <span class="keywordtype">unsigned</span> DstReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;                               <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  BranchPredicate Pred = <span class="keyword">static_cast&lt;</span>BranchPredicate<span class="keyword">&gt;</span>(Cond[0].getImm());</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keywordflow">if</span> (Pred == VCCZ || Pred == SCC_FALSE) {</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    Pred = <span class="keyword">static_cast&lt;</span>BranchPredicate<span class="keyword">&gt;</span>(-Pred);</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TrueReg, FalseReg);</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  }</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DstReg);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = RI.getRegSizeInBits(*DstRC);</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <span class="keywordflow">if</span> (DstSize == 32) {</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="keywordtype">unsigned</span> SelOp = Pred == SCC_TRUE ?</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      AMDGPU::S_CSELECT_B32 : AMDGPU::V_CNDMASK_B32_e32;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    <span class="comment">// Instruction&#39;s operands are backwards from what is expected.</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SelOp), DstReg)</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg);</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(Select-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3), Cond[1]);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  }</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  <span class="keywordflow">if</span> (DstSize == 64 &amp;&amp; Pred == SCC_TRUE) {</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::S_CSELECT_B64), DstReg)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg);</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(Select-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3), Cond[1]);</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  }</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15[] = {</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  };</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_64[] = {</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    AMDGPU::sub12_sub13, AMDGPU::sub14_sub15,</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  };</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keywordtype">unsigned</span> SelOp = AMDGPU::V_CNDMASK_B32_e32;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *EltRC = &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keyword">const</span> int16_t *SubIndices = Sub0_15;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <span class="keywordtype">int</span> NElts = DstSize / 32;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="comment">// 64-bit select is only available for SALU.</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="comment">// TODO: Split 96-bit into 64-bit and 32-bit, not 3x 32-bit.</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordflow">if</span> (Pred == SCC_TRUE) {</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <span class="keywordflow">if</span> (NElts % 2) {</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;      SelOp = AMDGPU::S_CSELECT_B32;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;      EltRC = &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      SelOp = AMDGPU::S_CSELECT_B64;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      EltRC = &amp;AMDGPU::SGPR_64RegClass;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      SubIndices = Sub0_15_64;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      NElts /= 2;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    }</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  }</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    MBB, I, DL, <span class="keyword">get</span>(AMDGPU::REG_SEQUENCE), DstReg);</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  I = MIB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> Regs;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Idx = 0; Idx != NElts; ++Idx) {</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstElt = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(EltRC);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DstElt);</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = SubIndices[Idx];</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SelOp), DstElt)</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg, 0, SubIdx)</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg, 0, SubIdx);</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(Select-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3), Cond[1]);</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*Select);</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstElt)</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubIdx);</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  }</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;}</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a806a86de28d5e97a81c651344a31d124"> 2261</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a806a86de28d5e97a81c651344a31d124">SIInstrInfo::isFoldableCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e64:</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO: {</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <span class="comment">// If there are additional implicit register operands, this may be used for</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <span class="comment">// register indexing so the source register operand isn&#39;t simply copied.</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() +</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>();</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == NumOps;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  }</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <span class="keywordflow">case</span> AMDGPU::COPY:</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_WRITE_B32:</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_READ_B32:</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  }</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;}</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a80a136f74003abef82b4372cd60159f9"> 2284</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a80a136f74003abef82b4372cd60159f9">SIInstrInfo::getAddressSpaceForPseudoSourceKind</a>(</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">switch</span>(Kind) {</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47">PseudoSourceValue::Stack</a>:</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab">PseudoSourceValue::FixedStack</a>:</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29">PseudoSourceValue::ConstantPool</a>:</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c">PseudoSourceValue::GOT</a>:</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de">PseudoSourceValue::JumpTable</a>:</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f">PseudoSourceValue::GlobalValueCallEntry</a>:</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04">PseudoSourceValue::ExternalSymbolCallEntry</a>:</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">PseudoSourceValue::TargetCustom</a>:</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  }</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;}</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a34f658cc004922ec99124c45d8b8c4d3"> 2301</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIInstrInfo_8cpp.html#a34f658cc004922ec99124c45d8b8c4d3">removeModOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="keywordtype">int</span> Src0ModIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;                                              AMDGPU::OpName::src0_modifiers);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="keywordtype">int</span> Src1ModIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;                                              AMDGPU::OpName::src1_modifiers);</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordtype">int</span> Src2ModIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;                                              AMDGPU::OpName::src2_modifiers);</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(Src2ModIdx);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(Src1ModIdx);</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(Src0ModIdx);</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa5c2f3af4127afdf7b5c6dfa0e4883ae"> 2315</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa5c2f3af4127afdf7b5c6dfa0e4883ae">SIInstrInfo::FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                                <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(Reg))</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">switch</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="comment">// TODO: We could fold 64-bit immediates, but this get compilicated</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="comment">// when there are sub-registers.</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_WRITE_B32:</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  }</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *ImmOp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(DefMI, AMDGPU::OpName::src0);</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImmOp);</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="comment">// FIXME: We could handle FrameIndex values here.</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="keywordflow">if</span> (!ImmOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="keywordtype">unsigned</span> Opc = UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::COPY) {</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a> = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(*MRI, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = isVGPRCopy ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a>(*MRI, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(*ImmOp, <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>))</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;      NewOpc = AMDGPU::V_ACCVGPR_WRITE_B32;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    }</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(ImmOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">addImplicitDefUseOperands</a>(*UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  }</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAD_F32 || Opc == AMDGPU::V_MAC_F32_e64 ||</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      Opc == AMDGPU::V_MAD_F16 || Opc == AMDGPU::V_MAC_F16_e64 ||</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;      Opc == AMDGPU::V_FMA_F32 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      Opc == AMDGPU::V_FMA_F16 || Opc == AMDGPU::V_FMAC_F16_e64) {</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="comment">// Don&#39;t fold if we are using source or output modifiers. The new VOP2</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <span class="comment">// instructions don&#39;t have them.</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">hasAnyModifiersSet</a>(UseMI))</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <span class="comment">// If this is a free constant, there&#39;s no reason to do this.</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    <span class="comment">// TODO: We could fold this here instead of letting SIFoldOperands do it</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="comment">// later.</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(UseMI, AMDGPU::OpName::src0);</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="comment">// Any src operand can be used for the legality check.</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(UseMI, *Src0, *ImmOp))</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordtype">bool</span> IsF32 = Opc == AMDGPU::V_MAD_F32 || Opc == AMDGPU::V_MAC_F32_e64 ||</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                 Opc == AMDGPU::V_FMA_F32 || Opc == AMDGPU::V_FMAC_F32_e64;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    <span class="keywordtype">bool</span> IsFMA = Opc == AMDGPU::V_FMA_F32 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;                 Opc == AMDGPU::V_FMA_F16 || Opc == AMDGPU::V_FMAC_F16_e64;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(UseMI, AMDGPU::OpName::src1);</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(UseMI, AMDGPU::OpName::src2);</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <span class="comment">// Multiplied part is the constant: Use v_madmk_{f16, f32}.</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="comment">// We should only expect these to be on src0 due to canonicalizations.</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;      <span class="keywordflow">if</span> (!Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;      <span class="keywordflow">if</span> (!Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc =</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;        IsFMA ? (IsF32 ? AMDGPU::V_FMAMK_F32 : AMDGPU::V_FMAMK_F16)</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;              : (IsF32 ? AMDGPU::V_MADMK_F32 : AMDGPU::V_MADMK_F16);</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;      <span class="comment">// We need to swap operands 0 and 1 since madmk constant is at operand 1.</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      <span class="keyword">const</span> int64_t Imm = ImmOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;      <span class="comment">// FIXME: This would be a lot easier if we could return a new instruction</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      <span class="comment">// instead of having to modify in place.</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;      <span class="comment">// Remove these first since they are at the end.</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::omod));</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::clamp));</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;      <span class="keywordtype">unsigned</span> Src1SubReg = Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;      Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Src1Reg);</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;      Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(Src1SubReg);</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;      Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;      <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAC_F32_e64 ||</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;          Opc == AMDGPU::V_MAC_F16_e64 ||</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;          Opc == AMDGPU::V_FMAC_F32_e64 ||</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;          Opc == AMDGPU::V_FMAC_F16_e64)</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;        UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">untieRegOperand</a>(</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2));</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;      Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Imm);</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a34f658cc004922ec99124c45d8b8c4d3">removeModOperands</a>(UseMI);</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;      <span class="keywordtype">bool</span> DeleteDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(Reg);</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;      <span class="keywordflow">if</span> (DeleteDef)</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;        DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    }</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <span class="comment">// Added part is the constant: Use v_madak_{f16, f32}.</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <span class="keywordflow">if</span> (Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;      <span class="comment">// Not allowed to use constant bus for another operand.</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;      <span class="comment">// We can however allow an inline immediate as src0.</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;      <span class="keywordtype">bool</span> Src0Inlined = <span class="keyword">false</span>;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;      <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;        <span class="comment">// Try to inline constant if possible.</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;        <span class="comment">// If the Def moves immediate and the use is single</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;        <span class="comment">// We are saving VGPR here.</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>() &amp;&amp;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;          <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;          Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;          Src0Inlined = <span class="keyword">true</span>;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;                    (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt;= 1 &amp;&amp;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                     RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))) ||</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;                   (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;                    (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt;= 1 &amp;&amp;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;                     RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))))</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;          <span class="comment">// VGPR is okay as Src0 - fallthrough</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;      }</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;      <span class="keywordflow">if</span> (Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src0Inlined ) {</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        <span class="comment">// We have one slot for inlinable constant so far - try to fill it</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;        <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>() &amp;&amp;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;            <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;            MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;            commuteInstruction(UseMI)) {</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;            Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;                    RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) ||</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;                   (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;                    RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))))</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;          <span class="comment">// VGPR is okay as Src1 - fallthrough</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;      }</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc =</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;        IsFMA ? (IsF32 ? AMDGPU::V_FMAAK_F32 : AMDGPU::V_FMAAK_F16)</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;              : (IsF32 ? AMDGPU::V_MADAK_F32 : AMDGPU::V_MADAK_F16);</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;      <span class="keyword">const</span> int64_t Imm = ImmOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;      <span class="comment">// FIXME: This would be a lot easier if we could return a new instruction</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;      <span class="comment">// instead of having to modify in place.</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;      <span class="comment">// Remove these first since they are at the end.</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::omod));</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::clamp));</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;      <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAC_F32_e64 ||</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;          Opc == AMDGPU::V_MAC_F16_e64 ||</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;          Opc == AMDGPU::V_FMAC_F32_e64 ||</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;          Opc == AMDGPU::V_FMAC_F16_e64)</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;        UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">untieRegOperand</a>(</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;            <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2));</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;      <span class="comment">// ChangingToImmediate adds Src2 back to the instruction.</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Imm);</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      <span class="comment">// These come before src2.</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a34f658cc004922ec99124c45d8b8c4d3">removeModOperands</a>(UseMI);</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;      <span class="comment">// It might happen that UseMI was commuted</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      <span class="comment">// and we now have SGPR as SRC1. If so 2 inlined</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      <span class="comment">// constant and SGPR are illegal.</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(UseMI);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;      <span class="keywordtype">bool</span> DeleteDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(Reg);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      <span class="keywordflow">if</span> (DeleteDef)</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;        DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    }</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  }</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;}</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485"> 2520</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a>(<span class="keywordtype">int</span> WidthA, <span class="keywordtype">int</span> OffsetA,</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;                                <span class="keywordtype">int</span> WidthB, <span class="keywordtype">int</span> OffsetB) {</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="keywordtype">int</span> LowOffset = OffsetA &lt; OffsetB ? OffsetA : OffsetB;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <span class="keywordtype">int</span> HighOffset = OffsetA &lt; OffsetB ? OffsetB : OffsetA;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <span class="keywordflow">return</span> LowOffset + LowWidth &lt;= HighOffset;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;}</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="keywordtype">bool</span> SIInstrInfo::checkInstOffsetsDoNotOverlap(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp0, *BaseOp1;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  int64_t Offset0, Offset1;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">getMemOperandWithOffset</a>(MIa, BaseOp0, Offset0, &amp;RI) &amp;&amp;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">getMemOperandWithOffset</a>(MIb, BaseOp1, Offset1, &amp;RI)) {</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <span class="keywordflow">if</span> (!BaseOp0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(*BaseOp1))</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keywordflow">if</span> (!MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() || !MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>()) {</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;      <span class="comment">// FIXME: Handle ds_read2 / ds_write2.</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    }</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="keywordtype">unsigned</span> Width0 = (*MIa.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getSize();</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="keywordtype">unsigned</span> Width1 = (*MIb.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getSize();</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a>(Width0, Offset0, Width1, Offset1)) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    }</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  }</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;}</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83"> 2552</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">SIInstrInfo::areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;         <span class="stringliteral">&quot;MIa must load from or modify a memory location&quot;</span>);</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;         <span class="stringliteral">&quot;MIb must load from or modify a memory location&quot;</span>);</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="keywordflow">if</span> (MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>())</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="comment">// XXX - Can we relax this between address spaces?</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  <span class="keywordflow">if</span> (MIa.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  <span class="comment">// TODO: Should we check the address space from the MachineMemOperand? That</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  <span class="comment">// would allow us to distinguish objects we know don&#39;t alias based on the</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="comment">// underlying address space, even if it was lowered to a different one,</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="comment">// e.g. private accesses lowered to use MUBUF instructions on a scratch</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="comment">// buffer.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MIa)) {</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MIb))</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a>(MIb);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  }</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIa) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIa)) {</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIb) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIb))</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIb);</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  }</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIa)) {</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIb))</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIa) &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIa);</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  }</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIa)) {</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb))</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  }</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;}</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83"> 2602</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* MO) {</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> &amp;&amp; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e32 &amp;&amp;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;      <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOperand(1).isImm())</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOperand(1).getImm();</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;}</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1faaac1b8a155e4d74b878188e66cf71"> 2614</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a1faaac1b8a155e4d74b878188e66cf71">SIInstrInfo::convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MBB,</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;                                                 <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <span class="keywordtype">bool</span> IsF16 = <span class="keyword">false</span>;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="keywordtype">bool</span> IsFMA = Opc == AMDGPU::V_FMAC_F32_e32 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;               Opc == AMDGPU::V_FMAC_F16_e32 || Opc == AMDGPU::V_FMAC_F16_e64;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e64:</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e64:</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    IsF16 = <span class="keyword">true</span>;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e64:</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e64:</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e32:</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e32:</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    IsF16 = <span class="keyword">true</span>;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e32:</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e32: {</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;                                             AMDGPU::OpName::src0);</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <span class="keywordflow">if</span> (!Src0-&gt;isReg() &amp;&amp; !Src0-&gt;isImm())</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">if</span> (Src0-&gt;isImm() &amp;&amp; !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MI, Src0Idx, *Src0))</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  }</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  }</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdst);</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src0);</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0Mods =</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src0_modifiers);</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1Mods =</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src1_modifiers);</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src2);</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Clamp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::clamp);</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Omod = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::omod);</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">if</span> (!Src0Mods &amp;&amp; !Src1Mods &amp;&amp; !Clamp &amp;&amp; !Omod &amp;&amp;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;      <span class="comment">// If we have an SGPR input, we will violate the constant bus restriction.</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;      (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &gt; 1 ||</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;       !Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;       !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MBB-&gt;getParent()-&gt;getRegInfo(), Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Imm = <a class="code" href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a>(Src2)) {</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc =</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;         IsFMA ? (IsF16 ? AMDGPU::V_FMAAK_F16 : AMDGPU::V_FMAAK_F32)</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;               : (IsF16 ? AMDGPU::V_MADAK_F16 : AMDGPU::V_MADAK_F32);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1)</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(NewOpc))</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dst)</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src0)</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src1)</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm);</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    }</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc =</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;      IsFMA ? (IsF16 ? AMDGPU::V_FMAMK_F16 : AMDGPU::V_FMAMK_F32)</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;            : (IsF16 ? AMDGPU::V_MADMK_F16 : AMDGPU::V_MADMK_F32);</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Imm = <a class="code" href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a>(Src1)) {</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1)</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(NewOpc))</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dst)</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src0)</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm)</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src2);</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    }</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Imm = <a class="code" href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a>(Src0)) {</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 &amp;&amp;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;          <a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(MI, <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc,</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                           AMDGPU::OpName::src0), Src1))</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(NewOpc))</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dst)</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src1)</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm)</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src2);</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    }</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;  }</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = IsFMA ? (IsF16 ? AMDGPU::V_FMA_F16 : AMDGPU::V_FMA_F32)</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;                          : (IsF16 ? AMDGPU::V_MAD_F16 : AMDGPU::V_MAD_F32);</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(NewOpc))</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dst)</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Src0Mods ? Src0Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Src0)</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      .addImm(Src1Mods ? Src1Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Src1)</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;      .addImm(0) <span class="comment">// Src mods</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;      .add(*Src2)</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;      .addImm(Clamp ? Clamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      .addImm(Omod ? Omod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0);</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;}</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">// It&#39;s not generally safe to move VALU instructions across these since it will</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">// start using the register as a base index rather than directly.</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">// XXX - Why isn&#39;t hasSideEffects sufficient for these?</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e"> 2721</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_ON:</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_MODE:</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_OFF:</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  }</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;}</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634"> 2732</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">SIInstrInfo::isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  <span class="comment">// XXX - Do we want the SP check in the base implementation?</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="comment">// Target-independent instructions do not have an implicit-use of EXEC, even</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  <span class="comment">// when they operate on VGPRs. Treating EXEC modifications as scheduling</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <span class="comment">// boundaries prevents incorrect movements of such instructions.</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">TargetInstrInfo::isSchedulingBoundary</a>(MI, MBB, MF) ||</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AMDGPU::EXEC, &amp;RI) ||</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_SETREG_IMM32_B32 ||</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_SETREG_B32 ||</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_DENORM_MODE ||</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;         <a class="code" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a>(MI);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;}</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435"> 2748</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">SIInstrInfo::isAlwaysGDS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">return</span> Opcode == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">AMDGPU::DS_ORDERED_COUNT</a> ||</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;         Opcode == AMDGPU::DS_GWS_INIT ||</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;         Opcode == AMDGPU::DS_GWS_SEMA_V ||</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;         Opcode == AMDGPU::DS_GWS_SEMA_BR ||</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;         Opcode == AMDGPU::DS_GWS_SEMA_P ||</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;         Opcode == AMDGPU::DS_GWS_SEMA_RELEASE_ALL ||</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;         Opcode == AMDGPU::DS_GWS_BARRIER;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;}</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa"> 2758</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>() &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI))</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// scalar store or atomic</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <span class="comment">// This will terminate the function when other lanes may need to continue.</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>())</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  <span class="comment">// These instructions cause shader I/O that may cause hardware lockups</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="comment">// when executed with an empty EXEC mask.</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="comment">// Note: exp with VM = DONE = 0 is automatically skipped by hardware when</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  <span class="comment">//       EXEC = 0, but checking for that case here seems not worth it</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="comment">//       given the typical code patterns.</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="keywordflow">if</span> (Opcode == AMDGPU::S_SENDMSG || Opcode == AMDGPU::S_SENDMSGHALT ||</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;      Opcode == <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">AMDGPU::EXP</a> || Opcode == AMDGPU::EXP_DONE ||</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;      Opcode == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">AMDGPU::DS_ORDERED_COUNT</a> || Opcode == AMDGPU::S_TRAP ||</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;      Opcode == AMDGPU::DS_GWS_INIT || Opcode == AMDGPU::DS_GWS_BARRIER)</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// conservative assumption</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <span class="comment">// These are like SALU instructions in terms of effects, so it&#39;s questionable</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <span class="comment">// whether we should return true for those.</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="comment">// However, executing them with EXEC = 0 causes them to operate on undefined</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <span class="comment">// data, which we avoid by returning true here.</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  <span class="keywordflow">if</span> (Opcode == AMDGPU::V_READFIRSTLANE_B32 || Opcode == AMDGPU::V_READLANE_B32)</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;}</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c"> 2794</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">SIInstrInfo::mayReadEXEC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a68215b4561c82477c880436868200829">isMetaInstruction</a>())</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="comment">// This won&#39;t read exec if this is an SGPR-&gt;SGPR copy.</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1f3c8255141a4f5b7ed15fcf60118eb1">isCopyLike</a>()) {</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keywordflow">if</span> (!RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(MRI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="comment">// Make sure this isn&#39;t copying exec as a normal operand</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AMDGPU::EXEC, &amp;RI);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  }</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="comment">// Make a conservative assumption about the callee.</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>())</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  <span class="comment">// Be conservative with any unhandled generic opcodes.</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">isTargetSpecificOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(MI) || MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AMDGPU::EXEC, &amp;RI);</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;}</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764"> 2819</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">SIInstrInfo::isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keywordflow">switch</span> (Imm.<a class="code" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>()) {</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <span class="keywordflow">case</span> 1: <span class="comment">// This likely will be a condition code mask.</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Imm.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>(),</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;                                        ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(Imm.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>(),</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;                                        ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;           <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Imm.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>(),</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;                                        ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid bitwidth&quot;</span>);</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;  }</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;}</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a10caa873ff6bab070fa0217d5402267b"> 2839</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">SIInstrInfo::isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;                                   uint8_t <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">OperandType</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;      OperandType &lt; <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> ||</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;      OperandType &gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>)</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="comment">// MachineOperand provides no way to tell the true operand size, since it only</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <span class="comment">// records a 64-bit value. We need to know the size to determine if a 32-bit</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <span class="comment">// floating point immediate bit pattern is legal for an integer immediate. It</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  <span class="comment">// would be for any 32-bit integer operand, but would not be for a 64-bit one.</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  int64_t Imm = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <span class="keywordflow">switch</span> (OperandType) {</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>: {</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    int32_t Trunc = <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Trunc, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  }</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                                        ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>: {</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Imm) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Imm)) {</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;      <span class="comment">// A few special case instructions have 16-bit operands on subtargets</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;      <span class="comment">// where 16-bit instructions are not legal.</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;      <span class="comment">// TODO: Do the 32-bit immediates work? We shouldn&#39;t really need to handle</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;      <span class="comment">// constants in these cases</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;      int16_t Trunc = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;      <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;             <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Trunc, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    }</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  }</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>: {</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Trunc = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">AMDGPU::isInlinableLiteralV216</a>(Trunc, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  }</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid bitwidth&quot;</span>);</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  }</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;}</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2"> 2900</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">SIInstrInfo::isLiteralConstantLike</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo);</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">MachineOperand::MO_FrameIndex</a>:</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">MachineOperand::MO_MachineBasicBlock</a>:</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">MachineOperand::MO_ExternalSymbol</a>:</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">MachineOperand::MO_GlobalAddress</a>:</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">MachineOperand::MO_MCSymbol</a>:</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected operand type&quot;</span>);</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  }</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;}</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;</div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760"> 2918</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0,</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1) {</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <span class="keywordflow">if</span> (Op0.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() != Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>())</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="keywordflow">switch</span> (Op0.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordflow">return</span> Op0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <span class="keywordflow">return</span> Op0.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Didn&#39;t expect to be comparing these operand types&quot;</span>);</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  }</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;}</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d"> 2933</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">SIInstrInfo::isImmOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = InstDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo];</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>)</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> &lt; 0)</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo)) {</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(MI) &amp;&amp; ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">hasMFMAInlineLiteralBug</a>() &amp;&amp;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;        OpNo ==(<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;                                                    AMDGPU::OpName::src2))</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a>(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  }</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">if</span> (!RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">opCanUseLiteralConstant</a>(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>))</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) || !<a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(InstDesc, OpNo))</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>();</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;}</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c"> 2966</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">SIInstrInfo::hasVALU32BitEncoding</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <span class="keywordtype">int</span> Op32 = <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">AMDGPU::getVOPe32</a>(Opcode);</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="keywordflow">if</span> (Op32 == -1)</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(Op32) != -1;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;}</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325"> 2974</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">SIInstrInfo::hasModifiers</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  <span class="comment">// The src0_modifier operand is present on all instructions</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  <span class="comment">// that have modifiers.</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode,</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;                                    AMDGPU::OpName::src0_modifiers) != -1;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;}</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14"> 2982</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">SIInstrInfo::hasModifiersSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;                                  <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Mods = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, OpName);</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;  <span class="keywordflow">return</span> Mods &amp;&amp; Mods-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;}</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15"> 2988</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">SIInstrInfo::hasAnyModifiersSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src0_modifiers) ||</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;         <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src1_modifiers) ||</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;         <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src2_modifiers) ||</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;         <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::clamp) ||</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;         <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::omod);</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;}</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5"> 2996</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">SIInstrInfo::canShrink</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src2);</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="comment">// Can&#39;t shrink instruction with three operands.</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="comment">// FIXME: v_cndmask_b32 has 3 operands and is shrinkable, but we need to add</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="comment">// a special case for it.  It can only be shrunk if the third operand</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  <span class="comment">// is vcc, and src0_modifiers and src1_modifiers are not set.</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;  <span class="comment">// We should handle this the same way we handle vopc, by addding</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="comment">// a register allocation hint pre-regalloc and then do the shrinking</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="comment">// post-regalloc.</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="keywordflow">if</span> (Src2) {</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_ADDC_U32_e64:</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_SUBB_U32_e64:</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_SUBBREV_U32_e64: {</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;          = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;        <span class="keywordflow">if</span> (!Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(MRI, Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;        <span class="comment">// Additional verification is needed for sdst/src2.</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;      }</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e64:</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e64:</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e64:</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e64:</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;        <span class="keywordflow">if</span> (!Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(MRI, Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;            <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src2_modifiers))</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;      <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_e64:</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;    }</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  }</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  <span class="keywordflow">if</span> (Src1 &amp;&amp; (!Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(MRI, Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;               <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src1_modifiers)))</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <span class="comment">// We don&#39;t need to check src0, all input types are legal, so just make sure</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="comment">// src0 isn&#39;t using any modifiers.</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::src0_modifiers))</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  <span class="comment">// Can it be shrunk to a valid 32 bit opcode?</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">hasVALU32BitEncoding</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="comment">// Check output modifiers</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::omod) &amp;&amp;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;         !<a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(MI, AMDGPU::OpName::clamp);</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;}</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">// Set VCC operand with all flags from \p Orig, except for setting it as</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">// implicit.</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94"> 3055</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Orig) {</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">implicit_operands</a>()) {</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Use.html">Use</a>.isUse() &amp;&amp; <a class="code" href="classllvm_1_1Use.html">Use</a>.getReg() == AMDGPU::VCC) {</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;      <a class="code" href="classllvm_1_1Use.html">Use</a>.setIsUndef(Orig.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;      <a class="code" href="classllvm_1_1Use.html">Use</a>.setIsKill(Orig.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    }</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  }</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;}</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675"> 3067</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">SIInstrInfo::buildShrunkInst</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;                                           <span class="keywordtype">unsigned</span> Op32)<span class="keyword"> const </span>{</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Inst32 =</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Op32));</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <span class="comment">// Add the dst operand if the 32-bit encoding also has an explicit $vdst.</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  <span class="comment">// For VOPC instructions, this is replaced by an implicit def of vcc.</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="keywordtype">int</span> Op32DstIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Op32, AMDGPU::OpName::vdst);</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <span class="keywordflow">if</span> (Op32DstIdx != -1) {</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;    <span class="comment">// dst</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC) ||</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;            (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC_LO)) &amp;&amp;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;           <span class="stringliteral">&quot;Unexpected case&quot;</span>);</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  }</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src0));</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src1);</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  <span class="keywordflow">if</span> (Src1)</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;    Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src1);</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::src2);</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  <span class="keywordflow">if</span> (Src2) {</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    <span class="keywordtype">int</span> Op32Src2Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Op32, AMDGPU::OpName::src2);</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    <span class="keywordflow">if</span> (Op32Src2Idx != -1) {</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;      Inst32.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Src2);</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;      <span class="comment">// In the case of V_CNDMASK_B32_e32, the explicit operand src2 is</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;      <span class="comment">// replaced with an implicit read of vcc. This was already added</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;      <span class="comment">// during the initial BuildMI, so find it to preserve the flags.</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a>(*Inst32, *Src2);</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;    }</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;  }</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <span class="keywordflow">return</span> Inst32;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;}</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e"> 3108</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">SIInstrInfo::usesConstantBus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <span class="comment">// Literal constants use the constant bus.</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <span class="comment">//if (isLiteralConstantLike(MO, OpInfo))</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <span class="comment">// return true;</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo);</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Misc other operands like FrameIndex</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;  <span class="comment">// Null is free</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SGPR_NULL)</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;  <span class="comment">// SGPRs use the constant bus</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::M0 ||</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;           MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC ||</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;           MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC_LO;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.contains(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;           AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  }</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;}</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35"> 3141</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35">findImplicitSGPRRead</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">implicit_operands</a>()) {</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    <span class="comment">// We only care about reads.</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;    <span class="keywordflow">if</span> (MO.isDef())</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;    <span class="keywordflow">switch</span> (MO.getReg()) {</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VCC:</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VCC_LO:</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VCC_HI:</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;    <span class="keywordflow">case</span> AMDGPU::M0:</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;    <span class="keywordflow">case</span> AMDGPU::FLAT_SCR:</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;      <span class="keywordflow">return</span> MO.getReg();</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    }</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;  }</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;}</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25"> 3163</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">SIInstrInfo::isVALU</a>(MI)) {</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_READLANE_B32:</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_READLANE_B32_gfx6_gfx7:</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_READLANE_B32_gfx10:</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_READLANE_B32_vi:</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_WRITELANE_B32:</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_WRITELANE_B32_gfx6_gfx7:</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_WRITELANE_B32_gfx10:</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_WRITELANE_B32_vi:</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    }</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  }</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#abed10acdf0b7b55818ce0179b3f57331">isPreISelOpcode</a>() ||</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;      SIInstrInfo::isGenericOpcode(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) ||</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">SIInstrInfo::isSALU</a>(MI) ||</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">SIInstrInfo::isSMRD</a>(MI))</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;}</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498"> 3189</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperVec,</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SubReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    <span class="keywordflow">return</span> TRI.isSubRegister(SuperVec.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), SubReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <span class="keywordflow">return</span> SubReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != AMDGPU::NoSubRegister &amp;&amp;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;         SubReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SuperVec.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;}</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b"> 3199</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">SIInstrInfo::verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;                                    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="keywordflow">if</span> (SIInstrInfo::isGenericOpcode(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src0);</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordtype">int</span> Src1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src1);</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <span class="keywordtype">int</span> Src2Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2);</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  <span class="comment">// Make sure the number of operands is correct.</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(Opcode);</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;  <span class="keywordflow">if</span> (!Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic</a>() &amp;&amp;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>()) {</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    ErrInfo = <span class="stringliteral">&quot;Instruction has wrong number of operands.&quot;</span>;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  }</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>()) {</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="comment">// Verify register classes for inlineasm constraints.</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30">InlineAsm::MIOp_FirstOperand</a>, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MI.<a class="code" href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">getRegClassConstraint</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">this</span>, &amp;RI);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; !RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg)) {</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;        ErrInfo = <span class="stringliteral">&quot;inlineasm operand has incorrect register class.&quot;</span>;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;      }</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    }</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  }</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <span class="comment">// Make sure the register classes are correct.</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;      ErrInfo = <span class="stringliteral">&quot;FPImm Machine Operands are not supported. ISel should bitcast &quot;</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;                <span class="stringliteral">&quot;all fp values to integers.&quot;</span>;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    }</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    <span class="keywordtype">int</span> RegClass = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <span class="keywordflow">switch</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a>:</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>()) {</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Illegal immediate value for operand.&quot;</span>;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;      }</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>: {</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MI, i))) {</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Illegal immediate value for operand.&quot;</span>;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;      }</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;    }</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>:</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;      <span class="comment">// Check if this operand is an immediate.</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;      <span class="comment">// FrameIndex operands will be replaced by immediates, so they are</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;      <span class="comment">// allowed.</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Expected immediate, but got non-immediate&quot;</span>;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;      }</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    }</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="keywordflow">if</span> (RegClass != -1) {</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <span class="keywordflow">if</span> (Reg == AMDGPU::NoRegister || <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RegClass);</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;      <span class="keywordflow">if</span> (!RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg)) {</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Operand has incorrect register class.&quot;</span>;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;      }</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    }</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  }</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="comment">// Verify SDWA</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">isSDWA</a>(MI)) {</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;    <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">hasSDWA</a>()) {</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;      ErrInfo = <span class="stringliteral">&quot;SDWA is not supported on this target&quot;</span>;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;    }</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    <span class="keywordtype">int</span> DstIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::vdst);</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> OpIndicies[] = { DstIdx, Src0Idx, Src1Idx, Src2Idx };</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx: OpIndicies) {</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;      <span class="keywordflow">if</span> (OpIdx == -1)</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;      <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0af7bcad0087b2e7738d1636e5e4793e">hasSDWAScalar</a>()) {</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;        <span class="comment">// Only VGPRS on VI</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;        <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(MRI, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;          ErrInfo = <span class="stringliteral">&quot;Only VGPRs allowed as operands in SDWA instructions on VI&quot;</span>;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;        }</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;        <span class="comment">// No immediates on GFX9</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;        <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;          ErrInfo = <span class="stringliteral">&quot;Only reg allowed as operands in SDWA instructions on GFX9&quot;</span>;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;        }</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;      }</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;    }</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0330bc04e02e5f966bb34b94faee3ea7">hasSDWAOmod</a>()) {</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;      <span class="comment">// No omod allowed on VI</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OMod = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::omod);</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;      <span class="keywordflow">if</span> (OMod != <span class="keyword">nullptr</span> &amp;&amp;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;        (!OMod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || OMod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;        ErrInfo = <span class="stringliteral">&quot;OMod not allowed in SDWA instructions on VI&quot;</span>;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;      }</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    }</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> BasicOpcode = <a class="code" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">AMDGPU::getBasicFromSDWAOp</a>(Opcode);</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(BasicOpcode)) {</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;      <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a8ef1770dca2e75c8a049d7441802932f">hasSDWASdst</a>() &amp;&amp; DstIdx != -1) {</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;        <span class="comment">// Only vcc allowed as dst on VI for VOPC</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstIdx);</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;        <span class="keywordflow">if</span> (!Dst.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::VCC) {</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;          ErrInfo = <span class="stringliteral">&quot;Only VCC allowed as dst in SDWA instructions on VI&quot;</span>;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;        }</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a67eda8a7f0b4516f8f08d82651207c91">hasSDWAOutModsVOPC</a>()) {</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;        <span class="comment">// No clamp allowed on GFX9 for VOPC</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Clamp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::clamp);</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;        <span class="keywordflow">if</span> (Clamp &amp;&amp; (!Clamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || Clamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;          ErrInfo = <span class="stringliteral">&quot;Clamp not allowed in VOPC SDWA instructions on VI&quot;</span>;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;        }</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        <span class="comment">// No omod allowed on GFX9 for VOPC</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OMod = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::omod);</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        <span class="keywordflow">if</span> (OMod &amp;&amp; (!OMod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || OMod-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;          ErrInfo = <span class="stringliteral">&quot;OMod not allowed in VOPC SDWA instructions on VI&quot;</span>;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;        }</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;      }</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    }</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">DstUnused</a> = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dst_unused);</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;    <span class="keywordflow">if</span> (DstUnused &amp;&amp; DstUnused-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;        DstUnused-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::UNUSED_PRESERVE</a>) {</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstIdx);</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;      <span class="keywordflow">if</span> (!Dst.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !Dst.<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>()) {</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Dst register should have tied register&quot;</span>;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;      }</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;TiedMO =</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">findTiedOperandIdx</a>(DstIdx));</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      <span class="keywordflow">if</span> (!TiedMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !TiedMO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() || !TiedMO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;        ErrInfo =</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;            <span class="stringliteral">&quot;Dst register should be tied to implicit use of preserved register&quot;</span>;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(TiedMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;                 Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != TiedMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Dst register should use same physical register as preserved&quot;</span>;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;      }</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;    }</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  }</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;  <span class="comment">// Verify MIMG</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) {</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;    <span class="comment">// Ensure that the return type used is large enough for all the options</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;    <span class="comment">// being used TFE/LWE require an extra result register.</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DMask = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dmask);</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <span class="keywordflow">if</span> (DMask) {</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;      uint64_t DMaskImm = DMask-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> RegCount =</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;          <a class="code" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) ? 4 : <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMaskImm);</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *TFE = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::tfe);</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *LWE = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::lwe);</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *D16 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::d16);</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;      <span class="comment">// Adjust for packed 16 bit values</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;      <span class="keywordflow">if</span> (D16 &amp;&amp; D16-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp;&amp; !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;        RegCount &gt;&gt;= 1;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;      <span class="comment">// Adjust if using LWE or TFE</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;      <span class="keywordflow">if</span> ((LWE &amp;&amp; LWE-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) || (TFE &amp;&amp; TFE-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;        RegCount += 1;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;      <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> DstIdx =</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::vdata);</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstIdx);</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;      <span class="keywordflow">if</span> (Dst.isReg()) {</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, DstIdx);</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> DstSize = RI.getRegSizeInBits(*DstRC) / 32;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;        <span class="keywordflow">if</span> (RegCount &gt; DstSize) {</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;          ErrInfo = <span class="stringliteral">&quot;MIMG instruction returns too many registers for dst &quot;</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;                    <span class="stringliteral">&quot;register class&quot;</span>;</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;        }</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;      }</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;    }</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;  }</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;  <span class="comment">// Verify VOP*. Ignore multiple sgpr operands on writelane.</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() != AMDGPU::V_WRITELANE_B32</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;      &amp;&amp; (<a class="code" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">isVOP1</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">isSDWA</a>(MI))) {</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;    <span class="comment">// Only look at the true operands. Only a real operand can use the constant</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;    <span class="comment">// bus, and we don&#39;t want to check pseudo-operands like the source modifier</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;    <span class="comment">// flags.</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> OpIndices[] = { Src0Idx, Src1Idx, Src2Idx };</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;    <span class="keywordtype">unsigned</span> ConstantBusCount = 0;</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;    <span class="keywordtype">unsigned</span> LiteralCount = 0;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::imm) != -1)</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;      ++ConstantBusCount;</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 2&gt;</a> SGPRsUsed;</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;    <span class="keywordtype">unsigned</span> SGPRUsed = <a class="code" href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35">findImplicitSGPRRead</a>(MI);</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;    <span class="keywordflow">if</span> (SGPRUsed != AMDGPU::NoRegister) {</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;      ++ConstantBusCount;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;      SGPRsUsed.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPRUsed);</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;    }</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx : OpIndices) {</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;      <span class="keywordflow">if</span> (OpIdx == -1)</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(MRI, MO, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpIdx])) {</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;          SGPRUsed = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a>(SGPRsUsed, [<span class="keyword">this</span>, SGPRUsed](<span class="keywordtype">unsigned</span> SGPR) {</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;                <span class="keywordflow">return</span> !RI.regsOverlap(SGPRUsed, SGPR);</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;              })) {</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;            ++ConstantBusCount;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;            SGPRsUsed.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPRUsed);</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;          }</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;          ++ConstantBusCount;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;          ++LiteralCount;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;        }</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;      }</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    }</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    <span class="comment">// v_writelane_b32 is an exception from constant bus restriction:</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;    <span class="comment">// vsrc0 can be sgpr, const or m0 and lane select sgpr, m0 or inline-const</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <span class="keywordflow">if</span> (ConstantBusCount &gt; ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opcode) &amp;&amp;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;        Opcode != AMDGPU::V_WRITELANE_B32) {</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP* instruction violates constant bus restriction&quot;</span>;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    }</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) &amp;&amp; LiteralCount) {</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;      <span class="keywordflow">if</span> (LiteralCount &amp;&amp; !ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>()) {</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;        ErrInfo = <span class="stringliteral">&quot;VOP3 instruction uses literal&quot;</span>;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;      }</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;      <span class="keywordflow">if</span> (LiteralCount &gt; 1) {</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;        ErrInfo = <span class="stringliteral">&quot;VOP3 instruction uses more than one literal&quot;</span>;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;      }</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;    }</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  }</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="comment">// Special case for writelane - this can break the multiple constant bus rule,</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="comment">// but still can&#39;t use more than one SGPR register</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_WRITELANE_B32) {</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;    <span class="keywordtype">unsigned</span> SGPRCount = 0;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SGPRUsed = AMDGPU::NoRegister;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx : {Src0Idx, Src1Idx, Src2Idx}) {</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;      <span class="keywordflow">if</span> (OpIdx == -1)</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(MRI, MO, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpIdx])) {</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::M0) {</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;          <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != SGPRUsed)</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;            ++SGPRCount;</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;          SGPRUsed = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;        }</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;      }</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;      <span class="keywordflow">if</span> (SGPRCount &gt; ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opcode)) {</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;        ErrInfo = <span class="stringliteral">&quot;WRITELANE instruction violates constant bus restriction&quot;</span>;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;      }</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    }</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  }</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;  <span class="comment">// Verify misc. restrictions on specific instructions.</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_DIV_SCALE_F32 ||</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_DIV_SCALE_F64) {</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx);</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src2Idx);</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;    <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src2.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src1) &amp;&amp;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;          !<a class="code" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src2)) {</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;        ErrInfo = <span class="stringliteral">&quot;v_div_scale_{f32|f64} require src0 = src1 or src2&quot;</span>;</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;      }</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;    }</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;  }</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">isSOP2</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">isSOPC</a>(MI)) {</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx);</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;    <span class="keywordtype">unsigned</span> Immediates = 0;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="keywordflow">if</span> (!Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;        !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src0, Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src0Idx].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>))</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;      Immediates++;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <span class="keywordflow">if</span> (!Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;        !<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src1, Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src1Idx].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>))</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;      Immediates++;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;    <span class="keywordflow">if</span> (Immediates &gt; 1) {</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;      ErrInfo = <span class="stringliteral">&quot;SOP2/SOPC instruction requires too many immediate constants&quot;</span>;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;    }</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  }</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">isSOPK</a>(MI)) {</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::simm16);</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a6478037933f13d6d8d80e6a12cdf932d">isBranch</a>()) {</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;isMBB()) {</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;        ErrInfo = <span class="stringliteral">&quot;invalid branch target for SOPK instruction&quot;</span>;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;      }</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;      uint64_t Imm = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getImm();</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a>(MI)) {</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Imm)) {</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;          ErrInfo = <span class="stringliteral">&quot;invalid immediate for SOPK instruction&quot;</span>;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;        }</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Imm)) {</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;          ErrInfo = <span class="stringliteral">&quot;invalid immediate for SOPK instruction&quot;</span>;</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;        }</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;      }</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    }</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  }</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELS_B32_e32 ||</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELS_B32_e64 ||</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELD_B32_e32 ||</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELD_B32_e64) {</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsDst = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELD_B32_e32 ||</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;                       Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == AMDGPU::V_MOVRELD_B32_e64;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> StaticNumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() +</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>();</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumImplicitOps = IsDst ? 2 : 1;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;    <span class="comment">// Allow additional implicit operands. This allows a fixup done by the post</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;    <span class="comment">// RA scheduler where the main implicit operand is killed and implicit-defs</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;    <span class="comment">// are added for sub-registers that remain live after this instruction.</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt; StaticNumOps + NumImplicitOps) {</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;      ErrInfo = <span class="stringliteral">&quot;missing implicit register operands&quot;</span>;</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    }</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdst);</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;    <span class="keywordflow">if</span> (IsDst) {</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;      <span class="keywordflow">if</span> (!Dst-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;        ErrInfo = <span class="stringliteral">&quot;v_movreld_b32 vdst should be a use operand&quot;</span>;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;      }</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;      <span class="keywordtype">unsigned</span> UseOpIdx;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">isRegTiedToUseOperand</a>(StaticNumOps, &amp;UseOpIdx) ||</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;          UseOpIdx != StaticNumOps + 1) {</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;        ErrInfo = <span class="stringliteral">&quot;movrel implicit operands should be tied&quot;</span>;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;      }</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;    }</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImpUse</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;      = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(StaticNumOps + NumImplicitOps - 1);</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;    <span class="keywordflow">if</span> (!ImpUse.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !ImpUse.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() ||</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;        !<a class="code" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a>(RI, ImpUse, IsDst ? *Dst : Src0)) {</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;      ErrInfo = <span class="stringliteral">&quot;src0 should be subreg of implicit vector use&quot;</span>;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;    }</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  }</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  <span class="comment">// Make sure we aren&#39;t losing exec uses in the td files. This mostly requires</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  <span class="comment">// being careful when using let Uses to try to add other use registers.</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a>(MI)) {</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad890cb0ba6262569913be1269acbf590">hasRegisterImplicitUseOperand</a>(AMDGPU::EXEC)) {</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VALU instruction does not implicitly read exec mask&quot;</span>;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;    }</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  }</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI)) {</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) {</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;      <span class="comment">// The register offset form of scalar stores may only use m0 as the</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;      <span class="comment">// soffset register.</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Soff = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::soff);</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;      <span class="keywordflow">if</span> (Soff &amp;&amp; Soff-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::M0) {</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;        ErrInfo = <span class="stringliteral">&quot;scalar stores must use m0 as offset register&quot;</span>;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;      }</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    }</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  }</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MI) &amp;&amp; !MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().hasFlatInstOffsets()) {</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset);</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;    <span class="keywordflow">if</span> (Offset-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0) {</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;      ErrInfo = <span class="stringliteral">&quot;subtarget does not support offsets in flat instructions&quot;</span>;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;    }</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  }</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI)) {</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DimOp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dim);</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;    <span class="keywordflow">if</span> (DimOp) {</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;      <span class="keywordtype">int</span> VAddr0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode,</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;                                                 AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;      <span class="keywordtype">int</span> SRsrcIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::srsrc);</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">AMDGPU::getMIMGInfo</a>(Opcode);</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">AMDGPU::getMIMGBaseOpcodeInfo</a>(Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>);</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">AMDGPU::getMIMGDimInfoByEncoding</a>(DimOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;      <span class="keywordflow">if</span> (!Dim) {</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        ErrInfo = <span class="stringliteral">&quot;dim is out of range&quot;</span>;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;      }</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;      <span class="keywordtype">bool</span> IsNSA = SRsrcIdx - VAddr0Idx &gt; 1;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;      <span class="keywordtype">unsigned</span> AddrWords = BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a> +</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;                           (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a> ? Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a> : 0) +</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;                           (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a> ? Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a> : 0) +</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;                           (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a> ? 1 : 0);</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;      <span class="keywordtype">unsigned</span> VAddrWords;</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;      <span class="keywordflow">if</span> (IsNSA) {</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;        VAddrWords = SRsrcIdx - VAddr0Idx;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, VAddr0Idx);</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;        VAddrWords = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 32;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;        <span class="keywordflow">if</span> (AddrWords &gt; 8)</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;          AddrWords = 16;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AddrWords &gt; 4)</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;          AddrWords = 8;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AddrWords == 3 &amp;&amp; VAddrWords == 4) {</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;          <span class="comment">// CodeGen uses the V4 variant of instructions for three addresses,</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;          <span class="comment">// because the selection DAG does not support non-power-of-two types.</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;          AddrWords = 4;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;        }</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;      }</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;      <span class="keywordflow">if</span> (VAddrWords != AddrWords) {</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;        ErrInfo = <span class="stringliteral">&quot;bad vaddr size&quot;</span>;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;      }</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    }</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  }</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DppCt = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dpp_ctrl);</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="keywordflow">if</span> (DppCt) {</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">AMDGPU::DPP</a>;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a> = DppCt-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    <span class="keywordflow">if</span> (DC == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">DppCtrl::DPP_UNUSED1</a> || DC == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">DppCtrl::DPP_UNUSED2</a> ||</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;        DC == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">DppCtrl::DPP_UNUSED3</a> || DC &gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">DppCtrl::DPP_LAST</a> ||</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;        (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">DppCtrl::DPP_UNUSED4_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">DppCtrl::DPP_UNUSED4_LAST</a>) ||</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;        (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">DppCtrl::DPP_UNUSED5_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">DppCtrl::DPP_UNUSED5_LAST</a>) ||</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;        (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">DppCtrl::DPP_UNUSED6_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">DppCtrl::DPP_UNUSED6_LAST</a>) ||</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;        (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">DppCtrl::DPP_UNUSED7_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">DppCtrl::DPP_UNUSED7_LAST</a>) ||</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;        (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">DppCtrl::DPP_UNUSED8_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">DppCtrl::DPP_UNUSED8_LAST</a>)) {</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value&quot;</span>;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;    }</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;    <span class="keywordflow">if</span> (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">DppCtrl::WAVE_SHL1</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">DppCtrl::WAVE_ROR1</a> &amp;&amp;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;        ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;                <span class="stringliteral">&quot;wavefront shifts are not supported on GFX10+&quot;</span>;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;    }</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;    <span class="keywordflow">if</span> (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">DppCtrl::BCAST15</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">DppCtrl::BCAST31</a> &amp;&amp;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;        ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;                <span class="stringliteral">&quot;broadcasts are not supported on GFX10+&quot;</span>;</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    }</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    <span class="keywordflow">if</span> (DC &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">DppCtrl::ROW_SHARE_FIRST</a> &amp;&amp; DC &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">DppCtrl::ROW_XMASK_LAST</a> &amp;&amp;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;        ST.getGeneration() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;                <span class="stringliteral">&quot;row_share and row_xmask are not supported before GFX10&quot;</span>;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;    }</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;  }</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;}</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;</div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826"> 3736</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">SIInstrInfo::getVALUOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> AMDGPU::INSTRUCTION_LIST_END;</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE: <span class="keywordflow">return</span> AMDGPU::REG_SEQUENCE;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  <span class="keywordflow">case</span> AMDGPU::COPY: <span class="keywordflow">return</span> AMDGPU::COPY;</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PHI: <span class="keywordflow">return</span> AMDGPU::PHI;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG: <span class="keywordflow">return</span> AMDGPU::INSERT_SUBREG;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">AMDGPU::WQM</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">AMDGPU::WQM</a>;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SOFT_WQM: <span class="keywordflow">return</span> AMDGPU::SOFT_WQM;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="keywordflow">case</span> AMDGPU::WWM: <span class="keywordflow">return</span> AMDGPU::WWM;</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32: {</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;           RI.isAGPR(MRI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ?</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;           AMDGPU::COPY : AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  }</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADD_I32:</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    <span class="keywordflow">return</span> ST.hasAddNoCarry() ? AMDGPU::V_ADD_U32_e64 : AMDGPU::V_ADD_I32_e32;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADDC_U32:</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_ADDC_U32_e32;</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUB_I32:</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;    <span class="keywordflow">return</span> ST.hasAddNoCarry() ? AMDGPU::V_SUB_U32_e64 : AMDGPU::V_SUB_I32_e32;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;    <span class="comment">// FIXME: These are not consistently handled, and selected when the carry is</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;    <span class="comment">// used.</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADD_U32:</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_ADD_I32_e32;</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUB_U32:</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;    <span class="keywordflow">return</span> AMDGPU::V_SUB_I32_e32;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUBB_U32: <span class="keywordflow">return</span> AMDGPU::V_SUBB_U32_e32;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MUL_I32: <span class="keywordflow">return</span> AMDGPU::V_MUL_LO_U32;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MUL_HI_U32: <span class="keywordflow">return</span> AMDGPU::V_MUL_HI_U32;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MUL_HI_I32: <span class="keywordflow">return</span> AMDGPU::V_MUL_HI_I32;</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_AND_B32: <span class="keywordflow">return</span> AMDGPU::V_AND_B32_e64;</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_OR_B32: <span class="keywordflow">return</span> AMDGPU::V_OR_B32_e64;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_XOR_B32: <span class="keywordflow">return</span> AMDGPU::V_XOR_B32_e64;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_XNOR_B32:</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;    <span class="keywordflow">return</span> ST.hasDLInsts() ? AMDGPU::V_XNOR_B32_e64 : AMDGPU::INSTRUCTION_LIST_END;</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MIN_I32: <span class="keywordflow">return</span> AMDGPU::V_MIN_I32_e64;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MIN_U32: <span class="keywordflow">return</span> AMDGPU::V_MIN_U32_e64;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MAX_I32: <span class="keywordflow">return</span> AMDGPU::V_MAX_I32_e64;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MAX_U32: <span class="keywordflow">return</span> AMDGPU::V_MAX_U32_e64;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I32: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I32_e32;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I64: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I64;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B32_e32;</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B64;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B32_e32;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B64;</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I8: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I16: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BFE_U32: <span class="keywordflow">return</span> AMDGPU::V_BFE_U32;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BFE_I32: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BFM_B32: <span class="keywordflow">return</span> AMDGPU::V_BFM_B32_e64;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BREV_B32: <span class="keywordflow">return</span> AMDGPU::V_BFREV_B32_e32;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_NOT_B32: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_NOT_B64: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_I32_e32;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_I32_e32;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_I32_e32;</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_I32_e32;</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_I32_e32;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_I32_e32;</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_U32_e32;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_U32_e32;</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_U32_e32;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_U32_e32;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_U32_e32;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_U32_e32;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U64: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_U64_e32;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U64: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_U64_e32;</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_BCNT_U32_B32_e64;</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_FF1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBL_B32_e32;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBH_U32_e32;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32: <span class="keywordflow">return</span> AMDGPU::V_FFBH_I32_e64;</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0: <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCZ;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1: <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCNZ;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;  }</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;      <span class="stringliteral">&quot;Unexpected scalar opcode without corresponding vector one!&quot;</span>);</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;}</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;</div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b"> 3816</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">SIInstrInfo::getOpRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;                                                      <span class="keywordtype">unsigned</span> OpNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#af33de0b50f93d38f9fab12e8adf7ba62">isVariadic</a>() || OpNo &gt;= Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() ||</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> == -1) {</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;      <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    <span class="keywordflow">return</span> RI.getPhysRegClass(Reg);</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;  }</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;  <span class="keywordtype">unsigned</span> RCID = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">return</span> RI.getRegClass(RCID);</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;}</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812"> 3833</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">SIInstrInfo::legalizeOpWithMove</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> =</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;  <span class="keywordtype">unsigned</span> RCID = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).OpInfo[OpIdx].RegClass;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.getRegClass(RCID);</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = TRI-&gt;getRegSizeInBits(*RC);</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = (Size == 64) ? AMDGPU::V_MOV_B64_PSEUDO : AMDGPU::V_MOV_B32_e32;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    Opcode = AMDGPU::COPY;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.isSGPRClass(RC))</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    Opcode = (Size == 64) ? AMDGPU::S_MOV_B64 : AMDGPU::S_MOV_B32;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = RI.getEquivalentVGPRClass(RC);</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;  <span class="keywordflow">if</span> (RI.getCommonSubClass(&amp;AMDGPU::VReg_64RegClass, VRC))</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    VRC = &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    VRC = &amp;AMDGPU::VGPR_32RegClass;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(VRC);</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(I);</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(Opcode), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;  MO.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;}</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;</div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17"> 3861</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">SIInstrInfo::buildExtractSubReg</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;                                         <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;                                         <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC)<span class="keyword"></span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="keyword">                                         const </span>{</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SubRC);</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;  <span class="keywordflow">if</span> (SuperReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == AMDGPU::NoSubRegister) {</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(TargetOpcode::COPY), SubReg)</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SuperReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, SubIdx);</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  }</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  <span class="comment">// Just in case the super register is itself a sub-register, copy it to a new</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="comment">// value so we don&#39;t need to worry about merging its subreg index with the</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;  <span class="comment">// SubIdx passed to this function. The register coalescer should be able to</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;  <span class="comment">// eliminate this extra copy.</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewSuperReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SuperRC);</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(TargetOpcode::COPY), NewSuperReg)</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SuperReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, SuperReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(TargetOpcode::COPY), SubReg)</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewSuperReg, 0, SubIdx);</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;}</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;</div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef"> 3893</a></span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">SIInstrInfo::buildExtractSubRegOrImm</a>(</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII,</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC)<span class="keyword"> const </span>{</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub0)</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(static_cast&lt;int32_t&gt;(Op.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub1)</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(static_cast&lt;int32_t&gt;(Op.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;&gt; 32));</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled register index for immediate&quot;</span>);</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  }</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">buildExtractSubReg</a>(MII, MRI, Op, SuperRC,</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;                                       SubIdx, SubRC);</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SubReg, <span class="keyword">false</span>);</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;}</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">// Change the order of operands from (0, 1, 2) to (0, 2, 1)</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::swapOperands(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3);</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;  Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(1);</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(Op1);</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;}</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc"> 3922</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">SIInstrInfo::isLegalRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;                                      ? MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg)</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;                                      : RI.getPhysRegClass(Reg);</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DRC = RI.getRegClass(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>);</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = RI.getLargestLegalSuperClass(RC, *MF);</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;    <span class="keywordflow">if</span> (!SuperRC)</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    DRC = RI.getMatchingSuperRegClass(SuperRC, DRC, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="keywordflow">if</span> (!DRC)</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;  }</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;  <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(DRC);</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;}</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;</div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7"> 3947</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">SIInstrInfo::isLegalVSrcOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(MRI, OpInfo, MO);</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;  <span class="comment">// Handle non-register types that are treated like immediates.</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;}</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f"> 3958</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">SIInstrInfo::isOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = InstDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpIdx];</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefinedRC =</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;      OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> != -1 ? RI.getRegClass(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>) : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  <span class="keywordflow">if</span> (!MO)</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;    MO = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;  <span class="keywordtype">int</span> ConstantBusLimit = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;  <span class="keywordtype">int</span> VOP3LiteralLimit = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>() ? 1 : 0;</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(MI) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(MRI, *MO, OpInfo)) {</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) &amp;&amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(*MO, OpInfo) &amp;&amp; !VOP3LiteralLimit--)</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;    <a class="code" href="classllvm_1_1SmallDenseSet.html">SmallDenseSet&lt;RegSubRegPair&gt;</a> SGPRsUsed;</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;      SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()));</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;      <span class="keywordflow">if</span> (i == OpIdx)</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;      <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;        <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> SGPR(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Op.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;        <span class="keywordflow">if</span> (!SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(SGPR) &amp;&amp;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;            <a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(MRI, Op, InstDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i])) {</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;          <span class="keywordflow">if</span> (--ConstantBusLimit &lt;= 0)</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;          SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(SGPR);</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;        }</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InstDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>) {</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;        <span class="keywordflow">if</span> (--ConstantBusLimit &lt;= 0)</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(InstDesc, i) &amp;&amp;</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;                 <a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(Op, InstDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i])) {</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;        <span class="keywordflow">if</span> (!VOP3LiteralLimit--)</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;        <span class="keywordflow">if</span> (--ConstantBusLimit &lt;= 0)</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;      }</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;    }</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  }</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefinedRC);</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(MRI, OpInfo, *MO);</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  }</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;  <span class="comment">// Handle non-register types that are treated like immediates.</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;  <span class="keywordflow">if</span> (!DefinedRC) {</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;    <span class="comment">// This operand expects an immediate.</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;  }</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">isImmOperandLegal</a>(MI, OpIdx, *MO);</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;}</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848"> 4021</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">SIInstrInfo::legalizeOperandsVOP2</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstrDesc = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0);</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;  <span class="keywordtype">int</span> Src1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1);</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx);</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  <span class="comment">// If there is an implicit SGPR use such as VCC use for v_addc_u32/v_subb_u32</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;  <span class="comment">// we need to only have one constant bus use before GFX10.</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="keywordtype">bool</span> HasImplicitSGPR = <a class="code" href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35">findImplicitSGPRRead</a>(MI) != AMDGPU::NoRegister;</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  <span class="keywordflow">if</span> (HasImplicitSGPR &amp;&amp; ST.getConstantBusLimit(Opc) &lt;= 1 &amp;&amp;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;      Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; (RI.isSGPRReg(MRI, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;       <a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(Src0, InstrDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src0Idx])))</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src0Idx);</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;  <span class="comment">// Special case: V_WRITELANE_B32 accepts only immediate or SGPR operands for</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;  <span class="comment">// both the value to write (src0) and lane select (src1).  Fix up non-SGPR</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  <span class="comment">// src0/src1 with V_READFIRSTLANE.</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::V_WRITELANE_B32) {</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;    <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.isVGPR(MRI, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0);</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    }</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.isVGPR(MRI, Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;      Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    }</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  }</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="comment">// No VOP2 instructions support AGPRs.</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.isAGPR(MRI, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src0Idx);</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.isAGPR(MRI, Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src1Idx);</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="comment">// VOP2 src0 instructions support all operand types, so we don&#39;t need to check</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;  <span class="comment">// their legality. If src1 is already legal, we don&#39;t need to do anything.</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(MRI, InstrDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src1Idx], Src1))</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;  <span class="comment">// Special case: V_READLANE_B32 accepts only immediate or SGPR operands for</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;  <span class="comment">// lane select. Fix up using V_READFIRSTLANE, since we assume that the lane</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;  <span class="comment">// select is uniform.</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::V_READLANE_B32 &amp;&amp; Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;      RI.isVGPR(MRI, Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  }</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="comment">// We do not use commuteInstruction here because it is too aggressive and will</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="comment">// commute if it is possible. We only want to commute here if it improves</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  <span class="comment">// legality. This can be called a fairly large number of times so don&#39;t waste</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="comment">// compile time pointlessly swapping and checking legality again.</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">if</span> (HasImplicitSGPR || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">isCommutable</a>()) {</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src1Idx);</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  }</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <span class="comment">// If src0 can be used as src1, commuting will make the operands legal.</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;  <span class="comment">// Otherwise we have to give up and insert a move.</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="comment">// TODO: Other immediate-like operand kinds could be commuted if there was a</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  <span class="comment">// MachineOperand::ChangeTo* for them.</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;  <span class="keywordflow">if</span> ((!Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) ||</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;      !<a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(MRI, InstrDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src1Idx], Src0)) {</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src1Idx);</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;  }</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;  <span class="keywordtype">int</span> CommutedOpc = <a class="code" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(MI);</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;  <span class="keywordflow">if</span> (CommutedOpc == -1) {</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Src1Idx);</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;  }</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(CommutedOpc));</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src0Reg = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;  <span class="keywordtype">unsigned</span> Src0SubReg = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;  <span class="keywordtype">bool</span> Src0Kill = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    Src0.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>, <span class="keyword">false</span>, Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Should only have register or immediate operands&quot;</span>);</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;  Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Src0Reg, <span class="keyword">false</span>, <span class="keyword">false</span>, Src0Kill);</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;  Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(Src0SubReg);</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(MI);</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;}</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment">// Legalize VOP3 operands. All operand types are supported for any operand</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">// but only one literal constant and only starting from GFX10.</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5"> 4133</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">SIInstrInfo::legalizeOperandsVOP3</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="keywordtype">int</span> VOP3Idx[3] = {</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0),</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1),</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2)</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  };</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::V_PERMLANE16_B32 ||</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;      Opc == AMDGPU::V_PERMLANEX16_B32) {</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    <span class="comment">// src1 and src2 must be scalar</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VOP3Idx[1]);</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VOP3Idx[2]);</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    <span class="keywordflow">if</span> (Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;      Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;    }</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;    <span class="keywordflow">if</span> (Src2.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src2);</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;      Src2.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;    }</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;  }</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;  <span class="comment">// Find the one SGPR operand we are allowed to use.</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;  <span class="keywordtype">int</span> ConstantBusLimit = ST.getConstantBusLimit(Opc);</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;  <span class="keywordtype">int</span> LiteralLimit = ST.hasVOP3Literal() ? 1 : 0;</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;  <a class="code" href="classllvm_1_1SmallDenseSet.html">SmallDenseSet&lt;unsigned&gt;</a> SGPRsUsed;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;  <span class="keywordtype">unsigned</span> SGPRReg = findUsedSGPR(MI, VOP3Idx);</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;  <span class="keywordflow">if</span> (SGPRReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;    SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(SGPRReg);</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    --ConstantBusLimit;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  }</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 3; ++i) {</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;    <span class="keywordtype">int</span> Idx = VOP3Idx[i];</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;    <span class="keywordflow">if</span> (Idx == -1)</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(MO, <span class="keyword">get</span>(Opc).OpInfo[Idx]))</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;      <span class="keywordflow">if</span> (LiteralLimit &gt; 0 &amp;&amp; ConstantBusLimit &gt; 0) {</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;        --LiteralLimit;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;        --ConstantBusLimit;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;      }</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;      --LiteralLimit;</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;      --ConstantBusLimit;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Idx);</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    }</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;    <span class="keywordflow">if</span> (RI.hasAGPRs(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) &amp;&amp;</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;        !<a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(MI, Idx, &amp;MO)) {</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Idx);</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;    }</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;    <span class="keywordflow">if</span> (!RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;      <span class="keywordflow">continue</span>; <span class="comment">// VGPRs are legal</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;    <span class="comment">// We can use one SGPR in each VOP3 instruction prior to GFX10</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;    <span class="comment">// and two starting from GFX10.</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;    <span class="keywordflow">if</span> (SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;    <span class="keywordflow">if</span> (ConstantBusLimit &gt; 0) {</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;      SGPRsUsed.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;      --ConstantBusLimit;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;    }</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;    <span class="comment">// If we make it this far, then the operand is not legal and we must</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;    <span class="comment">// legalize it.</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(MI, Idx);</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;  }</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;}</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd"> 4220</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">SIInstrInfo::readlaneVGPRToSGPR</a>(<span class="keywordtype">unsigned</span> SrcReg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SrcReg);</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC = RI.getEquivalentSGPRClass(VRC);</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(SRC);</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="keywordtype">unsigned</span> SubRegs = RI.getRegSizeInBits(*VRC) / 32;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <span class="keywordflow">if</span> (RI.hasAGPRs(VRC)) {</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;    VRC = RI.getEquivalentVGPRClass(VRC);</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewSrcReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(VRC);</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;            <span class="keyword">get</span>(TargetOpcode::COPY), NewSrcReg)</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    SrcReg = NewSrcReg;</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;  }</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;  <span class="keywordflow">if</span> (SubRegs == 1) {</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;            <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), DstReg)</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;    <span class="keywordflow">return</span> DstReg;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  }</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> SRegs;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SubRegs; ++i) {</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SGPR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;            <span class="keyword">get</span>(AMDGPU::V_READFIRSTLANE_B32), SGPR)</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, 0, RI.getSubRegFromChannel(i));</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;    SRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPR);</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  }</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;              <span class="keyword">get</span>(AMDGPU::REG_SEQUENCE), DstReg);</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SubRegs; ++i) {</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRegs[i]);</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(RI.getSubRegFromChannel(i));</div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;  }</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;  <span class="keywordflow">return</span> DstReg;</div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;}</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;</div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a"> 4262</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">SIInstrInfo::legalizeOperandsSMRD</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;  <span class="comment">// If the pointer is store in VGPRs, then we need to move them to</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;  <span class="comment">// SGPRs using v_readfirstlane.  This is safe because we only select</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;  <span class="comment">// loads with uniform pointers to SMRD instruction so we know the</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <span class="comment">// pointer value is uniform.</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SBase = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::sbase);</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;  <span class="keywordflow">if</span> (SBase &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SBase-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;    <span class="keywordtype">unsigned</span> SGPR = <a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">readlaneVGPRToSGPR</a>(SBase-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    SBase-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;  }</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOff = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::soff);</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  <span class="keywordflow">if</span> (SOff &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SOff-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;    <span class="keywordtype">unsigned</span> SGPR = <a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">readlaneVGPRToSGPR</a>(SOff-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    SOff-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;  }</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;}</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a"> 4281</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">SIInstrInfo::legalizeGenericOperand</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;InsertMBB,</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;                                         <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OpReg = Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;  <span class="keywordtype">unsigned</span> OpSubReg = Op.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = RI.getSubClassWithSubReg(</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;      RI.getRegClassForReg(MRI, OpReg), OpSubReg);</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <span class="comment">// Check if operand is already the correct register class.</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <span class="keywordflow">if</span> (DstRC == OpRC)</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy =</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(InsertMBB, I, DL, <span class="keyword">get</span>(AMDGPU::COPY), DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Op);</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  Op.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DstReg);</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  Op.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(0);</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(OpReg);</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="keywordflow">if</span> (!Def)</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <span class="comment">// Try to eliminate the copy if it is copying an immediate value.</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;  <span class="keywordflow">if</span> (Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>() &amp;&amp; DstRC != &amp;AMDGPU::VReg_1RegClass)</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#aa5c2f3af4127afdf7b5c6dfa0e4883ae">FoldImmediate</a>(*Copy, *Def, OpReg, &amp;MRI);</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;  <span class="keywordtype">bool</span> ImpDef = Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>();</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;  <span class="keywordflow">while</span> (!ImpDef &amp;&amp; Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;    <span class="keywordflow">if</span> (Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>())</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;    Def = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;    ImpDef = Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>();</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;  }</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;  <span class="keywordflow">if</span> (!RI.isSGPRClass(DstRC) &amp;&amp; !Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(AMDGPU::EXEC, &amp;RI) &amp;&amp;</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;      !ImpDef)</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;    Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;}</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">// Emit the actual waterfall loop, executing the wrapped instruction for each</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">// unique value of \p Rsrc across all lanes. In the best case we execute 1</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">// iteration, in the worst case we execute 64 (once per lane).</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a5664e65e0587b364a759b00607cd6806"> 4328</a></span>&#160;<a class="code" href="SIInstrInfo_8cpp.html#a5664e65e0587b364a759b00607cd6806">emitLoadSRsrcFromVGPRLoop</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OrigBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LoopBB,</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc) {</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *OrigBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;  <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;  <span class="keywordtype">unsigned</span> SaveExecOpc =</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_AND_SAVEEXEC_B32 : AMDGPU::S_AND_SAVEEXEC_B64;</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;  <span class="keywordtype">unsigned</span> XorTermOpc =</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_XOR_B32_term : AMDGPU::S_XOR_B64_term;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="keywordtype">unsigned</span> AndOpc =</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_AND_B32 : AMDGPU::S_AND_B64;</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = TRI-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoopBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VRsrc = Rsrc.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;  <span class="keywordtype">unsigned</span> VRsrcUndef = <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Rsrc.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SaveExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> AndCond = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcSub0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcSub1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcSub2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcSub3 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrc = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;  <span class="comment">// Beginning of the loop, read the next Rsrc variant.</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_READFIRSTLANE_B32), SRsrcSub0)</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;      .addReg(VRsrc, VRsrcUndef, AMDGPU::sub0);</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_READFIRSTLANE_B32), SRsrcSub1)</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;      .addReg(VRsrc, VRsrcUndef, AMDGPU::sub1);</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_READFIRSTLANE_B32), SRsrcSub2)</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;      .addReg(VRsrc, VRsrcUndef, AMDGPU::sub2);</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_READFIRSTLANE_B32), SRsrcSub3)</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;      .addReg(VRsrc, VRsrcUndef, AMDGPU::sub3);</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::REG_SEQUENCE), SRsrc)</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;      .addReg(SRsrcSub0)</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRsrcSub1)</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1)</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRsrcSub2)</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub2)</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRsrcSub3)</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub3);</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;  <span class="comment">// Update Rsrc operand to use the SGPR Rsrc.</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;  Rsrc.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SRsrc);</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;  Rsrc.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;  <span class="comment">// Identify all lanes with identical Rsrc operands in their VGPRs.</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_CMP_EQ_U64_e64), CondReg0)</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;      .addReg(SRsrc, 0, AMDGPU::sub0_sub1)</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VRsrc, 0, AMDGPU::sub0_sub1);</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::V_CMP_EQ_U64_e64), CondReg1)</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;      .addReg(SRsrc, 0, AMDGPU::sub2_sub3)</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VRsrc, 0, AMDGPU::sub2_sub3);</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AndOpc), AndCond)</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;      .addReg(CondReg0)</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CondReg1);</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a>(SaveExec, AndCond);</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;  <span class="comment">// Update EXEC to matching lanes, saving original to SaveExec.</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(SaveExecOpc), SaveExec)</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;      .addReg(AndCond, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;  <span class="comment">// The original instruction is here; we insert the terminators after it.</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;  I = LoopBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(XorTermOpc), Exec)</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;      .addReg(Exec)</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SaveExec);</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoopBB, I, DL, TII.get(AMDGPU::S_CBRANCH_EXECNZ)).addMBB(&amp;LoopBB);</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;}</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment">// Build a waterfall loop around \p MI, replacing the VGPR \p Rsrc register</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">// with SGPRs by iterating over all unique values across all lanes.</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a395305df63254f10b42888cf37252f47"> 4411</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIInstrInfo_8cpp.html#a395305df63254f10b42888cf37252f47">loadSRsrcFromVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;                              <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT) {</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(&amp;MI);</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;  <span class="keywordtype">unsigned</span> MovExecOpc = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = TRI-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SaveExec = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;  <span class="comment">// Save the EXEC mask</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.get(MovExecOpc), SaveExec).addReg(Exec);</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;  <span class="comment">// Killed uses in the instruction we are waterfalling around will be</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;  <span class="comment">// incorrect due to the added control-flow.</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">uses</a>()) {</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.isUse()) {</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(MO.getReg());</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;    }</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;  }</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;  <span class="comment">// To insert the loop we need to split the block. Move everything after this</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;  <span class="comment">// point to a new block, and insert a new empty block between the two.</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>();</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> MBBI(MBB);</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;  ++MBBI;</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, LoopBB);</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(MBBI, RemainderBB);</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;  <span class="comment">// Move MI to the LoopBB, and the remainder of the block to RemainderBB.</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> J = I++;</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;MBB);</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;  RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;  LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;MBB, J);</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;  <span class="comment">// Update dominators. We know that MBB immediately dominates LoopBB, that</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;  <span class="comment">// LoopBB immediately dominates RemainderBB, and that RemainderBB immediately</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;  <span class="comment">// dominates all of the successors transferred to it from MBB that MBB used</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;  <span class="comment">// to properly dominate.</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;  <span class="keywordflow">if</span> (MDT) {</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;    MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#a9a82e7601aa00b344935f93aceb1e88f">addNewBlock</a>(LoopBB, &amp;MBB);</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;    MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#a9a82e7601aa00b344935f93aceb1e88f">addNewBlock</a>(RemainderBB, LoopBB);</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Succ : RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>()) {</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;      <span class="keywordflow">if</span> (MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#ab13bd8c59060a1a21651041796177f8a">properlyDominates</a>(&amp;MBB, Succ)) {</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;        MDT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#ab9bfe560a7f52ac6baaffc536a848a3c">changeImmediateDominator</a>(Succ, RemainderBB);</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;      }</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;    }</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;  }</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a5664e65e0587b364a759b00607cd6806">emitLoadSRsrcFromVGPRLoop</a>(TII, MRI, MBB, *LoopBB, DL, Rsrc);</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;  <span class="comment">// Restore the EXEC mask</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> First = RemainderBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*RemainderBB, First, DL, TII.get(MovExecOpc), Exec).addReg(SaveExec);</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;}</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">// Extract pointer from Rsrc and return a zero-value Rsrc replacement.</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="keyword">static</span> std::tuple&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3"> 4481</a></span>&#160;<a class="code" href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3">extractRsrcPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc) {</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;  <span class="comment">// Extract the ptr from the resource descriptor.</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;  <span class="keywordtype">unsigned</span> RsrcPtr =</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;      TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">buildExtractSubReg</a>(MI, MRI, Rsrc, &amp;AMDGPU::VReg_128RegClass,</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;                             AMDGPU::sub0_sub1, &amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;  <span class="comment">// Create an empty resource descriptor</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Zero64 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcFormatLo = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SRsrcFormatHi = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewSRsrc = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;  uint64_t RsrcDataFormat = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a>();</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <span class="comment">// Zero64 = 0</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::S_MOV_B64), Zero64)</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;      .addImm(0);</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;  <span class="comment">// SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::S_MOV_B32), SRsrcFormatLo)</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;      .addImm(RsrcDataFormat &amp; 0xFFFFFFFF);</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;  <span class="comment">// SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::S_MOV_B32), SRsrcFormatHi)</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;      .addImm(RsrcDataFormat &gt;&gt; 32);</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">// NewSRsrc = {Zero64, SRsrcFormat}</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.get(AMDGPU::REG_SEQUENCE), NewSRsrc)</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;      .addReg(Zero64)</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0_sub1)</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRsrcFormatLo)</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub2)</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SRsrcFormatHi)</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub3);</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;  <span class="keywordflow">return</span> std::make_tuple(RsrcPtr, NewSRsrc);</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;}</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d"> 4522</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">SIInstrInfo::legalizeOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;                                   <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;  <span class="comment">// Legalize VOP2</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(MI)) {</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">legalizeOperandsVOP2</a>(MRI, MI);</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  }</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;  <span class="comment">// Legalize VOP3</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI)) {</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">legalizeOperandsVOP3</a>(MRI, MI);</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;  }</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;  <span class="comment">// Legalize SMRD</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI)) {</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">legalizeOperandsSMRD</a>(MRI, MI);</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;  }</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;  <span class="comment">// Legalize REG_SEQUENCE and PHI</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;  <span class="comment">// The register class of the operands much be the same type as the register</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;  <span class="comment">// class of the output.</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::PHI) {</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>, *SRC = <span class="keyword">nullptr</span>, *VRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i += 2) {</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;          !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;      <span class="keywordflow">if</span> (RI.hasVectorRegisters(OpRC)) {</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;        VRC = OpRC;</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;        SRC = OpRC;</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;      }</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;    }</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;    <span class="comment">// If any of the operands are VGPR registers, then they all most be</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    <span class="comment">// otherwise we will create illegal VGPR-&gt;SGPR copies when legalizing</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;    <span class="comment">// them.</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;    <span class="keywordflow">if</span> (VRC || !RI.isSGPRClass(<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, 0))) {</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;      <span class="keywordflow">if</span> (!VRC) {</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SRC);</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, 0) == &amp;AMDGPU::VReg_1RegClass) {</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;          VRC = &amp;AMDGPU::VReg_1RegClass;</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;          VRC = RI.hasAGPRs(<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, 0))</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;                    ? RI.getEquivalentAGPRClass(SRC)</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;                    : RI.getEquivalentVGPRClass(SRC);</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;          VRC = RI.hasAGPRs(<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, 0))</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;                    ? RI.getEquivalentAGPRClass(VRC)</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;                    : RI.getEquivalentVGPRClass(VRC);</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;      }</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;      RC = VRC;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;      RC = SRC;</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;    }</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;    <span class="comment">// Update all the operands so they have the same type.</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;      <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;      <span class="comment">// MI is a PHI instruction.</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *InsertBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Insert = InsertBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;      <span class="comment">// Avoid creating no-op copies with the same src and dst reg class.  These</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;      <span class="comment">// confuse some of the machine passes.</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*InsertBB, Insert, RC, Op, MRI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;    }</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;  }</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;  <span class="comment">// REG_SEQUENCE doesn&#39;t really require operand legalization, but if one has a</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;  <span class="comment">// VGPR dest type and SGPR sources, insert copies so all operands are</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;  <span class="comment">// VGPRs. This seems to help operand folding / the register coalescer.</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::REG_SEQUENCE) {</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(MI, 0);</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;    <span class="keywordflow">if</span> (RI.hasVGPRs(DstRC)) {</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;      <span class="comment">// Update all the operands so they are VGPR register classes. These may</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;      <span class="comment">// not be the same register class because REG_SEQUENCE supports mixing</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;      <span class="comment">// subregister index types e.g. sub0_sub1 + sub2 + sub3</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;        <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = RI.getEquivalentVGPRClass(OpRC);</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;        <span class="keywordflow">if</span> (VRC == OpRC)</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*MBB, MI, VRC, Op, MRI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;        Op.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>();</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;      }</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;    }</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;  }</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;  <span class="comment">// Legalize INSERT_SUBREG</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;  <span class="comment">// src0 must have the same register class as dst</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::INSERT_SUBREG) {</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Dst);</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0);</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;    <span class="keywordflow">if</span> (DstRC != Src0RC) {</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*MBB, MI, DstRC, Op, MRI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    }</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;  }</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;  <span class="comment">// Legalize SI_INIT_M0</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::SI_INIT_M0) {</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.hasVectorRegisters(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;      Src.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">readlaneVGPRToSGPR</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>));</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;  }</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  <span class="comment">// Legalize MIMG and MUBUF/MTBUF for shaders.</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;  <span class="comment">// Shaders only generate MUBUF/MTBUF instructions via intrinsics or via</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;  <span class="comment">// scratch memory access. In both cases, the legalization never involves</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;  <span class="comment">// conversion to the addr64 form.</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI) ||</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;      (<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) &amp;&amp;</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;       (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MI)))) {</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SRsrc = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::srsrc);</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;    <span class="keywordflow">if</span> (SRsrc &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SRsrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;      <span class="keywordtype">unsigned</span> SGPR = <a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">readlaneVGPRToSGPR</a>(SRsrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;      SRsrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;    }</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SSamp = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::ssamp);</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;    <span class="keywordflow">if</span> (SSamp &amp;&amp; !RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SSamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;      <span class="keywordtype">unsigned</span> SGPR = <a class="code" href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">readlaneVGPRToSGPR</a>(SSamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;      SSamp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;    }</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;  }</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <span class="comment">// Legalize MUBUF* instructions.</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;  <span class="keywordtype">int</span> RsrcIdx =</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::srsrc);</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;  <span class="keywordflow">if</span> (RsrcIdx != -1) {</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;    <span class="comment">// We have an MUBUF instruction</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Rsrc = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(RsrcIdx);</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;    <span class="keywordtype">unsigned</span> RsrcRC = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).OpInfo[RsrcIdx].RegClass;</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;    <span class="keywordflow">if</span> (RI.getCommonSubClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Rsrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;                             RI.getRegClass(RsrcRC))) {</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;      <span class="comment">// The operands are legal.</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;      <span class="comment">// FIXME: We may need to legalize operands besided srsrc.</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;    }</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;    <span class="comment">// Legalize a VGPR Rsrc.</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;    <span class="comment">// If the instruction is _ADDR64, we can avoid a waterfall by extracting</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;    <span class="comment">// the base pointer from the VGPR Rsrc, adding it to the VAddr, then using</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;    <span class="comment">// a zero-value SRsrc.</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;    <span class="comment">// If the instruction is _OFFSET (both idxen and offen disabled), and we</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;    <span class="comment">// support ADDR64 instructions, we can convert to ADDR64 and do the same as</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;    <span class="comment">// above.</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;    <span class="comment">// Otherwise we are on non-ADDR64 hardware, and/or we have</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;    <span class="comment">// idxen/offen/bothen and we fall back to a waterfall loop.</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VAddr = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;    <span class="keywordflow">if</span> (VAddr &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">AMDGPU::getIfAddr64Inst</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) != -1) {</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;      <span class="comment">// This is already an ADDR64 instruction so we need to add the pointer</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;      <span class="comment">// extracted from the resource descriptor to the current value of VAddr.</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVAddrLo = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVAddrHi = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVAddr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;      <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = RI.getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(BoolXExecRC);</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;      <span class="keywordtype">unsigned</span> RsrcPtr, NewSRsrc;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;      std::tie(RsrcPtr, NewSRsrc) = <a class="code" href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3">extractRsrcPtr</a>(*<span class="keyword">this</span>, MI, *Rsrc);</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;      <span class="comment">// NewVaddrLo = RsrcPtr:sub0 + VAddr:sub0</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_ADD_I32_e64), NewVAddrLo)</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(CondReg0)</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RsrcPtr, 0, AMDGPU::sub0)</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VAddr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0)</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;        .addImm(0);</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;      <span class="comment">// NewVaddrHi = RsrcPtr:sub1 + VAddr:sub1</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_ADDC_U32_e64), NewVAddrHi)</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(CondReg1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RsrcPtr, 0, AMDGPU::sub1)</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(VAddr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub1)</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;        .addReg(CondReg0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;      <span class="comment">// NewVaddr = {NewVaddrHi, NewVaddrLo}</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::REG_SEQUENCE), NewVAddr)</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewVAddrLo)</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewVAddrHi)</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      VAddr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewVAddr);</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;      Rsrc-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewSRsrc);</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!VAddr &amp;&amp; ST.hasAddr64()) {</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;      <span class="comment">// This instructions is the _OFFSET variant, so we need to convert it to</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;      <span class="comment">// ADDR64.</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getGeneration()</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;             &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a> &amp;&amp;</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;             <span class="stringliteral">&quot;FIXME: Need to emit flat atomics here&quot;</span>);</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;      <span class="keywordtype">unsigned</span> RsrcPtr, NewSRsrc;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;      std::tie(RsrcPtr, NewSRsrc) = <a class="code" href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3">extractRsrcPtr</a>(*<span class="keyword">this</span>, MI, *Rsrc);</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewVAddr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdata);</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset);</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::soffset);</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;      <span class="keywordtype">unsigned</span> Addr64Opcode = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">AMDGPU::getAddr64Inst</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;      <span class="comment">// Atomics rith return have have an additional tied operand and are</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;      <span class="comment">// missing some of the special bits.</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VDataIn = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdata_in);</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Addr64;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;      <span class="keywordflow">if</span> (!VDataIn) {</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;        <span class="comment">// Regular buffer load / store.</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Addr64Opcode))</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*VData)</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewVAddr)</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewSRsrc)</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*SOffset)</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Offset);</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;        <span class="comment">// Atomics do not have this operand.</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *GLC =</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;                <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::glc)) {</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(GLC-&gt;getImm());</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;        }</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DLC =</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;                <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dlc)) {</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(DLC-&gt;getImm());</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;        }</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(MI, AMDGPU::OpName::slc));</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *TFE =</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;                <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::tfe)) {</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(TFE-&gt;getImm());</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;        }</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(MI, AMDGPU::OpName::swz));</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;        Addr64 = MIB;</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;        <span class="comment">// Atomics with return.</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;        Addr64 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Addr64Opcode))</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*VData)</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*VDataIn)</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewVAddr)</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewSRsrc)</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*SOffset)</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Offset)</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(MI, AMDGPU::OpName::slc))</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;      }</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1bc2f14c5e0de3c7ba77ed8d892a4c5a">removeFromParent</a>();</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;      <span class="comment">// NewVaddr = {NewVaddrHi, NewVaddrLo}</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, Addr64, Addr64-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::REG_SEQUENCE),</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;              NewVAddr)</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RsrcPtr, 0, AMDGPU::sub0)</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RsrcPtr, 0, AMDGPU::sub1)</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;      <span class="comment">// This is another variant; legalize Rsrc with waterfall loop from VGPRs</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;      <span class="comment">// to SGPRs.</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;      <a class="code" href="SIInstrInfo_8cpp.html#a395305df63254f10b42888cf37252f47">loadSRsrcFromVGPR</a>(*<span class="keyword">this</span>, MI, *Rsrc, MDT);</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;    }</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;  }</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;}</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abfdc29647d073a6119d7f0bb2a3aec65"> 4825</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abfdc29647d073a6119d7f0bb2a3aec65">SIInstrInfo::moveToVALU</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TopInst,</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;                             <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;  <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> Worklist;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;TopInst);</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;  <span class="keywordflow">while</span> (!Worklist.<a class="code" href="classllvm_1_1SetVector.html#aaf9ee38b9973681c1720aaf03af3a069">empty</a>()) {</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst = *Worklist.<a class="code" href="classllvm_1_1SetVector.html#ae6c9b58b7f47cf6a92fb6e0870bbdf8c">pop_back_val</a>();</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;    <span class="keywordtype">unsigned</span> NewOpcode = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">getVALUOp</a>(Inst);</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    <span class="comment">// Handle some special cases</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ADD_U64_PSEUDO:</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_SUB_U64_PSEUDO:</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;      splitScalar64BitAddSub(Worklist, Inst, MDT);</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ADD_I32:</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_SUB_I32:</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;      <span class="comment">// FIXME: The u32 versions currently selected use the carry.</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;      <span class="keywordflow">if</span> (moveScalarAddSub(Worklist, Inst, MDT))</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;      <span class="comment">// Default handling</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_AND_B64:</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_AND_B32, MDT);</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_OR_B64:</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_OR_B32, MDT);</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XOR_B64:</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_XOR_B32, MDT);</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NAND_B64:</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_NAND_B32, MDT);</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NOR_B64:</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_NOR_B32, MDT);</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XNOR_B64:</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;      <span class="keywordflow">if</span> (ST.hasDLInsts())</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;        splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_XNOR_B32, MDT);</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;        splitScalar64BitXnor(Worklist, Inst, MDT);</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64:</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_ANDN2_B32, MDT);</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ORN2_B64:</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_ORN2_B32, MDT);</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NOT_B64:</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;      splitScalar64BitUnaryOp(Worklist, Inst, AMDGPU::S_NOT_B32);</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B64:</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;      splitScalar64BitBCNT(Worklist, Inst);</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFE_I64:</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;      splitScalar64BitBFE(Worklist, Inst);</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LSHL_B32:</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;        NewOpcode = AMDGPU::V_LSHLREV_B32_e64;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;      }</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ASHR_I32:</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;        NewOpcode = AMDGPU::V_ASHRREV_I32_e64;</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;      }</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LSHR_B32:</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;        NewOpcode = AMDGPU::V_LSHRREV_B32_e64;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;      }</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LSHL_B64:</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;        NewOpcode = AMDGPU::V_LSHLREV_B64;</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;      }</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ASHR_I64:</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;        NewOpcode = AMDGPU::V_ASHRREV_I64;</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;      }</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LSHR_B64:</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;      <span class="keywordflow">if</span> (ST.hasOnlyRevVALUShifts()) {</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;        NewOpcode = AMDGPU::V_LSHRREV_B64;</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;        swapOperands(Inst);</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;      }</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ABS_I32:</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      lowerScalarAbs(Worklist, Inst);</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0:</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1:</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;      <span class="comment">// Clear unused bits of vcc</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;      <span class="keywordflow">if</span> (ST.isWave32())</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_AND_B32),</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;                AMDGPU::VCC_LO)</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::EXEC_LO)</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::VCC_LO);</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_AND_B64),</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;                AMDGPU::VCC)</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::EXEC)</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::VCC);</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFE_U64:</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFM_B64:</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Moving this op to VALU not implemented&quot;</span>);</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_PACK_LL_B32_B16:</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_PACK_LH_B32_B16:</div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_PACK_HH_B32_B16:</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;      movePackToVALU(Worklist, MRI, Inst);</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XNOR_B32:</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;      lowerScalarXnor(Worklist, Inst);</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NAND_B32:</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;      splitScalarNotBinop(Worklist, Inst, AMDGPU::S_AND_B32);</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NOR_B32:</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;      splitScalarNotBinop(Worklist, Inst, AMDGPU::S_OR_B32);</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32:</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;      splitScalarBinOpN2(Worklist, Inst, AMDGPU::S_AND_B32);</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_ORN2_B32:</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;      splitScalarBinOpN2(Worklist, Inst, AMDGPU::S_OR_B32);</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;    }</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;    <span class="keywordflow">if</span> (NewOpcode == AMDGPU::INSTRUCTION_LIST_END) {</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;      <span class="comment">// We cannot move this instruction to the VALU, so we should try to</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;      <span class="comment">// legalize its operands instead.</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;      <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(Inst, MDT);</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;    }</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;    <span class="comment">// Use the new VALU Opcode.</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewDesc = <span class="keyword">get</span>(NewOpcode);</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(NewDesc);</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;    <span class="comment">// Remove any references to SCC. Vector instructions can&#39;t read from it, and</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;    <span class="comment">// We&#39;re just about to add the implicit use / defs of VCC, and we don&#39;t want</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;    <span class="comment">// both.</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; i &gt; 0; --i) {</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;      <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SCC) {</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;        <span class="comment">// Only propagate through live-def of SCC.</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;        <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; !Op.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;          addSCCDefUsersToVALUWorklist(Op, Inst, Worklist);</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;        Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(i);</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;      }</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;    }</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;    <span class="keywordflow">if</span> (Opcode == AMDGPU::S_SEXT_I32_I8 || Opcode == AMDGPU::S_SEXT_I32_I16) {</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;      <span class="comment">// We are converting these to a BFE, so we need to add the missing</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;      <span class="comment">// operands for the size and offset.</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = (Opcode == AMDGPU::S_SEXT_I32_I8) ? 8 : 16;</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Size));</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BCNT1_I32_B32) {</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;      <span class="comment">// The VALU version adds the second operand to the result, so insert an</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;      <span class="comment">// extra 0 operand.</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;    }</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">addImplicitDefUseOperands</a>(*Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(Inst);</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;    <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BFE_I32 || Opcode == AMDGPU::S_BFE_U32) {</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetWidthOp = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;      <span class="comment">// If we need to move this to VGPRs, we need to unpack the second operand</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;      <span class="comment">// back into the 2 separate ones for bit offset and width.</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OffsetWidthOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;             <span class="stringliteral">&quot;Scalar BFE is only implemented for constant width and offset&quot;</span>);</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Imm = OffsetWidthOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Imm &amp; 0x3f; <span class="comment">// Extract bits [5:0].</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> BitWidth = (Imm &amp; 0x7f0000) &gt;&gt; 16; <span class="comment">// Extract bits [22:16].</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(2);                     <span class="comment">// Remove old immediate.</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Offset));</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;      Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(BitWidth));</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;    }</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;    <span class="keywordtype">bool</span> HasDst = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>();</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;    <span class="keywordtype">unsigned</span> NewDstReg = AMDGPU::NoRegister;</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;    <span class="keywordflow">if</span> (HasDst) {</div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DstReg))</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;      <span class="comment">// Update the destination register class.</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = getDestEquivalentVGPRClass(Inst);</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;      <span class="keywordflow">if</span> (!NewDstRC)</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;      <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp;</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;          <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;          NewDstRC == RI.getRegClassForReg(MRI, Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;        <span class="comment">// Instead of creating a copy where src and dst are the same register</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;        <span class="comment">// class, we just replace all uses of dst with src.  These kinds of</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;        <span class="comment">// copies interfere with the heuristics MachineSink uses to decide</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;        <span class="comment">// whether or not to split a critical edge.  Since the pass assumes</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;        <span class="comment">// that copies will end up as machine instructions and not be</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;        <span class="comment">// eliminated.</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;        addUsersToMoveToVALUWorklist(DstReg, MRI, Worklist);</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(DstReg, Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;        Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DstReg);</div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;        <span class="comment">// Make sure we don&#39;t leave around a dead VGPR-&gt;SGPR copy. Normally</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;        <span class="comment">// these are deleted later, but at -O0 it would leave a suspicious</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;        <span class="comment">// looking illegal copy of an undef register.</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;          Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;        Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(AMDGPU::IMPLICIT_DEF));</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;      }</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;      NewDstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDstRC);</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(DstReg, NewDstReg);</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;    }</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;    <span class="comment">// Legalize the operands</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(Inst, MDT);</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;    <span class="keywordflow">if</span> (HasDst)</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;     addUsersToMoveToVALUWorklist(NewDstReg, MRI, Worklist);</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;  }</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;}</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">// Add/sub require special handling to deal with carry outs.</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="keywordtype">bool</span> SIInstrInfo::moveScalarAddSub(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;                                   <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;  <span class="keywordflow">if</span> (ST.hasAddNoCarry()) {</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;    <span class="comment">// Assume there is no user of scc since we don&#39;t select this in that case.</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;    <span class="comment">// Since scc isn&#39;t used, it doesn&#39;t really matter if the i32 or u32 variant</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;    <span class="comment">// is used.</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OldDstReg = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc == AMDGPU::S_ADD_I32 || Opc == AMDGPU::S_SUB_I32);</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = Opc == AMDGPU::S_ADD_I32 ?</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;      AMDGPU::V_ADD_U32_e64 : AMDGPU::V_SUB_U32_e64;</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SCC);</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(3);</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0)); <span class="comment">// clamp bit</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;    Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">addImplicitDefUseOperands</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(OldDstReg, ResultReg);</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(Inst, MDT);</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;    addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;  }</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;}</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::lowerScalarAbs(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;  <span class="keywordtype">unsigned</span> SubOp = ST.hasAddNoCarry() ?</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;    AMDGPU::V_SUB_U32_e32 : AMDGPU::V_SUB_I32_e32;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;</div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(SubOp), TmpReg)</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::V_MAX_I32_e64), ResultReg)</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;    .addReg(TmpReg);</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;  addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;}</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::lowerScalarXnor(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;  <span class="keywordflow">if</span> (ST.hasDLInsts()) {</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(MBB, MII, &amp;AMDGPU::VGPR_32RegClass, Src0, MRI, DL);</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(MBB, MII, &amp;AMDGPU::VGPR_32RegClass, Src1, MRI, DL);</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::V_XNOR_B32_e64), NewDest)</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;    addUsersToMoveToVALUWorklist(NewDest, MRI, Worklist);</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;    <span class="comment">// Using the identity !(x ^ y) == (!x ^ y) == (x ^ !y), we can</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;    <span class="comment">// invert either source and then perform the XOR. If either source is a</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;    <span class="comment">// scalar register, then we can leave the inversion on the scalar unit to</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;    <span class="comment">// acheive a better distrubution of scalar and vector instructions.</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;    <span class="keywordtype">bool</span> Src0IsSGPR = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;                      RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;    <span class="keywordtype">bool</span> Src1IsSGPR = Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;                      RI.isSGPRClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Xor;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Temp = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;    <span class="comment">// Build a pair of scalar instructions and add them to the work list.</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;    <span class="comment">// The next iteration over the work list will lower these to the vector</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;    <span class="comment">// unit as necessary.</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;    <span class="keywordflow">if</span> (Src0IsSGPR) {</div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B32), Temp).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0);</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;      Xor = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_XOR_B32), NewDest)</div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Temp)</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src1IsSGPR) {</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B32), Temp).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;      Xor = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_XOR_B32), NewDest)</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Temp);</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;      Xor = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_XOR_B32), Temp)</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Not =</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B32), NewDest).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Temp);</div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;      Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(Not);</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;    }</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(Xor);</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;</div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;    addUsersToMoveToVALUWorklist(NewDest, MRI, Worklist);</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;  }</div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;}</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalarNotBinop(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;                                      <span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Interm = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(Opcode), Interm)</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Not = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B32), NewDest)</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Interm);</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;Op);</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;Not);</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;</div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;  addUsersToMoveToVALUWorklist(NewDest, MRI, Worklist);</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;}</div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalarBinOpN2(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a>&amp; Worklist,</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;                                     <span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Interm = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Not = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B32), Interm)</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(Opcode), NewDest)</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Interm);</div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;Not);</div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;Op);</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;  addUsersToMoveToVALUWorklist(NewDest, MRI, Worklist);</div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;}</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitUnaryOp(</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;    <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;    <span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;</div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;</div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(Opcode);</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC = RI.getSubRegClass(Src0RC, AMDGPU::sub0);</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;                                                       AMDGPU::sub0, Src0SubRC);</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestRC = RI.getEquivalentVGPRClass(DestRC);</div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestSubRC = RI.getSubRegClass(NewDestRC, AMDGPU::sub0);</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestSubRC);</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoHalf = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub0);</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;                                                       AMDGPU::sub1, Src0SubRC);</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestSubRC);</div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;HiHalf = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub1).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub1);</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FullDestReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestRC);</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub0)</div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub1)</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;LoHalf);</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;HiHalf);</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;  <span class="comment">// We don&#39;t need to legalizeOperands here because for a single operand, src0</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;  <span class="comment">// will support any kind of input.</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;  <span class="comment">// Move all users of this moved value.</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;  addUsersToMoveToVALUWorklist(FullDestReg, MRI, Worklist);</div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;}</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitAddSub(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;                                         <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;  <span class="keywordtype">bool</span> IsAdd = (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_ADD_U64_PSEUDO);</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *CarryRC = RI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FullDestReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CarryReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(CarryRC);</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DeadCarryReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(CarryRC);</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC = RI.getSubRegClass(Src0RC, AMDGPU::sub0);</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC = RI.getSubRegClass(Src1RC, AMDGPU::sub0);</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;</div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;                                                       AMDGPU::sub0, Src0SubRC);</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;                                                       AMDGPU::sub0, Src1SubRC);</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;                                                       AMDGPU::sub1, Src0SubRC);</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;                                                       AMDGPU::sub1, Src1SubRC);</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;  <span class="keywordtype">unsigned</span> LoOpc = IsAdd ? AMDGPU::V_ADD_I32_e64 : AMDGPU::V_SUB_I32_e64;</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf =</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(LoOpc), DestSub0)</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub0)</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg1Sub0)</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;  <span class="keywordtype">unsigned</span> HiOpc = IsAdd ? AMDGPU::V_ADDC_U32_e64 : AMDGPU::V_SUBB_U32_e64;</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf =</div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(HiOpc), DestSub1)</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DeadCarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub1)</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg1Sub1)</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;</div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub0)</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub1)</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;</div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;  <span class="comment">// Try to legalize the operands in case we need to swap the order to keep it</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;  <span class="comment">// valid.</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(*LoHalf, MDT);</div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">legalizeOperands</a>(*HiHalf, MDT);</div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;  <span class="comment">// Move all users of this moved vlaue.</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;  addUsersToMoveToVALUWorklist(FullDestReg, MRI, Worklist);</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;}</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBinaryOp(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;                                           <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;                                           <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;</div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(Opcode);</div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC = RI.getSubRegClass(Src0RC, AMDGPU::sub0);</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC = RI.getSubRegClass(Src1RC, AMDGPU::sub0);</div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;</div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;                                                       AMDGPU::sub0, Src0SubRC);</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;                                                       AMDGPU::sub0, Src1SubRC);</div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;                                                       AMDGPU::sub1, Src0SubRC);</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;                                                       AMDGPU::sub1, Src1SubRC);</div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestRC = RI.getEquivalentVGPRClass(DestRC);</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestSubRC = RI.getSubRegClass(NewDestRC, AMDGPU::sub0);</div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;</div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestSubRC);</div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoHalf = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub0)</div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub0)</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg1Sub0);</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestSubRC);</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;HiHalf = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub1)</div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg0Sub1)</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;                              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcReg1Sub1);</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FullDestReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(NewDestRC);</div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub0)</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub1)</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;LoHalf);</div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;HiHalf);</div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;  <span class="comment">// Move all users of this moved vlaue.</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;  addUsersToMoveToVALUWorklist(FullDestReg, MRI, Worklist);</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;}</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitXnor(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;                                       <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;</div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;</div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Interm = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* Op0;</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* Op1;</div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;</div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;  <span class="keywordflow">if</span> (Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.isSGPRReg(MRI, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;    Op0 = &amp;Src0;</div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;    Op1 = &amp;Src1;</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;    Op0 = &amp;Src1;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;    Op1 = &amp;Src0;</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;  }</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_NOT_B64), Interm)</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Op0);</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;</div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewDest = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DestRC);</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Xor = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::S_XOR_B64), NewDest)</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Interm)</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Op1);</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;</div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;  Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;Xor);</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;}</div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBCNT(</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;    <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(AMDGPU::V_BCNT_U32_B32_e64);</div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> MidReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcSubRC = RI.getSubRegClass(SrcRC, AMDGPU::sub0);</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub0 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src, SrcRC,</div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;                                                      AMDGPU::sub0, SrcSubRC);</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub1 = <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(MII, MRI, Src, SrcRC,</div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;                                                      AMDGPU::sub1, SrcSubRC);</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, MidReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcRegSub0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, InstDesc, ResultReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(SrcRegSub1).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MidReg);</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;  <span class="comment">// We don&#39;t need to legalize operands here. src0 for etiher instruction can be</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;  <span class="comment">// an SGPR, and the second input is unused or determined here.</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;  addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;}</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBFE(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Imm = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Imm &amp; 0x3f; <span class="comment">// Extract bits [5:0].</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> BitWidth = (Imm &amp; 0x7f0000) &gt;&gt; 16; <span class="comment">// Extract bits [22:16].</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;  (void) Offset;</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;</div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;  <span class="comment">// Only sext_inreg cases handled.</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_BFE_I64 &amp;&amp; BitWidth &lt;= 32 &amp;&amp;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;         Offset == 0 &amp;&amp; <span class="stringliteral">&quot;Not implemented&quot;</span>);</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;  <span class="keywordflow">if</span> (BitWidth &lt; 32) {</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> MidRegLo = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> MidRegHi = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::V_BFE_I32), MidRegLo)</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0)</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;        .addImm(0)</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(BitWidth);</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::V_ASHRREV_I32_e32), MidRegHi)</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(31)</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MidRegLo);</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;</div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(TargetOpcode::REG_SEQUENCE), ResultReg)</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MidRegLo)</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MidRegHi)</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;    addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;  }</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;</div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(AMDGPU::V_ASHRREV_I32_e64), TmpReg)</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(31)</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0);</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(TargetOpcode::REG_SEQUENCE), ResultReg)</div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0)</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;    .addImm(AMDGPU::sub0)</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpReg)</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;  addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;}</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::addUsersToMoveToVALUWorklist(</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;  <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;  <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist)<span class="keyword"> const </span>{</div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">MachineRegisterInfo::use_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(DstReg),</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;         <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;) {</div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getParent();</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;    <span class="keywordtype">unsigned</span> OpNo = 0;</div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;    <span class="keywordflow">switch</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;    <span class="keywordflow">case</span> AMDGPU::COPY:</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">AMDGPU::WQM</a>:</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;    <span class="keywordflow">case</span> AMDGPU::SOFT_WQM:</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;    <span class="keywordflow">case</span> AMDGPU::WWM:</div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;    <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;    <span class="keywordflow">case</span> AMDGPU::PHI:</div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;    <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;      OpNo = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperandNo();</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;    }</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;    <span class="keywordflow">if</span> (!RI.hasVectorRegisters(<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(UseMI, OpNo))) {</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;      Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;UseMI);</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;</div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;      } <span class="keywordflow">while</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getParent() == &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;      ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;    }</div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;  }</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;}</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::movePackToVALU(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ResultReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_PACK_LL_B32_B16: {</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;    <span class="comment">// FIXME: Can do a lot better if we know the high bits of src0 or src1 are</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;    <span class="comment">// 0.</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), ImmReg)</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0xffff);</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_AND_B32_e64), TmpReg)</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0);</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_LSHL_OR_B32), ResultReg)</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1)</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16)</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;  }</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_PACK_LH_B32_B16: {</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), ImmReg)</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0xffff);</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_BFI_B32), ResultReg)</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0)</div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1);</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;  }</div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_PACK_HH_B32_B16: {</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_LSHRREV_B32_e64), TmpReg)</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16)</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src0);</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), ImmReg)</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0xffff0000);</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(AMDGPU::V_AND_OR_B32), ResultReg)</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src1)</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;  }</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled s_pack_* instruction&quot;</span>);</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;  }</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;  addUsersToMoveToVALUWorklist(ResultReg, MRI, Worklist);</div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;}</div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="keywordtype">void</span> SIInstrInfo::addSCCDefUsersToVALUWorklist(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;                                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SCCDefInst,</div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;                                               <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist)<span class="keyword"> const </span>{</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;  <span class="comment">// Ensure that def inst defines SCC, which is still live.</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SCC &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp;</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;         !Op.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>() == &amp;SCCDefInst);</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;  <span class="comment">// This assumes that all the users of SCC are in the same block</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;  <span class="comment">// as the SCC def.</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <span class="comment">// Skip the def inst itself.</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;       <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(std::next(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(SCCDefInst)),</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;                  SCCDefInst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())) {</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;    <span class="comment">// Check if SCC is used first.</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterUseOperandIdx(AMDGPU::SCC, <span class="keyword">false</span>, &amp;RI) != -1)</div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;      Worklist.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;    <span class="comment">// Exit if we find another SCC def.</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterDefOperandIdx(AMDGPU::SCC, <span class="keyword">false</span>, <span class="keyword">false</span>, &amp;RI) != -1)</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;  }</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;}</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SIInstrInfo::getDestEquivalentVGPRClass(</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(Inst, 0);</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;  <span class="comment">// For target instructions, getOpRegClass just returns the virtual register</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;  <span class="comment">// class associated with the operand, so we need to find an equivalent VGPR</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;  <span class="comment">// register class in order to move the instruction to the VALU.</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;  <span class="keywordflow">case</span> AMDGPU::COPY:</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PHI:</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">AMDGPU::WQM</a>:</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SOFT_WQM:</div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;  <span class="keywordflow">case</span> AMDGPU::WWM: {</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(Inst, 1);</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;    <span class="keywordflow">if</span> (RI.hasAGPRs(SrcRC)) {</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;      <span class="keywordflow">if</span> (RI.hasAGPRs(NewDstRC))</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;      <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;      <span class="keywordflow">case</span> AMDGPU::PHI:</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;      <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;      <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;        NewDstRC = RI.getEquivalentAGPRClass(NewDstRC);</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;        NewDstRC = RI.getEquivalentVGPRClass(NewDstRC);</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;      }</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;      <span class="keywordflow">if</span> (!NewDstRC)</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;      <span class="keywordflow">if</span> (RI.hasVGPRs(NewDstRC) || NewDstRC == &amp;AMDGPU::VReg_1RegClass)</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;      NewDstRC = RI.getEquivalentVGPRClass(NewDstRC);</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;      <span class="keywordflow">if</span> (!NewDstRC)</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;    }</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;    <span class="keywordflow">return</span> NewDstRC;</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;  }</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;    <span class="keywordflow">return</span> NewDstRC;</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;  }</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;}</div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;</div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment">// Find the one SGPR operand we are allowed to use.</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="keywordtype">unsigned</span> SIInstrInfo::findUsedSGPR(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;                                   <span class="keywordtype">int</span> OpIndices[3])<span class="keyword"> const </span>{</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;  <span class="comment">// Find the one SGPR operand we are allowed to use.</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;  <span class="comment">// First we need to consider the instruction&#39;s operand requirements before</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;  <span class="comment">// legalizing. Some operands are required to be SGPRs, such as implicit uses</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;  <span class="comment">// of VCC, but we are still bound by the constant bus requirement to only use</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;  <span class="comment">// one.</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;  <span class="comment">// If the operand&#39;s class is an SGPR, we can never move it.</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;  <span class="keywordtype">unsigned</span> SGPRReg = <a class="code" href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35">findImplicitSGPRRead</a>(MI);</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;  <span class="keywordflow">if</span> (SGPRReg != AMDGPU::NoRegister)</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;    <span class="keywordflow">return</span> SGPRReg;</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;  <span class="keywordtype">unsigned</span> UsedSGPRs[3] = { AMDGPU::NoRegister };</div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 3; ++i) {</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;    <span class="keywordtype">int</span> Idx = OpIndices[i];</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;    <span class="keywordflow">if</span> (Idx == -1)</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;</div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;    <span class="comment">// Is this operand statically required to be an SGPR based on the operand</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;    <span class="comment">// constraints?</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = RI.getRegClass(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Idx].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>);</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;    <span class="keywordtype">bool</span> IsRequiredSGPR = RI.isSGPRClass(OpRC);</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;    <span class="keywordflow">if</span> (IsRequiredSGPR)</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;      <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;    <span class="comment">// If this could be a VGPR or an SGPR, Check the dynamic register class.</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;    <span class="keywordflow">if</span> (RI.isSGPRClass(RegRC))</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;      UsedSGPRs[i] = Reg;</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;  }</div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;  <span class="comment">// We don&#39;t have a required SGPR operand, so we have a bit more freedom in</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;  <span class="comment">// selecting operands to move.</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;  <span class="comment">// Try to select the most used SGPR. If an SGPR is equal to one of the</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;  <span class="comment">// others, we choose that.</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;  <span class="comment">// e.g.</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;  <span class="comment">// V_FMA_F32 v0, s0, s0, s0 -&gt; No moves</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;  <span class="comment">// V_FMA_F32 v0, s0, s1, s0 -&gt; Move s1</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;  <span class="comment">// TODO: If some of the operands are 64-bit SGPRs and some 32, we should</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;  <span class="comment">// prefer those.</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;  <span class="keywordflow">if</span> (UsedSGPRs[0] != AMDGPU::NoRegister) {</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;    <span class="keywordflow">if</span> (UsedSGPRs[0] == UsedSGPRs[1] || UsedSGPRs[0] == UsedSGPRs[2])</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;      SGPRReg = UsedSGPRs[0];</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;  }</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;  <span class="keywordflow">if</span> (SGPRReg == AMDGPU::NoRegister &amp;&amp; UsedSGPRs[1] != AMDGPU::NoRegister) {</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;    <span class="keywordflow">if</span> (UsedSGPRs[1] == UsedSGPRs[2])</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;      SGPRReg = UsedSGPRs[1];</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;  }</div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;  <span class="keywordflow">return</span> SGPRReg;</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;}</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797"> 5861</a></span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">SIInstrInfo::getNamedOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;                                             <span class="keywordtype">unsigned</span> OperandName)<span class="keyword"> const </span>{</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OperandName);</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;  <span class="keywordflow">if</span> (Idx == -1)</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;  <span class="keywordflow">return</span> &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;}</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;</div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e"> 5870</a></span>&#160;uint64_t <a class="code" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">SIInstrInfo::getDefaultRsrcDataFormat</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;  <span class="keywordflow">if</span> (ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;    <span class="keywordflow">return</span> (22ULL &lt;&lt; 44) | <span class="comment">// IMG_FORMAT_32_FLOAT</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;           (1ULL &lt;&lt; 56) | <span class="comment">// RESOURCE_LEVEL = 1</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;           (3ULL &lt;&lt; 60); <span class="comment">// OOB_SELECT = 3</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;  }</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;</div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;  uint64_t RsrcDataFormat = <a class="code" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a>;</div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;  <span class="keywordflow">if</span> (ST.isAmdHsaOS()) {</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;    <span class="comment">// Set ATC = 1. GFX9 doesn&#39;t have this bit.</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;    <span class="keywordflow">if</span> (ST.getGeneration() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;      RsrcDataFormat |= (1ULL &lt;&lt; 56);</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;    <span class="comment">// Set MTYPE = 2 (MTYPE_UC = uncached). GFX9 doesn&#39;t have this.</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;    <span class="comment">// BTW, it disables TC L2 and therefore decreases performance.</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;    <span class="keywordflow">if</span> (ST.getGeneration() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;      RsrcDataFormat |= (2ULL &lt;&lt; 59);</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;  }</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;  <span class="keywordflow">return</span> RsrcDataFormat;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;}</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece"> 5892</a></span>&#160;uint64_t <a class="code" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">SIInstrInfo::getScratchRsrcWords23</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;  uint64_t Rsrc23 = <a class="code" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a>() |</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;                    <a class="code" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">AMDGPU::RSRC_TID_ENABLE</a> |</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;                    0xffffffff; <span class="comment">// Size;</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;  <span class="comment">// GFX9 doesn&#39;t have ELEMENT_SIZE.</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;  <span class="keywordflow">if</span> (ST.getGeneration() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>) {</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;    uint64_t EltSizeValue = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ST.getMaxPrivateElementSize()) - 1;</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;    Rsrc23 |= EltSizeValue &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a>;</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;  }</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;  <span class="comment">// IndexStride = 64 / 32.</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;  uint64_t IndexStride = ST.getWavefrontSize() == 64 ? 3 : 2;</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;  Rsrc23 |= IndexStride &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a>;</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;  <span class="comment">// If TID_ENABLE is set, DATA_FORMAT specifies stride bits [14:17].</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;  <span class="comment">// Clear them unless we want a huge stride.</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;  <span class="keywordflow">if</span> (ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a> &amp;&amp;</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;      ST.getGeneration() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>)</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;    Rsrc23 &amp;= ~<a class="code" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a>;</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;  <span class="keywordflow">return</span> Rsrc23;</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;}</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;</div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8"> 5916</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">SIInstrInfo::isLowLatencyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc);</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;}</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a30f2dd27057f89daf5f0b1420341f22f"> 5922</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a30f2dd27057f89daf5f0b1420341f22f">SIInstrInfo::isHighLatencyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;</div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc) || <a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc);</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;}</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;</div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24"> 5928</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">SIInstrInfo::isStackAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;                                    <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Addr = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;  <span class="keywordflow">if</span> (!Addr || !Addr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;    <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;</div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">memoperands_empty</a>() &amp;&amp;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;         (*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;<a class="code" href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>);</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;</div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;  FrameIndex = Addr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdata)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;}</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;</div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642"> 5941</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">SIInstrInfo::isSGPRStackAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;                                        <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Addr = <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::addr);</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Addr &amp;&amp; Addr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>());</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  FrameIndex = Addr-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::data)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;}</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;</div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33"> 5949</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">SIInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;                                          <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;    <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;</div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(MI))</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a>(MI, FrameIndex);</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a>(MI))</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a>(MI, FrameIndex);</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;}</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c"> 5963</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">SIInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;                                         <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;    <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(MI))</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a>(MI, FrameIndex);</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a>(MI))</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a>(MI, FrameIndex);</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;}</div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;</div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb"> 5977</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">SIInstrInfo::getInstBundleSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 0;</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;  <span class="keywordflow">while</span> (++I != E &amp;&amp; I-&gt;isInsideBundle()) {</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!I-&gt;isBundle() &amp;&amp; <span class="stringliteral">&quot;No nested bundle!&quot;</span>);</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;    Size += <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(*I);</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;  }</div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;}</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6"> 5989</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">SIInstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">getMCOpcodeFromPseudo</a>(Opc);</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;  <span class="keywordtype">unsigned</span> DescSize = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;  <span class="comment">// If we have a definitive size, we can use it. Otherwise we need to inspect</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;  <span class="comment">// the operands to know the size.</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">isFixedSize</a>(MI))</div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;    <span class="keywordflow">return</span> DescSize;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;</div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;  <span class="comment">// 4-byte instructions may have a 32-bit literal encoded after them. Check</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;  <span class="comment">// operands that coud ever be literals.</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(MI) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(MI)) {</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;    <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0);</div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;    <span class="keywordflow">if</span> (Src0Idx == -1)</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;      <span class="keywordflow">return</span> DescSize; <span class="comment">// No operands.</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;</div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx), Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src0Idx]))</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) ? 12 : (DescSize + 4);</div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;    <span class="keywordtype">int</span> Src1Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1);</div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;    <span class="keywordflow">if</span> (Src1Idx == -1)</div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;      <span class="keywordflow">return</span> DescSize;</div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx), Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src1Idx]))</div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) ? 12 : (DescSize + 4);</div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;</div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;    <span class="keywordtype">int</span> Src2Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2);</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;    <span class="keywordflow">if</span> (Src2Idx == -1)</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;      <span class="keywordflow">return</span> DescSize;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">isLiteralConstantLike</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src2Idx), Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Src2Idx]))</div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(MI) ? 12 : (DescSize + 4);</div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;    <span class="keywordflow">return</span> DescSize;</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;  }</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;  <span class="comment">// Check whether we have extra NSA words.</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI)) {</div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;    <span class="keywordtype">int</span> VAddr0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;    <span class="keywordflow">if</span> (VAddr0Idx &lt; 0)</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;      <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;    <span class="keywordtype">int</span> RSrcIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::srsrc);</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;    <span class="keywordflow">return</span> 8 + 4 * ((RSrcIdx - VAddr0Idx + 2) / 4);</div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;  }</div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;</div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::IMPLICIT_DEF:</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1">TargetOpcode::KILL</a>:</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::DBG_VALUE:</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">TargetOpcode::EH_LABEL</a>:</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::BUNDLE:</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">getInstBundleSize</a>(MI);</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">TargetOpcode::INLINEASM</a>:</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">TargetOpcode::INLINEASM_BR</a>: {</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>();</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;    <span class="keywordflow">return</span> getInlineAsmLength(AsmStr, *MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>(),</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;                              &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>());</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;  }</div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;    <span class="keywordflow">return</span> DescSize;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;  }</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;}</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c"> 6056</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">SIInstrInfo::mayAccessFlatAddressSpace</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MI))</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;</div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">memoperands_empty</a>())</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>()) {</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;    <span class="keywordflow">if</span> (MMO-&gt;getAddrSpace() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;  }</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;}</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;</div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89"> 6070</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">SIInstrInfo::isNonUniformBranchInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;  <span class="keywordflow">return</span> Branch.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO;</div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;}</div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;</div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133"> 6074</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">SIInstrInfo::convertNonUniformIfRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEntry,</div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;                                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEnd)<span class="keyword"> const </span>{</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> TI = IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TI != IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a> = &amp;(*TI);</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;  <span class="keywordflow">if</span> (Branch-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.getBoolRC());</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIIF =</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Branch-&gt;getDebugLoc(), <span class="keyword">get</span>(AMDGPU::SI_IF), DstReg)</div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Branch-&gt;getOperand(0))</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Branch-&gt;getOperand(1));</div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIEND =</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Branch-&gt;getDebugLoc(), <span class="keyword">get</span>(AMDGPU::SI_END_CF))</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstReg);</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;    IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(TI);</div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;    IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(IfEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SIIF);</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;    IfEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(IfEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>(), SIEND);</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;  }</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;}</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06"> 6099</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">SIInstrInfo::convertNonUniformLoopRegion</a>(</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEntry, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEnd)<span class="keyword"> const </span>{</div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> TI = LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;  <span class="comment">// We expect 2 terminators, one conditional and one unconditional.</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TI != LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a> = &amp;(*TI);</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;  <span class="keywordflow">if</span> (Branch-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;</div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.getBoolRC());</div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> BackEdgeReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.getBoolRC());</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> HeaderPHIBuilder =</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(), <span class="keyword">get</span>(TargetOpcode::PHI), DstReg);</div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#af7bdb491eed9d2c9119dc21d4002de9d">MachineBasicBlock::pred_iterator</a> PI = LoopEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(),</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;                                          <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LoopEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>();</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;         PI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++PI) {</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;      <span class="keywordflow">if</span> (*PI == LoopEnd) {</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;        HeaderPHIBuilder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(BackEdgeReg);</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *PMBB = *PI;</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> ZeroReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.getBoolRC());</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;        <a class="code" href="classllvm_1_1SIInstrInfo.html#a42a51e76b4ccc0fa9f21bc7265d73292">materializeImmediate</a>(*PMBB, PMBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;                             ZeroReg, 0);</div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;        HeaderPHIBuilder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZeroReg);</div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;      }</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;      HeaderPHIBuilder.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(*PI);</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;    }</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HeaderPhi = HeaderPHIBuilder;</div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIIFBREAK = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(),</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;                                      <span class="keyword">get</span>(AMDGPU::SI_IF_BREAK), BackEdgeReg)</div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstReg)</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Branch-&gt;getOperand(0));</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SILOOP =</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(), <span class="keyword">get</span>(AMDGPU::SI_LOOP))</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(BackEdgeReg)</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(LoopEntry);</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;    LoopEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEntry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), HeaderPhi);</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;    LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(TI);</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;    LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SIIFBREAK);</div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;    LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEnd-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SILOOP);</div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;  }</div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;}</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6"> 6147</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">SIInstrInfo::getSerializableTargetIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;int, const char *&gt; TargetIndices[] = {</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;      {<a class="code" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">AMDGPU::TI_CONSTDATA_START</a>, <span class="stringliteral">&quot;amdgpu-constdata-start&quot;</span>},</div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;      {<a class="code" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">AMDGPU::TI_SCRATCH_RSRC_DWORD0</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword0&quot;</span>},</div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;      {<a class="code" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">AMDGPU::TI_SCRATCH_RSRC_DWORD1</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword1&quot;</span>},</div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;      {<a class="code" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">AMDGPU::TI_SCRATCH_RSRC_DWORD2</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword2&quot;</span>},</div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;      {<a class="code" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">AMDGPU::TI_SCRATCH_RSRC_DWORD3</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword3&quot;</span>}};</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetIndices);</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;}</div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="comment">/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164"> 6160</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">SIInstrInfo::CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNHazardRecognizer.html">GCNHazardRecognizer</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>);</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;}</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="comment">/// This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="comment">/// pass.</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aec04a6eb6586a960ecd2e9210cac2952"> 6168</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">SIInstrInfo::CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNHazardRecognizer.html">GCNHazardRecognizer</a>(MF);</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;}</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9"> 6173</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">SIInstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;  <span class="keywordflow">return</span> std::make_pair(TF &amp; <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">MO_MASK</a>, TF &amp; ~MO_MASK);</div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;}</div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;</div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a"> 6178</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">SIInstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">MO_GOTPCREL</a>, <span class="stringliteral">&quot;amdgpu-gotprel&quot;</span> },</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">MO_GOTPCREL32_LO</a>, <span class="stringliteral">&quot;amdgpu-gotprel32-lo&quot;</span> },</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">MO_GOTPCREL32_HI</a>, <span class="stringliteral">&quot;amdgpu-gotprel32-hi&quot;</span> },</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">MO_REL32_LO</a>, <span class="stringliteral">&quot;amdgpu-rel32-lo&quot;</span> },</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">MO_REL32_HI</a>, <span class="stringliteral">&quot;amdgpu-rel32-hi&quot;</span> },</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">MO_ABS32_LO</a>, <span class="stringliteral">&quot;amdgpu-abs32-lo&quot;</span> },</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;    { <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">MO_ABS32_HI</a>, <span class="stringliteral">&quot;amdgpu-abs32-hi&quot;</span> },</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;  };</div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;}</div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;</div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082"> 6192</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082">SIInstrInfo::isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;  <span class="keywordflow">return</span> !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::COPY &amp;&amp;</div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(AMDGPU::EXEC, &amp;RI);</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;}</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;</div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f"> 6198</a></span>&#160;<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">SIInstrInfo::getAddNoCarry</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;  <span class="keywordflow">if</span> (ST.hasAddNoCarry())</div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_ADD_U32_e64), DestReg);</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> UnusedCarry = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RI.getBoolRC());</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(UnusedCarry, 0, RI.getVCC());</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;</div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_ADD_I32_e64), DestReg)</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(UnusedCarry, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>);</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;}</div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;</div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aed0535a6ce0e4e5969a60a1635d0b18a"> 6213</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">SIInstrInfo::getAddNoCarry</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;                                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;                                               <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;                                               <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;  <span class="keywordflow">if</span> (ST.hasAddNoCarry())</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_ADD_U32_e32), DestReg);</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;  <span class="comment">// If available, prefer to use vcc.</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> UnusedCarry = !RS.<a class="code" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::VCC)</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;                             ? <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(RI.getVCC())</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;                             : RS.<a class="code" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(RI.getBoolRC(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;  <span class="comment">// TODO: Users need to deal with this.</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;  <span class="keywordflow">if</span> (!UnusedCarry.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>())</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(AMDGPU::V_ADD_I32_e64), DestReg)</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(UnusedCarry, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>);</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;}</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;</div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591"> 6234</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">SIInstrInfo::isKillTerminator</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR:</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_TERMINATOR:</div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;  }</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;}</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;</div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68"> 6244</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">SIInstrInfo::getKillTerminatorFromPseudo</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO:</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR);</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_PSEUDO:</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(AMDGPU::SI_KILL_I1_TERMINATOR);</div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid opcode, expected SI_KILL_*_PSEUDO&quot;</span>);</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;  }</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;}</div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;</div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0"> 6255</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">SIInstrInfo::fixImplicitOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;</div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;  <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>())</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Op : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">implicit_operands</a>()) {</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC)</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;      Op.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(AMDGPU::VCC_LO);</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;  }</div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;}</div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a"> 6269</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">SIInstrInfo::isBufferSMRD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MI))</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;  <span class="comment">// Check that it is using a buffer resource.</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::sbase);</div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;  <span class="keywordflow">if</span> (Idx == -1) <span class="comment">// e.g. s_memtime</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;</div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> RCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Idx].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;  <span class="keywordflow">return</span> RI.getRegClass(RCID)-&gt;hasSubClassEq(&amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;}</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;</div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a462645009fd245698e740d1a88d91a0c"> 6282</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a462645009fd245698e740d1a88d91a0c">SIInstrInfo::getNumFlatOffsetBits</a>(<span class="keywordtype">unsigned</span> AddrSpace,</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;                                           <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;  <span class="keywordflow">if</span> (!ST.hasFlatInstOffsets())</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;  <span class="keywordflow">if</span> (ST.hasFlatSegmentOffsetBug() &amp;&amp; AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;  <span class="keywordflow">if</span> (ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;    <span class="keywordflow">return</span> Signed ? 12 : 11;</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;  <span class="keywordflow">return</span> Signed ? 13 : 12;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;}</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;</div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b"> 6296</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">SIInstrInfo::isLegalFLATOffset</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> AddrSpace,</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;                                    <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;  <span class="comment">// TODO: Should 0 be special cased?</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;  <span class="keywordflow">if</span> (!ST.hasFlatInstOffsets())</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;  <span class="keywordflow">if</span> (ST.hasFlatSegmentOffsetBug() &amp;&amp; AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>)</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;  <span class="keywordflow">if</span> (ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;    <span class="keywordflow">return</span> (Signed &amp;&amp; isInt&lt;12&gt;(Offset)) ||</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;           (!Signed &amp;&amp; isUInt&lt;11&gt;(Offset));</div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;  }</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;  <span class="keywordflow">return</span> (Signed &amp;&amp; isInt&lt;13&gt;(Offset)) ||</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;         (!Signed &amp;&amp; isUInt&lt;12&gt;(Offset));</div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;}</div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">// This must be kept in sync with the SIEncodingFamily class in SIInstrInfo.td</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2"> 6316</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> {</div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"> 6317</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = 0,</div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd"> 6318</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a> = 1,</div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"> 6319</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a> = 2,</div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba"> 6320</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a> = 3,</div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3"> 6321</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3">GFX80</a> = 4,</div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9"> 6322</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9">GFX9</a> = 5,</div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d"> 6323</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d">GFX10</a> = 6,</div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3"> 6324</a></span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3">SDWA10</a> = 7</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;};</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;</div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a3470310cdf2c94f6291244435073ad78"> 6327</a></span>&#160;<span class="keyword">static</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> <a class="code" href="SIInstrInfo_8cpp.html#a3470310cdf2c94f6291244435073ad78">subtargetEncodingFamily</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST) {</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;  <span class="keywordflow">switch</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>()) {</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a>:</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>:</div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SIEncodingFamily::SI</a>;</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>:</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>:</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">SIEncodingFamily::VI</a>;</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>:</div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d">SIEncodingFamily::GFX10</a>;</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;  }</div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown subtarget generation!&quot;</span>);</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;}</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6"> 6343</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">SIInstrInfo::isAsmOnlyOpcode</a>(<span class="keywordtype">int</span> MCOp)<span class="keyword"> const </span>{</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;  <span class="keywordflow">switch</span>(MCOp) {</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;  <span class="comment">// These opcodes use indirect register addressing so</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;  <span class="comment">// they need special handling by codegen (currently missing).</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;  <span class="comment">// Therefore it is too risky to allow these opcodes</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;  <span class="comment">// to be selected by dpp combiner or sdwa peepholer.</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELS_B32_dpp_gfx10:</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELS_B32_sdwa_gfx10:</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_dpp_gfx10:</div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_sdwa_gfx10:</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_B32_dpp_gfx10:</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_B32_sdwa_gfx10:</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10:</div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10:</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;  }</div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;}</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435"> 6363</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">SIInstrInfo::pseudoToMCOpcode</a>(<span class="keywordtype">int</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;  <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> Gen = <a class="code" href="SIInstrInfo_8cpp.html#a3470310cdf2c94f6291244435073ad78">subtargetEncodingFamily</a>(ST);</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;  <span class="keywordflow">if</span> ((<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c">SIInstrFlags::renamedInGFX9</a>) != 0 &amp;&amp;</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;    ST.getGeneration() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>)</div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;    Gen = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9">SIEncodingFamily::GFX9</a>;</div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;</div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;  <span class="comment">// Adjust the encoding family to GFX80 for D16 buffer instructions when the</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;  <span class="comment">// subtarget has UnpackedD16VMem feature.</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;  <span class="comment">// TODO: remove this when we discard GFX80 encoding.</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;  <span class="keywordflow">if</span> (ST.hasUnpackedD16VMem() &amp;&amp; (<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c">SIInstrFlags::D16Buf</a>))</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;    Gen = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3">SIEncodingFamily::GFX80</a>;</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>) {</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;    <span class="keywordflow">switch</span> (ST.getGeneration()) {</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;      Gen = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SIEncodingFamily::SDWA</a>;</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>:</div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;      Gen = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SIEncodingFamily::SDWA9</a>;</div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>:</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;      Gen = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3">SIEncodingFamily::SDWA10</a>;</div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;    }</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;  }</div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;  <span class="keywordtype">int</span> MCOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">AMDGPU::getMCOpcode</a>(Opcode, Gen);</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;</div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;  <span class="comment">// -1 means that Opcode is already a native instruction.</span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;  <span class="keywordflow">if</span> (MCOp == -1)</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;    <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;  <span class="comment">// (uint16_t)-1 means that Opcode is a pseudo instruction that has</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;  <span class="comment">// no encoding in the given subtarget generation.</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  <span class="keywordflow">if</span> (MCOp == (<a class="code" href="classuint16__t.html">uint16_t</a>)-1)</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">isAsmOnlyOpcode</a>(MCOp))</div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;</div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;  <span class="keywordflow">return</span> MCOp;</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;}</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;</div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda"> 6408</a></span>&#160;<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOpnd) {</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegOpnd.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;  <span class="keywordflow">return</span> RegOpnd.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() ? <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>() :</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;                             <a class="code" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">getRegSubRegPair</a>(RegOpnd);</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;}</div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;</div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a"> 6415</a></span>&#160;<a class="code" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">llvm::getRegSequenceSubReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">isRegSequence</a>());</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1)/ 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + 2 * <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;      <span class="keyword">auto</span> &amp;RegOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + 2 * <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(RegOp);</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;    }</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>();</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;}</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;</div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="comment">// Try to find the definition of reg:subreg in subreg-manipulation pseudos</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="comment">// Following a subreg of reg:subreg isn&#39;t supported</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54"> 6427</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;                            <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;RSR) {</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;  <span class="keywordflow">if</span> (!RSR.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>)</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;    RSR = <a class="code" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">getRegSequenceSubReg</a>(MI, RSR.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;  <span class="comment">// EXTRACT_SUBREG ins&#39;t supported as this would follow a subreg of subreg</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;    <span class="keywordflow">if</span> (RSR.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> == (<span class="keywordtype">unsigned</span>)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;      <span class="comment">// inserted the subreg we&#39;re looking for</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;      RSR = <a class="code" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;    <span class="keywordflow">else</span> { <span class="comment">// the subreg in the rest of the reg</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;      <span class="keyword">auto</span> R1 = <a class="code" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;      <span class="keywordflow">if</span> (R1.SubReg) <span class="comment">// subreg of subreg isn&#39;t supported</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;      RSR.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = R1.Reg;</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;    }</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;  }</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;}</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;</div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f"> 6452</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">llvm::getVRegSubRegDef</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;                                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>());</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(P.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>))</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;  <span class="keyword">auto</span> RSR = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;  <span class="keyword">auto</span> *DefInst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RSR.Reg);</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">auto</span> *MI = DefInst) {</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;    DefInst = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;    <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;    <span class="keywordflow">case</span> AMDGPU::COPY:</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;    <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32: {</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;      <span class="keyword">auto</span> &amp;Op1 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;      <span class="keywordflow">if</span> (Op1.isReg() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op1.getReg())) {</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;        <span class="keywordflow">if</span> (Op1.isUndef())</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;        RSR = <a class="code" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">getRegSubRegPair</a>(Op1);</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;        DefInst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RSR.Reg);</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;      }</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;    }</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a>(*MI, RSR)) {</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;        <span class="keywordflow">if</span> (!RSR.Reg)</div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;        DefInst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RSR.Reg);</div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;      }</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;    }</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;    <span class="keywordflow">if</span> (!DefInst)</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;  }</div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;}</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;</div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad"> 6487</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">llvm::execMayBeModifiedBeforeUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;                                      <a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) {</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>() &amp;&amp; <span class="stringliteral">&quot;Must be run on SSA&quot;</span>);</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;  <span class="keyword">auto</span> *DefBB = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;  <span class="comment">// Don&#39;t bother searching between blocks, although it is possible this block</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;  <span class="comment">// doesn&#39;t modify exec.</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;  <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != DefBB)</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;</div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxInstScan = 20;</div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;  <span class="keywordtype">int</span> NumInst = 0;</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  <span class="comment">// Stop scan at the use.</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;  <span class="keyword">auto</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = UseMI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(DefMI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isDebugInstr())</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;</div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;    <span class="keywordflow">if</span> (++NumInst &gt; MaxInstScan)</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;</div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(AMDGPU::EXEC, TRI))</div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;  }</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;</div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;}</div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;</div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="namespacellvm.html#afd734184546746d0ab64985a91368a14"> 6520</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#afd734184546746d0ab64985a91368a14">llvm::execMayBeModifiedBeforeAnyUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) {</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>() &amp;&amp; <span class="stringliteral">&quot;Must be run on SSA&quot;</span>);</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;  <span class="keyword">auto</span> *DefBB = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxUseInstScan = 10;</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;  <span class="keywordtype">int</span> NumUseInst = 0;</div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;UseInst : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">use_nodbg_instructions</a>(VReg)) {</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;    <span class="comment">// Don&#39;t bother searching between blocks, although it is possible this block</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;    <span class="comment">// doesn&#39;t modify exec.</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;    <span class="keywordflow">if</span> (UseInst.getParent() != DefBB)</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;    <span class="keywordflow">if</span> (++NumUseInst &gt; MaxUseInstScan)</div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;  }</div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxInstScan = 20;</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;  <span class="keywordtype">int</span> NumInst = 0;</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;  <span class="comment">// Stop scan when we have seen all the uses.</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(DefMI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()); ; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isDebugInstr())</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;    <span class="keywordflow">if</span> (++NumInst &gt; MaxInstScan)</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;</div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;readsRegister(VReg))</div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;      <span class="keywordflow">if</span> (--NumUseInst == 0)</div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(AMDGPU::EXEC, TRI))</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;  }</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;}</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511"> 6561</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">SIInstrInfo::createPHIDestinationCopy</a>(</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> LastPHIIt,</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1Register.html">Register</a> Src, <a class="code" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;  <span class="keyword">auto</span> Cur = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;  <span class="keywordflow">if</span> (Cur != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;      <span class="keywordflow">if</span> (!Cur-&gt;isPHI() &amp;&amp; Cur-&gt;readsRegister(Dst))</div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, Cur, DL, <span class="keyword">get</span>(TargetOpcode::COPY), Dst).addReg(Src);</div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;      ++Cur;</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;    } <span class="keywordflow">while</span> (Cur != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; Cur != LastPHIIt);</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">TargetInstrInfo::createPHIDestinationCopy</a>(MBB, LastPHIIt, DL, Src,</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;                                                   Dst);</div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;}</div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;</div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33"> 6576</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">SIInstrInfo::createPHISourceCopy</a>(</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1Register.html">Register</a> Src, <span class="keywordtype">unsigned</span> SrcSubReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;  <span class="keywordflow">if</span> (InsPt != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp;</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;      (InsPt-&gt;getOpcode() == AMDGPU::SI_IF ||</div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;       InsPt-&gt;getOpcode() == AMDGPU::SI_ELSE ||</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;       InsPt-&gt;getOpcode() == AMDGPU::SI_IF_BREAK) &amp;&amp;</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;      InsPt-&gt;definesRegister(Src)) {</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;    InsPt++;</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsPt, DL,</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;                   <span class="keyword">get</span>(ST.isWave32() ? AMDGPU::S_MOV_B32_term</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;                                     : AMDGPU::S_MOV_B64_term),</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;                   Dst)</div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src, 0, SrcSubReg)</div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AMDGPU::EXEC, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;  }</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">TargetInstrInfo::createPHISourceCopy</a>(MBB, InsPt, DL, Src, SrcSubReg,</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;                                              Dst);</div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;}</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;</div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6"> 6596</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">llvm::SIInstrInfo::isWave32</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ST.isWave32(); }</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f"> 6598</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">SIInstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;  <span class="comment">// This is a bit of a hack (copied from AArch64). Consider this instruction:</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;  <span class="comment">//   %0:sreg_32 = COPY $m0</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;  <span class="comment">// We explicitly chose SReg_32 for the virtual register so such a copy might</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;  <span class="comment">// be eliminated by RegisterCoalescer. However, that may not be possible, and</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;  <span class="comment">// %0 may even spill. We can&#39;t spill $m0 normally (it would require copying to</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;  <span class="comment">// a numbered SGPR anyway), and since it is in the SReg_32 register class,</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;  <span class="comment">// TargetInstrInfo::foldMemoryOperand() is going to try.</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;  <span class="comment">// To prevent that, constrain the %0 register class here.</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">isFullCopy</a>()) {</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;    <span class="keywordflow">if</span> (DstReg == AMDGPU::M0 &amp;&amp; SrcReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>()) {</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;    }</div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;</div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;    <span class="keywordflow">if</span> (SrcReg == AMDGPU::M0 &amp;&amp; DstReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>()) {</div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;    }</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;  }</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;</div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;}</div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171"> 6631</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">SIInstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;                                      <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>()) {</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>());</div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;    <span class="keywordtype">unsigned</span> Lat = 0, Count = 0;</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;    <span class="keywordflow">for</span> (++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithPred(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;      ++Count;</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;      Lat = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Lat, SchedModel.computeInstrLatency(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;    }</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;    <span class="keywordflow">return</span> Lat + Count - 1;</div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;  }</div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;</div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;  <span class="keywordflow">return</span> SchedModel.computeInstrLatency(&amp;MI);</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;}</div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abecccbf97c3a9d0be384e6c639fcf2dc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">llvm::SIInstrInfo::isLegalRegOperand</a></div><div class="ttdeci">bool isLegalRegOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO (a register operand) is a legal register for the given operand description. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03922">SIInstrInfo.cpp:3922</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3fb468e3875bfa4c3c69d57a6eebbe17"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03861">SIInstrInfo.cpp:3861</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a96da06741a80bacedc0da0469394eff3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">llvm::SIInstrInfo::analyzeBranchImpl</a></div><div class="ttdeci">bool analyzeBranchImpl(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01910">SIInstrInfo.cpp:1910</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_abc4dad42316dd9cadf23b5695982d743"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const</div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00569">MCInstrDesc.h:569</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0330bc04e02e5f966bb34b94faee3ea7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0330bc04e02e5f966bb34b94faee3ea7">llvm::GCNSubtarget::hasSDWAOmod</a></div><div class="ttdeci">bool hasSDWAOmod() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00784">AMDGPUSubtarget.h:784</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac498c193dd1d1e364aa8e9b640f72826"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">unsigned getVALUOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03736">SIInstrInfo.cpp:3736</a></div></div>
<div class="ttc" id="namespacellvm_html_a57f971ad6c752a26d68bf9a990e52e9a"><div class="ttname"><a href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">llvm::getRegSequenceSubReg</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSequenceSubReg(MachineInstr &amp;MI, unsigned SubReg)</div><div class="ttdoc">Return the SubReg component from REG_SEQUENCE. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06415">SIInstrInfo.cpp:6415</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a3b14da54a3568ef712f4baaab1dd5dd8"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getAGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01163">SIInstrInfo.cpp:1163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acfa61def62c3f39edaec6b28782f1992"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">llvm::GCNSubtarget::hasVOP3Literal</a></div><div class="ttdeci">bool hasVOP3Literal() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00860">AMDGPUSubtarget.h:860</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_ab52fe3b5f1dd9eaebb4028cc94a96587"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getVGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01010">SIInstrInfo.cpp:1010</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c">llvm::PseudoSourceValue::GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00040">PseudoSourceValue.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad1f10f87fb228c645dab08a31a02d0a6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">llvm::SIInstrInfo::isSGPRSpill</a></div><div class="ttdeci">static bool isSGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00550">SIInstrInfo.h:550</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a3e1a0dd2de88c2c34c60cc5d4e127d94"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a></div><div class="ttdeci">static void copyFlagsToImplicitVCC(MachineInstr &amp;MI, const MachineOperand &amp;Orig)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03055">SIInstrInfo.cpp:3055</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aeb1fdb57cf47757b090b0dd34e2826c8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aeb1fdb57cf47757b090b0dd34e2826c8">llvm::SIInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02166">SIInstrInfo.cpp:2166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="DiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aeeb52dce7ed6b6e3abc562031782d77d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01002">TargetInstrInfo.h:1002</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00215">AMDGPUBaseInfo.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c">llvm::SIInstrFlags::D16Buf</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00090">SIDefines.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbabe77af675bb76693de8061fdc6c72223"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbabe77af675bb76693de8061fdc6c72223">llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00164">SIInstrInfo.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoUnsupported_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoUnsupported.html">llvm::DiagnosticInfoUnsupported</a></div><div class="ttdoc">Diagnostic information for unsupported feature in backend. </div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00980">DiagnosticInfo.h:980</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a324a232b4fdfd0993af2c0de8ab5a374"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">llvm::SIInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01953">SIInstrInfo.cpp:1953</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a979659ec464cee64a84df219494fc2ea"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a></div><div class="ttdeci">bool IsDead</div><div class="ttdef"><b>Definition:</b> <a href="SILowerControlFlow_8cpp_source.html#l00138">SILowerControlFlow.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abbf7fd6ca838658494b35472858597c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">llvm::SIInstrInfo::isVGPRCopy</a></div><div class="ttdeci">bool isVGPRCopy(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00672">SIInstrInfo.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04">llvm::PseudoSourceValue::ExternalSymbolCallEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00045">PseudoSourceValue.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_ae6c9b58b7f47cf6a92fb6e0870bbdf8c"><div class="ttname"><a href="classllvm_1_1SetVector.html#ae6c9b58b7f47cf6a92fb6e0870bbdf8c">llvm::SetVector::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00227">SetVector.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3d48d31197f4a45d95605b5ade51ab27"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">llvm::MachineInstr::uses</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; uses()</div><div class="ttdoc">Returns a range that includes all operands that are register uses. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00525">MachineInstr.h:525</a></div></div>
<div class="ttc" id="namespacellvm_html_a7ca6bbc21c19a9a6b005aff44ca8562f"><div class="ttname"><a href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">llvm::getVRegSubRegDef</a></div><div class="ttdeci">MachineInstr * getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &amp;P, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return the defining instruction for a given reg:subreg pair skipping copy like instructions and subre...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06452">SIInstrInfo.cpp:6452</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9ca2446049aa20c79381f60ef473763b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">llvm::SIInstrInfo::sopkIsZext</a></div><div class="ttdeci">static bool sopkIsZext(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00610">SIInstrInfo.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a10a8333f33c54fcb73d4f41ee264ce8e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05870">SIInstrInfo.cpp:5870</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00254">AMDGPU.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a454f04c1cce23ff2b87305df8909ab33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">llvm::SIInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06576">SIInstrInfo.cpp:6576</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">llvm::AMDGPUISD::DS_ORDERED_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00500">AMDGPUISelLowering.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af7ee4c22ed353efa8afd9ea35e4af06f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">llvm::SIInstrInfo::isOperandLegal</a></div><div class="ttdeci">bool isOperandLegal(const MachineInstr &amp;MI, unsigned OpIdx, const MachineOperand *MO=nullptr) const</div><div class="ttdoc">Check if MO is a legal operand if it was the OpIdx Operand for MI. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03958">SIInstrInfo.cpp:3958</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a8c8b632d74a4d458f9a1a95efa691dbd"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">llvm::MCInstrDesc::isCommutable</a></div><div class="ttdeci">bool isCommutable() const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00479">MCInstrDesc.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01722">SIRegisterInfo.cpp:1722</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">llvm::AMDGPU::DPP::BCAST31</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00479">SIDefines.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a253322bb74970fa11476f321b26fc271"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00835">SIMachineFunctionInfo.h:835</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7296b27264e782c7474b941698fb016a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7296b27264e782c7474b941698fb016a">llvm::SIInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02126">SIInstrInfo.cpp:2126</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00173">SIDefines.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1f6067626e3318b8569835d83acbd92e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">llvm::SIInstrInfo::usesConstantBus</a></div><div class="ttdeci">bool usesConstantBus(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO, const MCOperandInfo &amp;OpInfo) const</div><div class="ttdoc">Returns true if this operand uses the constant bus. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03108">SIInstrInfo.cpp:3108</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a1b20766e517418d6dbe92cd0d6aa42ae"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a></div><div class="ttdeci">static bool isStride64(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00249">SIInstrInfo.cpp:249</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0890848fb02b90b1f7956063bc61cb3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">llvm::MachineOperand::isTargetIndex</a></div><div class="ttdeci">bool isTargetIndex() const</div><div class="ttdoc">isTargetIndex - Tests if this is a MO_TargetIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00333">MachineOperand.h:333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a16c0128051315d3d5cc1f32047c7449c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">llvm::SIInstrInfo::mayAccessFlatAddressSpace</a></div><div class="ttdeci">bool mayAccessFlatAddressSpace(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06056">SIInstrInfo.cpp:6056</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3d8d4121d8f31c98e231a2b9d4053516"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d8d4121d8f31c98e231a2b9d4053516">llvm::SIInstrInfo::calculateLDSSpillAddress</a></div><div class="ttdeci">unsigned calculateLDSSpillAddress(MachineBasicBlock &amp;MBB, MachineInstr &amp;MI, RegScavenger *RS, unsigned TmpReg, unsigned Offset, unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01237">SIInstrInfo.cpp:1237</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea349efd44508e36429de592f1437b14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">llvm::SIInstrInfo::hasModifiersSet</a></div><div class="ttdeci">bool hasModifiersSet(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02982">SIInstrInfo.cpp:2982</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7d38ae4f1dfa5ec71b0f78fab996425b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const</div><div class="ttdoc">Return the correct register class for OpNo. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03816">SIInstrInfo.cpp:3816</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00509">MachineOperand.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae4267f1b36bcf154baa4ae6bc0cad45d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae4267f1b36bcf154baa4ae6bc0cad45d">llvm::SIInstrInfo::insertNE</a></div><div class="ttdeci">unsigned insertNE(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00960">SIInstrInfo.cpp:960</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a80a136f74003abef82b4372cd60159f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a80a136f74003abef82b4372cd60159f9">llvm::SIInstrInfo::getAddressSpaceForPseudoSourceKind</a></div><div class="ttdeci">unsigned getAddressSpaceForPseudoSourceKind(unsigned Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02284">SIInstrInfo.cpp:2284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00794">MachineBasicBlock.cpp:794</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab92f90456dfda18d91d3531204e5cc33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">llvm::SIInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05949">SIInstrInfo.cpp:5949</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a1fc1d6d384bfb39f6a1ad286154258a5"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">llvm::AMDGPUSubtarget::hasSDWA</a></div><div class="ttdeci">bool hasSDWA() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00164">AMDGPUSubtarget.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7d0fced78b683ae1e38051a1313615d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">llvm::SIInstrInfo::isSOPK</a></div><div class="ttdeci">static bool isSOPK(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00381">SIInstrInfo.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3016b6fb16156ec0392a5005533c56cb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">llvm::SIMachineFunctionInfo::returnsVoid</a></div><div class="ttdeci">bool returnsVoid() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00815">SIMachineFunctionInfo.h:815</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea45da4b4cb7d8a1965d68473fb78af2d1">llvm::AMDGPUISD::KILL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00484">AMDGPUISelLowering.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a76f877e67f5943b857f8976d4a289848"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">llvm::SIInstrInfo::legalizeOperandsVOP2</a></div><div class="ttdeci">void legalizeOperandsVOP2(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Legalize operands in MI by either commuting it or inserting a copy of src1. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04021">SIInstrInfo.cpp:4021</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a75d714113557721ffd5bd3d06dc79642"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">llvm::SIInstrInfo::isSGPRStackAccess</a></div><div class="ttdeci">unsigned isSGPRStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05941">SIInstrInfo.cpp:5941</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d97d09150ddcbcf5039f938111358ee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">llvm::MachineInstr::isRegSequence</a></div><div class="ttdeci">bool isRegSequence() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01107">MachineInstr.h:1107</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">llvm::AMDGPU::TI_CONSTDATA_START</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00250">AMDGPU.h:250</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_acf84e9107dc0773686274037d0a82ec3"><div class="ttname"><a href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3">extractRsrcPtr</a></div><div class="ttdeci">static std::tuple&lt; unsigned, unsigned &gt; extractRsrcPtr(const SIInstrInfo &amp;TII, MachineInstr &amp;MI, MachineOperand &amp;Rsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04481">SIInstrInfo.cpp:4481</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2594ff53aaaa639014fafa681a4046ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">llvm::SIInstrInfo::getNamedImmOperand</a></div><div class="ttdeci">int64_t getNamedImmOperand(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdoc">Get required immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00922">SIInstrInfo.h:922</a></div></div>
<div class="ttc" id="namespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01182">STLExtras.h:1182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">llvm::MachineOperand::MO_MachineBasicBlock</a></div><div class="ttdoc">MachineBasicBlock reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00057">MachineOperand.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00252">AMDGPU.h:252</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abdf5d3d4d9caed5da3da6f958b942443"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01694">SIRegisterInfo.cpp:1694</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00212">AMDGPUBaseInfo.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00426">SIDefines.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae0aedd4d5c55b5e5e71effbb234624b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01205">AMDGPUBaseInfo.cpp:1205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00474">SIDefines.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a68215b4561c82477c880436868200829"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a68215b4561c82477c880436868200829">llvm::MachineInstr::isMetaInstruction</a></div><div class="ttdeci">bool isMetaInstruction() const</div><div class="ttdoc">Return true if this instruction doesn&amp;#39;t produce any output in the form of executable instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01141">MachineInstr.h:1141</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00251">AMDGPU.h:251</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00213">AMDGPUBaseInfo.h:213</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1f3c8255141a4f5b7ed15fcf60118eb1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1f3c8255141a4f5b7ed15fcf60118eb1">llvm::MachineInstr::isCopyLike</a></div><div class="ttdeci">bool isCopyLike() const</div><div class="ttdoc">Return true if the instruction behaves like a copy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01129">MachineInstr.h:1129</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02819">SIInstrInfo.cpp:2819</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00128">SIDefines.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01160">SIInstrInfo.h:1160</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adbbf88b03dcc6927f63b144f40bbc54c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">llvm::SIInstrInfo::isSOPC</a></div><div class="ttdeci">static bool isSOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00373">SIInstrInfo.h:373</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">llvm::AMDGPU::DPP::DPP_UNUSED4_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00466">SIDefines.h:466</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">llvm::SIInstrFlags::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afff49d92e227fa12fc068d203a22bd15"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">llvm::SIInstrInfo::hasAnyModifiersSet</a></div><div class="ttdeci">bool hasAnyModifiersSet(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02988">SIInstrInfo.cpp:2988</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a></div><div class="ttdoc">Address space for flat memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00271">AMDGPU.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00277">TargetRegisterInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1c990a34866f377751f50f112cef61bc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">static bool isSMRD(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00461">SIInstrInfo.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29">llvm::PseudoSourceValue::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00042">PseudoSourceValue.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e2e403e3e1f758b87c25302090c96c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">llvm::MachineRegisterInfo::clearVirtRegs</a></div><div class="ttdeci">void clearVirtRegs()</div><div class="ttdoc">clearVirtRegs - Remove all virtual registers (after physreg assignment). </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00202">MachineRegisterInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3d4620d59cc7a59acddeea07c3841d6d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d4620d59cc7a59acddeea07c3841d6d">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Legalize all operands in this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04522">SIInstrInfo.cpp:4522</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01566">APInt.h:1566</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abec39b9fa59dac3c090092213bfc61c6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">llvm::MachineInstr::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a move immediate (including conditional moves) instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00749">MachineInstr.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6478037933f13d6d8d80e6a12cdf932d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6478037933f13d6d8d80e6a12cdf932d">llvm::MCInstrDesc::isBranch</a></div><div class="ttdeci">bool isBranch() const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00305">MCInstrDesc.h:305</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">llvm::AMDGPU::DPP::DPP_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00486">SIDefines.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4d2c96836214c1f13357ffb99125fb4a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00303">MachineBasicBlock.h:303</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a40ce8e1ffed53a429df732d68faab2f6"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6">swapRegAndNonRegOperand</a></div><div class="ttdeci">static MachineInstr * swapRegAndNonRegOperand(MachineInstr &amp;MI, MachineOperand &amp;RegOp, MachineOperand &amp;NonRegOp)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01651">SIInstrInfo.cpp:1651</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">llvm::AMDGPUSubtarget::GFX9</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00058">AMDGPUSubtarget.h:58</a></div></div>
<div class="ttc" id="DataLayout_8cpp_html_a2bd8372460a72cab8cbb74b616db6880"><div class="ttname"><a href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a></div><div class="ttdeci">static unsigned getAddrSpace(StringRef R)</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00224">DataLayout.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">llvm::SIInstrInfo::MO_ABS32_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01186">AMDGPUBaseInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aedb55bd2a3f524ae536b9c0ef17e41c0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">llvm::SIInstrInfo::isFixedSize</a></div><div class="ttdeci">static bool isFixedSize(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00628">SIInstrInfo.h:628</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab92b353cd5e64914fd35af38bb31e61b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03199">SIInstrInfo.cpp:3199</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">llvm::SIInstrInfo::MO_REL32_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00160">SIInstrInfo.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a08b60e6be6801b1f90d723990ef68009"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">static bool isDS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00471">SIInstrInfo.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af346776aba97ebc30be21629ac0eadb9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06173">SIInstrInfo.cpp:6173</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="InlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00140">SIDefines.h:140</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00457">MachineRegisterInfo.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47">llvm::PseudoSourceValue::Stack</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00039">PseudoSourceValue.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc3333d2d5974f4068df84f8706fc7d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">static bool isFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00497">SIInstrInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="DebugCounter_8cpp_html_ab6811a1f21ef227464d77330c8a5a2f9"><div class="ttname"><a href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a></div><div class="ttdeci">static ManagedStatic&lt; DebugCounter &gt; DC</div><div class="ttdef"><b>Definition:</b> <a href="DebugCounter_8cpp_source.html#l00055">DebugCounter.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ced2d6b15f87f297ec231c753e624e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">llvm::SIInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05989">SIInstrInfo.cpp:5989</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af0c31a9fd43cc1a320582913a2f27ece"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">llvm::SIInstrInfo::getScratchRsrcWords23</a></div><div class="ttdeci">uint64_t getScratchRsrcWords23() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05892">SIInstrInfo.cpp:5892</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa4b208f7f6a759e6572b26d8b9ebb435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">llvm::SIInstrInfo::isAlwaysGDS</a></div><div class="ttdeci">bool isAlwaysGDS(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02748">SIInstrInfo.cpp:2748</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af551bfe7ee8756cbe50de3bb97478723"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">llvm::MachineInstr::getRegClassConstraint</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraint(unsigned OpIdx, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Compute the static register class constraint for operand OpIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00831">MachineInstr.cpp:831</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">llvm::AMDGPU::DPP::ROW_SHARE_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00482">SIDefines.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a62991cd0cb66809b09debf981f99892f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00138">SIRegisterInfo.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a39d7080130a2d44447525617ead75825"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">static bool isGather4(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00489">SIInstrInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abdcf600002fd489c76924f2ec4f4fc0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">static bool isMIMG(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00481">SIInstrInfo.h:481</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00214">AMDGPUBaseInfo.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a3470310cdf2c94f6291244435073ad78"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a3470310cdf2c94f6291244435073ad78">subtargetEncodingFamily</a></div><div class="ttdeci">static SIEncodingFamily subtargetEncodingFamily(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06327">SIInstrInfo.cpp:6327</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">llvm::AMDGPU::DPP::DPP_UNUSED8_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00481">SIDefines.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a10e708480cdc97c951368e06c13eac92"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">llvm::MachineOperand::setImplicit</a></div><div class="ttdeci">void setImplicit(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00493">MachineOperand.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">llvm::AMDGPU::SDWA::DstUnused</a></div><div class="ttdeci">DstUnused</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00423">SIDefines.h:423</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac00c84cfc6dac484e038a2d4258933ef"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03893">SIInstrInfo.cpp:3893</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8fe30fcccc3364b6ff5ee7ba28aed8f8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs</a></div><div class="ttdeci">void setHasSpilledVGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00759">SIMachineFunctionInfo.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_afe873968c0ba33933ce9d0e2fc0a1eac"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">llvm::SIMachineFunctionInfo::setTIDReg</a></div><div class="ttdeci">void setTIDReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00523">SIMachineFunctionInfo.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">llvm::MachineOperand::MO_ExternalSymbol</a></div><div class="ttdoc">Name of external global symbol. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00062">MachineOperand.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a67eda8a7f0b4516f8f08d82651207c91"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a67eda8a7f0b4516f8f08d82651207c91">llvm::GCNSubtarget::hasSDWAOutModsVOPC</a></div><div class="ttdeci">bool hasSDWAOutModsVOPC() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00800">AMDGPUSubtarget.h:800</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00050">MCInstrDesc.h:50</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9ab1fa5d8c82cc55015d59f36ea40d4a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9ab1fa5d8c82cc55015d59f36ea40d4a">llvm::SIInstrInfo::insertWaitStates</a></div><div class="ttdeci">void insertWaitStates(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, int Count) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01332">SIInstrInfo.cpp:1332</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ac4c95246ad0278e01cc6e03560005f0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">LLVM_READONLY int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_ad6eb45e94bf447aa904024868317f94e"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a></div><div class="ttdeci">static bool changesVGPRIndexingMode(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02721">SIInstrInfo.cpp:2721</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_aa92f8b057e8d007d8e3c03828035b1d1"><div class="ttname"><a href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getSGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00987">SIInstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">llvm::SIInstrInfo::MO_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00148">SIInstrInfo.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">llvm::AMDGPU::DPP::DPP_UNUSED7_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00475">SIDefines.h:475</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00149">CommandLine.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a05cebb999986cc2038dc7cbc18e84a78"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00188">SIRegisterInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab15461b62340553d2246296826167082"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">llvm::SIInstrInfo::getMCOpcodeFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getMCOpcodeFromPseudo(unsigned Opcode) const</div><div class="ttdoc">Return the descriptor of the target-specific machine instruction that corresponds to the specified ps...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00935">SIInstrInfo.h:935</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">llvm::AMDGPU::DPP::DPP_UNUSED2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00456">SIDefines.h:456</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae6d80e3c29e42507b5b6cd519bbe3596"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00606">MachineOperand.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade8d533000b775c514d9ac189b66c3a5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">static bool isVALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00341">SIInstrInfo.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00129">SIRegisterInfo.h:129</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_adbb4dcc227f28ef32563170ce820d498"><div class="ttname"><a href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a></div><div class="ttdeci">static bool isSubRegOf(const SIRegisterInfo &amp;TRI, const MachineOperand &amp;SuperVec, const MachineOperand &amp;SubReg)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03189">SIInstrInfo.cpp:3189</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">llvm::AMDGPU::DPP::DPP_UNUSED1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00452">SIDefines.h:452</a></div></div>
<div class="ttc" id="namespaceOpName_html"><div class="ttname"><a href="namespaceOpName.html">OpName</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00064">R600Defines.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0673c8aeb9b580e1be469133adba37e5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">llvm::SIInstrInfo::legalizeOperandsVOP3</a></div><div class="ttdeci">void legalizeOperandsVOP3(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Fix operands in MI to satisfy constant bus requirements. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04133">SIInstrInfo.cpp:4133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00220">AMDGPUBaseInfo.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a34542ec002baa6b027a6d05644c6bb2e"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">llvm::RegScavenger::setRegUsed</a></div><div class="ttdeci">void setRegUsed(Register Reg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Tell the scavenger a register is used. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00053">RegisterScavenging.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">llvm::AMDGPU::DPP::BCAST15</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00478">SIDefines.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_afe23dbb6421b62ff369b85cd8436d483"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#afe23dbb6421b62ff369b85cd8436d483">llvm::RegScavenger::forward</a></div><div class="ttdeci">void forward()</div><div class="ttdoc">Move the internal MBB iterator and update register states. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00176">RegisterScavenging.cpp:176</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7e30b3aa214eba50eed018b5b19fc6aa"><div class="ttname"><a href="classllvm_1_1APInt.html#a7e30b3aa214eba50eed018b5b19fc6aa">llvm::APInt::ashrInPlace</a></div><div class="ttdeci">void ashrInPlace(unsigned ShiftAmt)</div><div class="ttdoc">Arithmetic right-shift this APInt by ShiftAmt in place. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00970">APInt.h:970</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac3468d2a2ca1c2b1602a8088b314a40a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00531">SIInstrInfo.cpp:531</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab9c89059d817934a6c4432b698ba8171"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">llvm::SIInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06631">SIInstrInfo.cpp:6631</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9a129e8a7d22c988e707c29beb8dbadd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01687">SIRegisterInfo.cpp:1687</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00465">SIDefines.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01632">APInt.h:1632</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6ee45760c97bf2dda6bee91508e6946e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">llvm::MachineInstr::isFullCopy</a></div><div class="ttdeci">bool isFullCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01119">MachineInstr.h:1119</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01457">SIRegisterInfo.cpp:1457</a></div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a72d928b7fc2c5f2d56c6ac0265fd9c6e"><div class="ttname"><a href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">llvm::SetVector::insert</a></div><div class="ttdeci">bool insert(const value_type &amp;X)</div><div class="ttdoc">Insert a new element into the SetVector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00141">SetVector.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3e2f795dfcb9269e1263453796f4b994"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01111">MachineInstr.h:1111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acb4d7c02992f3821f3e3432b6c65de49"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acb4d7c02992f3821f3e3432b6c65de49">llvm::MachineBasicBlock::front</a></div><div class="ttdeci">MachineInstr &amp; front()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00195">MachineBasicBlock.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a31d7b26c45988dda37e32395313029eb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">llvm::SIInstrInfo::getInstBundleSize</a></div><div class="ttdeci">unsigned getInstBundleSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05977">SIInstrInfo.cpp:5977</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00445">SIInstrInfo.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a2e6a9e9fbac652264287bcc4542f8b54"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a></div><div class="ttdeci">static bool followSubRegDef(MachineInstr &amp;MI, TargetInstrInfo::RegSubRegPair &amp;RSR)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06427">SIInstrInfo.cpp:6427</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05861">SIInstrInfo.cpp:5861</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">AMDGPUArgumentUsageInfo.h:106</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_abcb710fb84bc86d961b6afbaa4f65d25"><div class="ttname"><a href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a></div><div class="ttdeci">static bool shouldReadExec(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03163">SIInstrInfo.cpp:3163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdoc">Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00053">MachineOperand.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a04987b47613d5c40dc8cff1012cea08b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00451">TargetInstrInfo.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8762c11a12f1ce6910169c87c7ffbc06"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">llvm::SIInstrInfo::convertNonUniformLoopRegion</a></div><div class="ttdeci">void convertNonUniformLoopRegion(MachineBasicBlock *LoopEntry, MachineBasicBlock *LoopEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06099">SIInstrInfo.cpp:6099</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01146">SIInstrInfo.h:1146</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adf5d3b4379e4e570f14f6700d6e87467"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">llvm::SIInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx0, unsigned OpIdx1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01674">SIInstrInfo.cpp:1674</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00325">MachineOperand.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01504">SIRegisterInfo.cpp:1504</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="MachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8e66e9ca7739874b25b9337940c26a0a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">llvm::MachineInstr::untieRegOperand</a></div><div class="ttdeci">void untieRegOperand(unsigned OpIdx)</div><div class="ttdoc">Break any tie involving OpIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01643">MachineInstr.h:1643</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a1fcef7bdc726a40717d36a9d9f7e9e35"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a1fcef7bdc726a40717d36a9d9f7e9e35">findImplicitSGPRRead</a></div><div class="ttdeci">static unsigned findImplicitSGPRRead(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03141">SIInstrInfo.cpp:3141</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00089">Register.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3">GFX80</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06321">SIInstrInfo.cpp:6321</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4caa6a9d1e0cbdab6787bf09d96bc082"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082">llvm::SIInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">bool isBasicBlockPrologue(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06192">SIInstrInfo.cpp:6192</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00224">AMDGPUBaseInfo.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01159">SIInstrInfo.h:1159</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">llvm::MCID::Branch</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00149">MCInstrDesc.h:149</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c">llvm::SIInstrFlags::renamedInGFX9</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00071">SIDefines.h:71</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d">GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06323">SIInstrInfo.cpp:6323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00402">MachineFunction.cpp:402</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00633">MachineFunction.h:633</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a20c762703f9faa4263464684aae1ad"><div class="ttname"><a href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">llvm::execMayBeModifiedBeforeUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and the use at UseMI...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06487">SIInstrInfo.cpp:6487</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00139">SIDefines.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00672">MachineInstr.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00275">MachineOperand.cpp:275</a></div></div>
<div class="ttc" id="PeepholeOptimizer_8cpp_html_a16005492b382a6a76abae848b4af2b83"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair RegSubRegPair</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00101">PeepholeOptimizer.cpp:101</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_ab8248d9d11e3075dd820516de70a3b83"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a></div><div class="ttdeci">static int64_t getFoldableImm(const MachineOperand *MO)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02602">SIInstrInfo.cpp:2602</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">AMDGPUArgumentUsageInfo.h:108</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a99ae43a8879de19170e80277b5c54b88"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a></div><div class="ttdeci">static bool nodesHaveSameOperandValue(SDNode *N0, SDNode *N1, unsigned OpName)</div><div class="ttdoc">Returns true if both nodes have the same value for the given operand Op, or if both nodes do not have...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00105">SIInstrInfo.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">llvm::MachineOperand::MO_GlobalAddress</a></div><div class="ttdoc">Address of a global value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00063">MachineOperand.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00157">TargetInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6ac23d0fd2e7044709ee5ac06404d816"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">llvm::TargetInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01731">TargetInstrInfo.h:1731</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01143">AMDGPUBaseInfo.cpp:1143</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9">GFX9</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06322">SIInstrInfo.cpp:6322</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00030">TargetFrameLowering.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a339cb5c023edce57dbe8c60c466b0f68"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">llvm::SIInstrInfo::getKillTerminatorFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getKillTerminatorFromPseudo(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06244">SIInstrInfo.cpp:6244</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a806a86de28d5e97a81c651344a31d124"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a806a86de28d5e97a81c651344a31d124">llvm::SIInstrInfo::isFoldableCopy</a></div><div class="ttdeci">bool isFoldableCopy(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02261">SIInstrInfo.cpp:2261</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abed10acdf0b7b55818ce0179b3f57331"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abed10acdf0b7b55818ce0179b3f57331">llvm::MachineInstr::isPreISelOpcode</a></div><div class="ttdeci">bool isPreISelOpcode(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this is an instruction that should go through the usual legalization steps...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00648">MachineInstr.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa2d3bbfad18744358184892cfe824bba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">llvm::SIInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01180">SIInstrInfo.cpp:1180</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6409b94615d6f974f7cea22ee2814862"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">llvm::SIInstrInfo::getPreferredSelectRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPreferredSelectRegClass(unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00815">SIInstrInfo.cpp:815</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0359a738e0412c5a7ea55d61175e0661"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">llvm::MachineBasicBlock::pred_end</a></div><div class="ttdeci">pred_iterator pred_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00266">MachineBasicBlock.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">llvm::AMDGPU::DPP::ROW_XMASK_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00485">SIDefines.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4d8d351faef4293dcc8a164ce2f87d5c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">llvm::SIInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02112">SIInstrInfo.cpp:2112</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00444">MachineOperand.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ace192605e79bfe92ba9418af04ba4cf2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">llvm::TargetInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01741">TargetInstrInfo.h:1741</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">AMDGPUArgumentUsageInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ade5781c13cce7ee39fe5cc54dcebccd8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const</div><div class="ttdoc">Return true if this instruction can have a variable number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00263">MCInstrDesc.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af724c54b41bc0a366bf3197f2855ce83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02552">SIInstrInfo.cpp:2552</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_acbfeec0c25233691b4e70d7a527eebda"><div class="ttname"><a href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getRegOrUndef(const MachineOperand &amp;RegOpnd)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06408">SIInstrInfo.cpp:6408</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac76905a82cf568afc14dd95691c867f0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">llvm::SIInstrInfo::fixImplicitOperands</a></div><div class="ttdeci">void fixImplicitOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06255">SIInstrInfo.cpp:6255</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ac74d328a591ea975a64c340d6578ddc2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ac74d328a591ea975a64c340d6578ddc2">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::WavefrontSize</a></div><div class="ttdeci">constexpr char WavefrontSize[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mWavefrontSize. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00241">AMDGPUMetadata.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab622d694b5fcb0edb99159f1ebdcdb6b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div><div class="ttdoc">Find the next valid DebugLoc starting at MBBI, skipping any DBG_VALUE and DBG_LABEL instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01291">MachineBasicBlock.cpp:1291</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a27037167fddcdde3b6207d025267bbfc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(Register Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00282">RegisterScavenging.cpp:282</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00225">AMDGPUBaseInfo.h:225</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a99bfc979f4349f70e0dd24ea53445ff0"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getSGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01117">SIInstrInfo.cpp:1117</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abe3f4df7c81b52adcd9a67f4c0937634"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">llvm::SIInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02732">SIInstrInfo.cpp:2732</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1DenseSetImpl_html_a79eed48913651aeedda2eed25201ea84"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, InlineBuckets, ValueInfoT, detail::DenseSetPair&lt; ValueT &gt; &gt;, ValueInfoT &gt;::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const ValueT &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00187">DenseSet.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a7e3a5c7c65932e9e3632516e3683de89"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">llvm::AMDGPUSubtarget::has16BitInsts</a></div><div class="ttdeci">bool has16BitInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00143">AMDGPUSubtarget.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00471">SIDefines.h:471</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a725f2983a27905f649559cf0dac4317a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a725f2983a27905f649559cf0dac4317a">llvm::SIInstrInfo::insertVectorSelect</a></div><div class="ttdeci">void insertVectorSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00819">SIInstrInfo.cpp:819</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aae844768b9501609ab55c31b3c4f6ea5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">llvm::SIInstrInfo::canShrink</a></div><div class="ttdeci">bool canShrink(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02996">SIInstrInfo.cpp:2996</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a864a107b54979b53706e9d88f51c07e3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">llvm::SIInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01380">SIInstrInfo.cpp:1380</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a2f4f39970717b400917c294dcf763077"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01273">SIRegisterInfo.cpp:1273</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_ae6e6e83717666f42581170b4599cd238"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a></div><div class="ttdeci">static unsigned getNumOperandsNoGlue(SDNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00096">SIInstrInfo.cpp:96</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a34f658cc004922ec99124c45d8b8c4d3"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a34f658cc004922ec99124c45d8b8c4d3">removeModOperands</a></div><div class="ttdeci">static void removeModOperands(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02301">SIInstrInfo.cpp:2301</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2d04c20f5631c0950af280cb294db89d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">llvm::SIInstrInfo::insertReturn</a></div><div class="ttdeci">void insertReturn(MachineBasicBlock &amp;MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01353">SIInstrInfo.cpp:1353</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4b7d2799877b8bf1ebd139ef268ee7d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">llvm::SIInstrInfo::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06596">SIInstrInfo.cpp:6596</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af7672ecd68ad0182beb360a4453b51ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">llvm::AMDGPU::getIfAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getIfAddr64Inst(uint16_t Opcode)</div><div class="ttdoc">Check if Opcode is an Addr64 opcode. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aee81828a7ba7ae3e86ed968067d671b4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">LLVM_READONLY int commuteOpcode(unsigned Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00740">SIInstrInfo.cpp:740</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad890cb0ba6262569913be1269acbf590"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad890cb0ba6262569913be1269acbf590">llvm::MachineInstr::hasRegisterImplicitUseOperand</a></div><div class="ttdeci">bool hasRegisterImplicitUseOperand(Register Reg) const</div><div class="ttdoc">Returns true if the MachineInstr has an implicit-use operand of exactly the given register (not consi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00931">MachineInstr.cpp:931</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06318">SIInstrInfo.cpp:6318</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a41d62d882ce9a3ad833f029dec0f5e17"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a41d62d882ce9a3ad833f029dec0f5e17">llvm::SIInstrInfo::insertEQ</a></div><div class="ttdeci">unsigned insertEQ(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00947">SIInstrInfo.cpp:947</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a835ce544e7ae111f1889501136ea6b3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr &amp;MI, unsigned OpNo, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02933">SIInstrInfo.cpp:2933</a></div></div>
<div class="ttc" id="classllvm_1_1MIBundleBuilder_html_a43e65fa50b984d52c85101caf001e543"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">llvm::MIBundleBuilder::begin</a></div><div class="ttdeci">MachineBasicBlock::instr_iterator begin() const</div><div class="ttdoc">Return an iterator to the first bundled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00550">MachineInstrBuilder.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a71b55958d73cd9fa8c5a32f5a6ac5a4c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const</div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02966">SIInstrInfo.cpp:2966</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3aae92be65f5f16f806ad48d474027e"><div class="ttname"><a href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">llvm::isTargetSpecificOpcode</a></div><div class="ttdeci">bool isTargetSpecificOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a target-specific opcode. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00036">TargetOpcodes.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad8e9b54f022eddc33ee49305e85d6b7f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">llvm::SIInstrInfo::expandMovDPP64</a></div><div class="ttdeci">std::pair&lt; MachineInstr *, MachineInstr * &gt; expandMovDPP64(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01573">SIInstrInfo.cpp:1573</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5c4551760d712abe6c1234a4997e22de"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">llvm::SIInstrInfo::isSOP2</a></div><div class="ttdeci">static bool isSOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00365">SIInstrInfo.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30">llvm::InlineAsm::MIOp_FirstOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00217">InlineAsm.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00049">SIDefines.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a42a51e76b4ccc0fa9f21bc7265d73292"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a42a51e76b4ccc0fa9f21bc7265d73292">llvm::SIInstrInfo::materializeImmediate</a></div><div class="ttdeci">void materializeImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DestReg, int64_t Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00758">SIInstrInfo.cpp:758</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a8ef1770dca2e75c8a049d7441802932f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a8ef1770dca2e75c8a049d7441802932f">llvm::GCNSubtarget::hasSDWASdst</a></div><div class="ttdeci">bool hasSDWASdst() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00792">AMDGPUSubtarget.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab56dfc46c9da130d7a7e06d7d6588164"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">This is used by the post-RA scheduler (SchedulePostRAList.cpp). </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06160">SIInstrInfo.cpp:6160</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a828934d6f78fcce7d767f22ae051d78b"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a828934d6f78fcce7d767f22ae051d78b">reportIllegalCopy</a></div><div class="ttdeci">static void reportIllegalCopy(const SIInstrInfo *TII, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00516">SIInstrInfo.cpp:516</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3a74697af93ef1c0c95d2c307f312dfc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3a74697af93ef1c0c95d2c307f312dfc">llvm::SIInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">unsigned insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01776">SIInstrInfo.cpp:1776</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af7bdb491eed9d2c9119dc21d4002de9d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af7bdb491eed9d2c9119dc21d4002de9d">llvm::MachineBasicBlock::pred_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00252">MachineBasicBlock.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_afe5db8c3cc834e5e22206e4a33aa09ac"><div class="ttname"><a href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getVGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01140">SIInstrInfo.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_ab357b39c47df52a19882a831feda1b6f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const TargetSubtargetInfo *TSInfo)</div><div class="ttdoc">Initialize the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00063">TargetSchedule.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a323a96a23d09892cc1b252bf1cba2732"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">static bool isVOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00413">SIInstrInfo.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="namespacellvm_html_aad80b46c754cc7216244a866ec9b1cb0"><div class="ttname"><a href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">llvm::isIntN</a></div><div class="ttdeci">bool isIntN(unsigned N, int64_t x)</div><div class="ttdoc">Checks if an signed integer fits into the given (dynamic) bit width. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00434">MathExtras.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afb5a8099c7351303ef337ec57d5e8e24"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">llvm::SIInstrInfo::isStackAccess</a></div><div class="ttdeci">unsigned isStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05928">SIInstrInfo.cpp:5928</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a120ccebe70e1b0ddf72fc776229d0025"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">llvm::MachineInstr::isImplicitDef</a></div><div class="ttdeci">bool isImplicitDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01084">MachineInstr.h:1084</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac1656e5749e564620d30b6c2bd704f11"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">llvm::SIInstrInfo::getNumWaitStates</a></div><div class="ttdeci">static unsigned getNumWaitStates(const MachineInstr &amp;MI)</div><div class="ttdoc">Return the number of wait states that result from executing this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01371">SIInstrInfo.cpp:1371</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de">llvm::PseudoSourceValue::JumpTable</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00041">PseudoSourceValue.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab5b19e21fc6b0765d7d551d2f07ae0f7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">llvm::SIMachineFunctionInfo::setHasSpilledSGPRs</a></div><div class="ttdeci">void setHasSpilledSGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00751">SIMachineFunctionInfo.h:751</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab644fcf07a4c2708333cf66276282357"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">llvm::MachineBasicBlock::pred_begin</a></div><div class="ttdeci">pred_iterator pred_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00264">MachineBasicBlock.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a979a81ddef8582940461c0ec86a6c877"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">llvm::SIInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00261">SIInstrInfo.cpp:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a08b135e0f9484354a83410d97d698b22"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">llvm::AMDGPU::getBasicFromSDWAOp</a></div><div class="ttdeci">LLVM_READONLY int getBasicFromSDWAOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a64f165f45ca62b4d27bde48f484897da"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">llvm::SIInstrInfo::swapSourceModifiers</a></div><div class="ttdeci">bool swapSourceModifiers(MachineInstr &amp;MI, MachineOperand &amp;Src0, unsigned Src0OpName, MachineOperand &amp;Src1, unsigned Src1OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01630">SIInstrInfo.cpp:1630</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00480">SIDefines.h:480</a></div></div>
<div class="ttc" id="namespacellvm_html_a5a8d41e9958a4ff2156f1f03f26a2eb3"><div class="ttname"><a href="namespacellvm.html#a5a8d41e9958a4ff2156f1f03f26a2eb3">llvm::GetUnderlyingObject</a></div><div class="ttdeci">Value * GetUnderlyingObject(Value *V, const DataLayout &amp;DL, unsigned MaxLookup=6)</div><div class="ttdoc">This method strips off any GEP address adjustments and pointer casts from the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03877">ValueTracking.cpp:3877</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">llvm::SIInstrInfo::MO_GOTPCREL32_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00155">SIInstrInfo.h:155</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06320">SIInstrInfo.cpp:6320</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">llvm::ISD::EH_LABEL</a></div><div class="ttdoc">EH_LABEL - Represents a label in mid basic block used to track locations needed for debug and excepti...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00733">ISDOpcodes.h:733</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba7c3d100986cc9f3b002c09395d8bb04e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba7c3d100986cc9f3b002c09395d8bb04e">llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00165">SIInstrInfo.h:165</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00222">AMDGPUBaseInfo.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f">llvm::PseudoSourceValue::GlobalValueCallEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00044">PseudoSourceValue.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01149">SIInstrInfo.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00771">AMDGPUSubtarget.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad4705aea7dab2a011b09f6036a49087c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">llvm::SIInstrInfo::mayReadEXEC</a></div><div class="ttdeci">bool mayReadEXEC(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction could potentially depend on the value of exec. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02794">SIInstrInfo.cpp:2794</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa5c2f3af4127afdf7b5c6dfa0e4883ae"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa5c2f3af4127afdf7b5c6dfa0e4883ae">llvm::SIInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02315">SIInstrInfo.cpp:2315</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7432cc57ba2491e628a6736d181bb6f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7432cc57ba2491e628a6736d181bb6f9">llvm::SIInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00130">SIInstrInfo.cpp:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">llvm::AMDGPU::DPP::DPP_UNUSED5_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00469">SIDefines.h:469</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="HexagonISelDAGToDAGHVX_8cpp_html_a3389e6c42731436e57f87a2cd630bf49"><div class="ttname"><a href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a></div><div class="ttdeci">static bool isUndef(ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">HexagonISelDAGToDAGHVX.cpp:897</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae25e963e7382528026a78b5c2e31c435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">llvm::SIInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const</div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06363">SIInstrInfo.cpp:6363</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">llvm::SIInstrInfo::MO_GOTPCREL32_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00157">SIInstrInfo.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">llvm::SIInstrInfo::MO_REL32_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00162">SIInstrInfo.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSetVector_html"><div class="ttname"><a href="classllvm_1_1SmallSetVector.html">llvm::SmallSetVector</a></div><div class="ttdoc">A SetVector that performs no allocations if smaller than a certain size. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00297">SetVector.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa2dfd6ae7ded046f5e5e03e0f745d5c3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">llvm::MachineInstr::findTiedOperandIdx</a></div><div class="ttdeci">unsigned findTiedOperandIdx(unsigned OpIdx) const</div><div class="ttdoc">Given the index of a tied register operand, find the operand it is tied to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01075">MachineInstr.cpp:1075</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00987">TargetInstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea3489e1fa192776df90b3f6b8e66511"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">llvm::SIInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06561">SIInstrInfo.cpp:6561</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a17fda9e2f2cb60c24bfdec02d7793b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">LLVM_READONLY int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="namespacellvm_html_a08d85ca884294cf7a067290c1593fd50"><div class="ttname"><a href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">llvm::getRegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSubRegPair(const MachineOperand &amp;O)</div><div class="ttdoc">Create RegSubRegPair from a register MachineOperand. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01066">SIInstrInfo.h:1066</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a585fbdaa5a8ad3831b20f2192da4323c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">bool hasAGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01300">SIRegisterInfo.cpp:1300</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00056">AMDGPUMachineFunction.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a371a0e609706909389a3fe7359e16485"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a></div><div class="ttdeci">static bool offsetsDoNotOverlap(int WidthA, int OffsetA, int WidthB, int OffsetB)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02520">SIInstrInfo.cpp:2520</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2d7ac7b1dd9a9e4ae81fb54010f324f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">static bool isSALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00333">SIInstrInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdoc">Operands with register or 32-bit immediate. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00127">SIDefines.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 8 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a790015606226fba9a383789f5d615b03"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns a register that is not used at any point in the function. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01494">SIRegisterInfo.cpp:1494</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60b5a4a9be5a9b436a0be6edf036bbe3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg)</div><div class="ttdoc">setRegAllocationHint - Specify a register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00762">MachineRegisterInfo.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a33d4d78a916455dd6efb14f255213dd2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a33d4d78a916455dd6efb14f255213dd2">llvm::SIInstrInfo::isLiteralConstantLike</a></div><div class="ttdeci">bool isLiteralConstantLike(const MachineOperand &amp;MO, const MCOperandInfo &amp;OpInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02900">SIInstrInfo.cpp:2900</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00450">TargetInstrInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a894030fbf6d0f6c70991f05fff650930"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">llvm::MachineOperand::isTied</a></div><div class="ttdeci">bool isTied() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00439">MachineOperand.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2daa95e19ef6f3a5d3be7f175d5bde59"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">llvm::GCNSubtarget::hasMFMAInlineLiteralBug</a></div><div class="ttdeci">bool hasMFMAInlineLiteralBug() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01004">AMDGPUSubtarget.h:1004</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a72da4095c519fd4ad6ec18be89393d1f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06198">SIInstrInfo.cpp:6198</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3d9b286b0c8c32ae52faedcc2a6130a7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">llvm::SIInstrInfo::isLegalVSrcOperand</a></div><div class="ttdeci">bool isLegalVSrcOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO would be a valid operand for the given operand definition OpInfo. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03947">SIInstrInfo.cpp:3947</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab">llvm::PseudoSourceValue::FixedStack</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00043">PseudoSourceValue.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00185">MachineRegisterInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae0376d4668bb0a8b7d4afa76f6ce3fee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_INDEX_STRIDE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01148">SIInstrInfo.h:1148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01287">MachineInstr.cpp:1287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html_ab13bd8c59060a1a21651041796177f8a"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#ab13bd8c59060a1a21651041796177f8a">llvm::MachineDominatorTree::properlyDominates</a></div><div class="ttdeci">bool properlyDominates(const MachineDomTreeNode *A, const MachineDomTreeNode *B) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00145">MachineDominators.h:145</a></div></div>
<div class="ttc" id="TargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00130">SIDefines.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">llvm::AMDGPU::DPP::WAVE_SHL1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00464">SIDefines.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a720b047d659466ab673d75a5ed6e2ec7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a720b047d659466ab673d75a5ed6e2ec7">llvm::SIInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00436">SIInstrInfo.cpp:436</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af33de0b50f93d38f9fab12e8adf7ba62"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af33de0b50f93d38f9fab12e8adf7ba62">llvm::MachineInstr::isVariadic</a></div><div class="ttdeci">bool isVariadic(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction can have a variable number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00656">MachineInstr.h:656</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a14812153b6cf8c1cb26c3de8b96ba91c"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">llvm::RegScavenger::enterBasicBlockEnd</a></div><div class="ttdeci">void enterBasicBlockEnd(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the end of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00089">RegisterScavenging.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1bb14a9b3b3a3886cead6fd320980b3a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06178">SIInstrInfo.cpp:6178</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a03936a9b37da541420049422204ab206"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">llvm::MachineBasicBlock::pred_size</a></div><div class="ttdeci">unsigned pred_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00276">MachineBasicBlock.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a58203b8f415a78d082923000130b17f7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">llvm::SIInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00146">SIInstrInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00057">AMDGPUSubtarget.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01679">SIRegisterInfo.cpp:1679</a></div></div>
<div class="ttc" id="classllvm_1_1SmallDenseSet_html"><div class="ttname"><a href="classllvm_1_1SmallDenseSet.html">llvm::SmallDenseSet</a></div><div class="ttdoc">Implements a dense probed hash-table based set with some number of buckets stored inline...</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00267">DenseSet.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">llvm::MachineOperand::MO_MCSymbol</a></div><div class="ttdoc">MCSymbol reference (for debug/eh info) </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00068">MachineOperand.h:68</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a5fc7747b752105f022c214bd2403eeee"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a5fc7747b752105f022c214bd2403eeee">llvm::MachineBasicBlock::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(MCPhysReg Reg, LaneBitmask LaneMask=LaneBitmask::getAll()) const</div><div class="ttdoc">Return true if the specified register is in the live in set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00466">MachineBasicBlock.cpp:466</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">llvm::AMDGPU::DPP::WAVE_ROR1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00473">SIDefines.h:473</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00452">TargetInstrInfo.h:452</a></div></div>
<div class="ttc" id="GCNHazardRecognizer_8h_html"><div class="ttname"><a href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7b6070369edfdee8b81c7074fdcc4fa4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">llvm::SIInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01050">SIInstrInfo.cpp:1050</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00885">AMDGPUBaseInfo.cpp:885</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00055">AMDGPUSubtarget.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a479dd1c44dc19d46f04837f4da7ce325"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">llvm::SIInstrInfo::hasModifiers</a></div><div class="ttdeci">bool hasModifiers(unsigned Opcode) const</div><div class="ttdoc">Return true if this instruction has any modifiers. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02974">SIInstrInfo.cpp:2974</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_ac9b256e3467951992d1bf8a64dafaf1e"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ac9b256e3467951992d1bf8a64dafaf1e">memOpsHaveSameBasePtr</a></div><div class="ttdeci">static bool memOpsHaveSameBasePtr(const MachineInstr &amp;MI1, const MachineOperand &amp;BaseOp1, const MachineInstr &amp;MI2, const MachineOperand &amp;BaseOp2)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00401">SIInstrInfo.cpp:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8b4741a5cb0780b4d02fe6bd43ef0b68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">llvm::MachineInstr::implicit_operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; implicit_operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00506">MachineInstr.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2be4041e5133aa22135fa2890cc7aeae"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">llvm::MachineInstr::addImplicitDefUseOperands</a></div><div class="ttdeci">void addImplicitDefUseOperands(MachineFunction &amp;MF)</div><div class="ttdoc">Add all implicit def and use operands to this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00102">MachineInstr.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8ed947ddafde5421d3f771f43f9c04d1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">llvm::SIInstrInfo::isSegmentSpecificFLAT</a></div><div class="ttdeci">static bool isSegmentSpecificFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00503">SIInstrInfo.h:503</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a62d08c8303092539ecb1fde389108e7a"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">llvm::RegScavenger::scavengeRegisterBackwards</a></div><div class="ttdeci">Register scavengeRegisterBackwards(const TargetRegisterClass &amp;RC, MachineBasicBlock::iterator To, bool RestoreAfter, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available from the current position backwards to the p...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00580">RegisterScavenging.cpp:580</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_html_afd734184546746d0ab64985a91368a14"><div class="ttname"><a href="namespacellvm.html#afd734184546746d0ab64985a91368a14">llvm::execMayBeModifiedBeforeAnyUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeAnyUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and all its uses. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06520">SIInstrInfo.cpp:6520</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0aab14aaa9761a9af59b094090851ca3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">static bool isVOP3(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00421">SIInstrInfo.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab02ccaad1b78c3ebc1d06867f9c3e3b6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">llvm::SIInstrInfo::isAsmOnlyOpcode</a></div><div class="ttdeci">bool isAsmOnlyOpcode(int MCOp) const</div><div class="ttdoc">Check if this instruction should only be used by assembler. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06343">SIInstrInfo.cpp:6343</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00265">AMDGPUBaseInfo.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4a6966b99e305bd6f01fb17c645ae3da"><div class="ttname"><a href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">llvm::Register::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00115">Register.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a462645009fd245698e740d1a88d91a0c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a462645009fd245698e740d1a88d91a0c">llvm::SIInstrInfo::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(unsigned AddrSpace, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06282">SIInstrInfo.cpp:6282</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a19e16a0f3c37ba1524eb85c891bfa760"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a></div><div class="ttdeci">static bool compareMachineOp(const MachineOperand &amp;Op0, const MachineOperand &amp;Op1)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02918">SIInstrInfo.cpp:2918</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00180">AMDGPUSubtarget.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96d"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">llvm::MCOI::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdoc">Operands are tagged with one of the values of this enum. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00048">MCInstrDesc.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a940d8478e9124a309af6b98b9b1caef9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00270">SIRegisterInfo.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a4f1af6e587ae8846628561570b54e2ee"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">llvm::RegScavenger::enterBasicBlock</a></div><div class="ttdeci">void enterBasicBlock(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the begin of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00084">RegisterScavenging.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2c6289dfab83449b3f69792b35277cac"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">static bool isMTBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00453">SIInstrInfo.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a291cc21c757ff76108ff9f36c57723e9"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">Register scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00535">RegisterScavenging.cpp:535</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abfdc29647d073a6119d7f0bb2a3aec65"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abfdc29647d073a6119d7f0bb2a3aec65">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">void moveToVALU(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Replace this instruction&amp;#39;s opcode with the equivalent VALU opcode. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04825">SIInstrInfo.cpp:4825</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad6c11ec8de146c5e79bfd5dea3cfab01"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">llvm::SIInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01749">SIInstrInfo.cpp:1749</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa5245c607ac5fc192aa01ab891d28cc5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00454">MachineRegisterInfo.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">llvm::AMDGPU::DPP::DPP_UNUSED6_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00472">SIDefines.h:472</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00051">MCInstrDesc.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4e8b8e35244538ba4a04d756420454ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">static bool isVOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00437">SIInstrInfo.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a28849ec4920f5ee3f97d344633e695f4"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a28849ec4920f5ee3f97d344633e695f4">llvm::RegScavenger::FindUnusedReg</a></div><div class="ttdeci">Register FindUnusedReg(const TargetRegisterClass *RC) const</div><div class="ttdoc">Find an unused register of the specified register class. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00288">RegisterScavenging.cpp:288</a></div></div>
<div class="ttc" id="MemoryLocation_8h_html"><div class="ttname"><a href="MemoryLocation_8h.html">MemoryLocation.h</a></div><div class="ttdoc">This file provides utility analysis objects describing memory locations. </div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0605f773275c0461756eae0fb2321fa0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">llvm::SIInstrInfo::isMAI</a></div><div class="ttdeci">static bool isMAI(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00582">SIInstrInfo.h:582</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad73e9b3e610bd8cac60e740a61fcf5bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">llvm::SIInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02054">SIInstrInfo.cpp:2054</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_aaf9ee38b9973681c1720aaf03af3a069"><div class="ttname"><a href="classllvm_1_1SetVector.html#aaf9ee38b9973681c1720aaf03af3a069">llvm::SetVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">Determine if the SetVector is empty or not. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00072">SetVector.h:72</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_acb4b6b90314d09d2b71e77d7127607c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">llvm::SIInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01765">SIInstrInfo.cpp:1765</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_acd85372be31eb6cd26e75c961e2ca5fa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty</a></div><div class="ttdeci">bool hasUnwantedEffectsWhenEXECEmpty(const MachineInstr &amp;MI) const</div><div class="ttdoc">Whether we must prevent this instruction from executing with EXEC = 0. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02758">SIInstrInfo.cpp:2758</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">llvm::SIInstrInfo::MO_ABS32_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00168">SIInstrInfo.h:168</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a30f2dd27057f89daf5f0b1420341f22f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a30f2dd27057f89daf5f0b1420341f22f">llvm::SIInstrInfo::isHighLatencyInstruction</a></div><div class="ttdeci">bool isHighLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05922">SIInstrInfo.cpp:5922</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00468">SIDefines.h:468</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a60a257d91039d27bca1ba45db9c7c948"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a60a257d91039d27bca1ba45db9c7c948">llvm::SIMachineFunctionInfo::hasCalculatedTID</a></div><div class="ttdeci">bool hasCalculatedTID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00521">SIMachineFunctionInfo.h:521</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a975ccb82baef08d83e403c8818c52db8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">llvm::SIInstrInfo::isLowLatencyInstruction</a></div><div class="ttdeci">bool isLowLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05916">SIInstrInfo.cpp:5916</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="ValueTracking_8h_html"><div class="ttname"><a href="ValueTracking_8h.html">ValueTracking.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a5664e65e0587b364a759b00607cd6806"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a5664e65e0587b364a759b00607cd6806">emitLoadSRsrcFromVGPRLoop</a></div><div class="ttdeci">static void emitLoadSRsrcFromVGPRLoop(const SIInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, MachineBasicBlock &amp;OrigBB, MachineBasicBlock &amp;LoopBB, const DebugLoc &amp;DL, MachineOperand &amp;Rsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04328">SIInstrInfo.cpp:4328</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdoc">Operands with register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00137">SIDefines.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa7dc7faaab4856b8f0014b8283e26c7b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">llvm::MachineBasicBlock::getFirstNonPHI</a></div><div class="ttdeci">iterator getFirstNonPHI()</div><div class="ttdoc">Returns a pointer to the first instruction in this block that is not a PHINode instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00160">MachineBasicBlock.cpp:160</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1DenseSetImpl_html_afe504aa31a6a354cec13f5b32d0b1d9d"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">llvm::detail::DenseSetImpl&lt; ValueT, SmallDenseMap&lt; ValueT, detail::DenseSetEmpty, InlineBuckets, ValueInfoT, detail::DenseSetPair&lt; ValueT &gt; &gt;, ValueInfoT &gt;::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; ValueT &gt; V) const</div><div class="ttdoc">Return 1 if the specified key is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00091">DenseSet.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">llvm::MachineOperand::MO_FrameIndex</a></div><div class="ttdoc">Abstract Stack Frame Index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00058">MachineOperand.h:58</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_aad03ef5cfbe6e7cad076d9e45ba06592"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">llvm::LLVMContext::diagnose</a></div><div class="ttdeci">void diagnose(const DiagnosticInfo &amp;DI)</div><div class="ttdoc">Report a message to the currently installed diagnostic handler. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00215">LLVMContext.cpp:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad309c94beeccfc4057dbb1cf0e9b52f8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">llvm::MachineRegisterInfo::setSimpleHint</a></div><div class="ttdeci">void setSimpleHint(unsigned VReg, unsigned PrefReg)</div><div class="ttdoc">Specify the preferred (target independent) register allocation hint for the specified virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00778">MachineRegisterInfo.h:778</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aed80e0d9bfe4e57de24283efa7572eb4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">llvm::SIRegisterInfo::spillSGPRToVGPR</a></div><div class="ttdeci">bool spillSGPRToVGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00045">SIRegisterInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6df9a6b70a33aee123056cec0ed052c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6df9a6b70a33aee123056cec0ed052c4">llvm::MachineInstr::isRegTiedToUseOperand</a></div><div class="ttdeci">bool isRegTiedToUseOperand(unsigned DefOpIdx, unsigned *UseOpIdx=nullptr) const</div><div class="ttdoc">Given the index of a register def operand, check if the register def is tied to a source operand...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01366">MachineInstr.h:1366</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abb7d43f6cef90b6a7954a38c64fd31d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">llvm::SIInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06147">SIInstrInfo.cpp:6147</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a75ab509751b75f67128683efcbef3e71"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">llvm::SIInstrInfo::getMovOpcode</a></div><div class="ttdeci">unsigned getMovOpcode(const TargetRegisterClass *DstRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00973">SIInstrInfo.cpp:973</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1bc2f14c5e0de3c7ba77ed8d892a4c5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1bc2f14c5e0de3c7ba77ed8d892a4c5a">llvm::MachineInstr::removeFromParent</a></div><div class="ttdeci">MachineInstr * removeFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block, and return it without deleting it. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00659">MachineInstr.cpp:659</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html_ab9bfe560a7f52ac6baaffc536a848a3c"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#ab9bfe560a7f52ac6baaffc536a848a3c">llvm::MachineDominatorTree::changeImmediateDominator</a></div><div class="ttdeci">void changeImmediateDominator(MachineBasicBlock *N, MachineBasicBlock *NewIDom)</div><div class="ttdoc">changeImmediateDominator - This method is used to update the dominator tree information when a node&amp;#39;s...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00190">MachineDominators.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">llvm::AMDGPU::DPP::DPP_UNUSED3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00460">SIDefines.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afe40d3ac1550829e52891bb120130ef5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00086">SIInstrInfo.cpp:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0af7bcad0087b2e7738d1636e5e4793e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0af7bcad0087b2e7738d1636e5e4793e">llvm::GCNSubtarget::hasSDWAScalar</a></div><div class="ttdeci">bool hasSDWAScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00788">AMDGPUSubtarget.h:788</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aba962e46a3ab42206182058420cb876f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">llvm::SIInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06598">SIInstrInfo.cpp:6598</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a7fc0854a9d3fced0dedf2c7f61fe7a72"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a></div><div class="ttdeci">static void preserveCondRegFlags(MachineOperand &amp;CondReg, const MachineOperand &amp;OrigCond)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02048">SIInstrInfo.cpp:2048</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1a819579880816f46644139609f4de8c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">llvm::SIInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05963">SIInstrInfo.cpp:5963</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Can this operand also contain immediate values? </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01043">AMDGPUBaseInfo.cpp:1043</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0a7deb17cce3406bd32958ed7b234d89"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">llvm::SIInstrInfo::isNonUniformBranchInstr</a></div><div class="ttdeci">bool isNonUniformBranchInstr(MachineInstr &amp;Instr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06070">SIInstrInfo.cpp:6070</a></div></div>
<div class="ttc" id="classllvm_1_1MIBundleBuilder_html_a52294651aae7bd2bc43b1e2e0617f3db"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html#a52294651aae7bd2bc43b1e2e0617f3db">llvm::MIBundleBuilder::append</a></div><div class="ttdeci">MIBundleBuilder &amp; append(MachineInstr *MI)</div><div class="ttdoc">Insert MI into MBB by appending it to the instructions in the bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00585">MachineInstrBuilder.h:585</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a></div><div class="ttdeci">SIEncodingFamily</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06316">SIInstrInfo.cpp:6316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4cd2e2c219c477019aa343c92dcf56cb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">llvm::MachineInstr::memoperands_empty</a></div><div class="ttdeci">bool memoperands_empty() const</div><div class="ttdoc">Return true if we don&amp;#39;t have any memory operands which described the memory access done by this instr...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00579">MachineInstr.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac6a93ad1fcae43e09eb8a6d4c55d79ca"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">llvm::SIInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02022">SIInstrInfo.cpp:2022</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00263">AMDGPUBaseInfo.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00670">MachineFunction.h:670</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad5c2911f44ee301ccf57ae61b7915b5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">llvm::SIInstrInfo::legalizeOperandsSMRD</a></div><div class="ttdeci">void legalizeOperandsSMRD(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04262">SIInstrInfo.cpp:4262</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5a55a26fbacd40b385e54565fdebc4dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_ELEMENT_SIZE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01147">SIInstrInfo.h:1147</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6d1bf8fcda2c09a7cdae0d08b8e9dbd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af6d1bf8fcda2c09a7cdae0d08b8e9dbd">llvm::SIInstrInfo::readlaneVGPRToSGPR</a></div><div class="ttdeci">unsigned readlaneVGPRToSGPR(unsigned SrcReg, MachineInstr &amp;UseMI, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Copy a value from a VGPR (SrcReg) to SGPR. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04220">SIInstrInfo.cpp:4220</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01160">AMDGPUBaseInfo.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3295a9f4a742f69dfa4d7bb91cced3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">llvm::SIInstrInfo::isSDWA</a></div><div class="ttdeci">static bool isSDWA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00429">SIInstrInfo.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01830">SIRegisterInfo.cpp:1830</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4cb529d6108d5dfdf8479ac3b03c9812"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr &amp;MI, unsigned OpIdx) const</div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03833">SIInstrInfo.cpp:3833</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1faaac1b8a155e4d74b878188e66cf71"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1faaac1b8a155e4d74b878188e66cf71">llvm::SIInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MBB, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02614">SIInstrInfo.cpp:2614</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">llvm::SIInstrFlags::WQM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00062">SIDefines.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab54d6d16078e78dfe594321574f39223"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">llvm::SIInstrInfo::isVGPRSpill</a></div><div class="ttdeci">static bool isVGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00542">SIInstrInfo.h:542</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0fa5e07ce7e37bd495efd81e227d405d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const</div><div class="ttdoc">Return the &amp;#39;base&amp;#39; register class for this register. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01233">SIRegisterInfo.cpp:1233</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">llvm::MachineOperand::MO_Immediate</a></div><div class="ttdoc">Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00054">MachineOperand.h:54</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aa40d15caedade2a1d93e28ce1532b97a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00120">SIRegisterInfo.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7fb2fa5f03892c204833ea264c21d848"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7fb2fa5f03892c204833ea264c21d848">llvm::MachineOperand::ChangeToFrameIndex</a></div><div class="ttdeci">void ChangeToFrameIndex(int Idx)</div><div class="ttdoc">Replace this operand with a frame index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00208">MachineOperand.cpp:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7a80d893be32e7de91affc125f77567f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7a80d893be32e7de91affc125f77567f">llvm::SIInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01726">SIInstrInfo.cpp:1726</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">llvm::SIInstrInfo::MO_GOTPCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00152">SIInstrInfo.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a185895a367f8cba1b465d6fd2a660fe7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">llvm::SIInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, int64_t Offset0, int64_t Offset1, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00504">SIInstrInfo.cpp:504</a></div></div>
<div class="ttc" id="classllvm_1_1GCNHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1GCNHazardRecognizer.html">llvm::GCNHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNHazardRecognizer_8h_source.html#l00033">GCNHazardRecognizer.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad8e550107fa28c8e3869a5b28dad59b9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">llvm::SIInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01348">SIInstrInfo.cpp:1348</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01368">MachineInstr.cpp:1368</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab7b8e4716df2696376e6fc50f721c5d1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab7b8e4716df2696376e6fc50f721c5d1">llvm::SIMachineFunctionInfo::getTIDReg</a></div><div class="ttdeci">unsigned getTIDReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00522">SIMachineFunctionInfo.h:522</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ec4ca72e0920bcfea55c4f848f31c6b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, bool Signed) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06296">SIInstrInfo.cpp:6296</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00296">AMDGPUSubtarget.cpp:296</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a395305df63254f10b42888cf37252f47"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a395305df63254f10b42888cf37252f47">loadSRsrcFromVGPR</a></div><div class="ttdeci">static void loadSRsrcFromVGPR(const SIInstrInfo &amp;TII, MachineInstr &amp;MI, MachineOperand &amp;Rsrc, MachineDominatorTree *MDT)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04411">SIInstrInfo.cpp:4411</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a31612a0bf935add36f82065133267d4a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">llvm::SIInstrInfo::legalizeGenericOperand</a></div><div class="ttdeci">void legalizeGenericOperand(MachineBasicBlock &amp;InsertMBB, MachineBasicBlock::iterator I, const TargetRegisterClass *DstRC, MachineOperand &amp;Op, MachineRegisterInfo &amp;MRI, const DebugLoc &amp;DL) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04281">SIInstrInfo.cpp:4281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdoc">Operands with an AccVGPR register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6ca25d96b652c00368600bd3845f5591"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">llvm::SIInstrInfo::isKillTerminator</a></div><div class="ttdeci">static bool isKillTerminator(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06234">SIInstrInfo.cpp:6234</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5eb95c1fe12d25bcfe6d3b63f6148605"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">llvm::AMDGPU::getAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getAddr64Inst(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01579">SelectionDAGNodes.h:1579</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html_a9a82e7601aa00b344935f93aceb1e88f"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#a9a82e7601aa00b344935f93aceb1e88f">llvm::MachineDominatorTree::addNewBlock</a></div><div class="ttdeci">MachineDomTreeNode * addNewBlock(MachineBasicBlock *BB, MachineBasicBlock *DomBB)</div><div class="ttdoc">addNewBlock - Add a new node to the dominator tree information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00181">MachineDominators.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00253">AMDGPU.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60a9dd675392e7290cd450d4aabc99d7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">llvm::MachineRegisterInfo::use_nodbg_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_nodbg_iterator &gt; use_nodbg_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00536">MachineRegisterInfo.h:536</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdoc">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00266">MachineRegisterInfo.h:266</a></div></div>
<div class="ttc" id="namespacellvm_html_a077981b5798a5d7a95cec16ece863aeb"><div class="ttname"><a href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">llvm::finalizeBundle</a></div><div class="ttdeci">void finalizeBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00125">MachineInstrBundle.cpp:125</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3">SDWA10</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06324">SIInstrInfo.cpp:6324</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a70258bed1d4a09a7c8329869a7e934a1"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getAGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01033">SIInstrInfo.cpp:1033</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afe1b887d2fad2d25f93580c261fea3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">static bool isVOP1(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00405">SIInstrInfo.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00217">MachineOperand.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a31aa4c781d7a65b275b3de1882180675"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">llvm::SIInstrInfo::buildShrunkInst</a></div><div class="ttdeci">MachineInstr * buildShrunkInst(MachineInstr &amp;MI, unsigned NewOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03067">SIInstrInfo.cpp:3067</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac52fb1cbf5beca84fddfdfe48e7e3133"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">llvm::SIInstrInfo::convertNonUniformIfRegion</a></div><div class="ttdeci">void convertNonUniformIfRegion(MachineBasicBlock *IfEntry, MachineBasicBlock *IfEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06074">SIInstrInfo.cpp:6074</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00155">MCInstrDesc.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6c6831e85182fd706818bd9196f8604a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">llvm::SIInstrInfo::isBufferSMRD</a></div><div class="ttdeci">bool isBufferSMRD(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06269">SIInstrInfo.cpp:6269</a></div></div>
<div class="ttc" id="namespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">llvm::PseudoSourceValue::TargetCustom</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00046">PseudoSourceValue.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7961501e56424e3a7e21d34d6e109461"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00908">MachineInstr.h:908</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06319">SIInstrInfo.cpp:6319</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a1b973951954bbceebb9d37dfe591c22d"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a1b973951954bbceebb9d37dfe591c22d">BranchOffsetBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; BranchOffsetBits(&quot;amdgpu-s-branch-bits&quot;, cl::ReallyHidden, cl::init(16), cl::desc(&quot;Restrict range of branch instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96286d8f7d90ece30046d826bbb71422"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">LLVM_READONLY int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MIBundleBuilder_html"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html">llvm::MIBundleBuilder</a></div><div class="ttdoc">Helper class for constructing bundles of MachineInstrs. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00512">MachineInstrBuilder.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="namespacellvm_html_abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba"><div class="ttname"><a href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">llvm::DS_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00043">DiagnosticInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00421">AMDGPUSubtarget.h:421</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00204">AMDGPUBaseInfo.h:204</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:38 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
