<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0xF82E0E3CDC8F003D" bd:device="xc7a200tsbg484-1" bd:synthFlowMode="None" bd:tool_version="2016.4" bd:top="DDR3_sim" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>DDR3_sim</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>CLK.I_SYS_CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>i_sys_clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.I_RESET_N</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>i_reset_n</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters/>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="DDR3_sim_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>i_sys_clk</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>i_trigger</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>i_debug_en</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>i_reset_n</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>DDR3_sim_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>clk_wiz_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="clk_wiz" spirit:vendor="xilinx.com" spirit:version="5.3"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_clk_wiz_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_PORT">resetn</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_TYPE">ACTIVE_LOW</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>axi_bram_ctrl_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="axi_bram_ctrl" spirit:vendor="xilinx.com" spirit:version="4.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_axi_bram_ctrl_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="SINGLE_PORT_BRAM">1</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>blk_mem_gen_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="blk_mem_gen" spirit:vendor="xilinx.com" spirit:version="8.3"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_blk_mem_gen_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Enable_32bit_Address">true</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Register_PortA_Output_of_Memory_Primitives">false</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Use_RSTA_Pin">true</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="use_bram_block">BRAM_Controller</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>axi_mem_intercon</spirit:instanceName>
        <spirit:componentRef spirit:library="BlockDiagram/DDR3_sim_imp" spirit:name="axi_mem_intercon" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_axi_mem_intercon_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="NUM_MI">2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="appcore">xilinx.com:ip:axi_interconnect:2.1</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>rst_clk_wiz_0_100M</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="proc_sys_reset" spirit:vendor="xilinx.com" spirit:version="5.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_rst_clk_wiz_0_100M_0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>memory_tester_0</spirit:instanceName>
        <spirit:componentRef spirit:library="user" spirit:name="memory_tester" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_memory_tester_0_0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:interconnections>
      <spirit:interconnection>
        <spirit:name>axi_bram_ctrl_0_BRAM_PORTA</spirit:name>
        <spirit:activeInterface spirit:busRef="BRAM_PORTA" spirit:componentRef="axi_bram_ctrl_0"/>
        <spirit:activeInterface spirit:busRef="BRAM_PORTA" spirit:componentRef="blk_mem_gen_0"/>
      </spirit:interconnection>
      <spirit:interconnection>
        <spirit:name>memory_tester_0_M00_AXI</spirit:name>
        <spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="memory_tester_0"/>
        <spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="axi_mem_intercon"/>
      </spirit:interconnection>
      <spirit:interconnection>
        <spirit:name>axi_mem_intercon_M00_AXI</spirit:name>
        <spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="axi_mem_intercon"/>
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="axi_bram_ctrl_0"/>
      </spirit:interconnection>
      <spirit:interconnection>
        <spirit:name>axi_mem_intercon_M01_AXI</spirit:name>
        <spirit:activeInterface spirit:busRef="M01_AXI" spirit:componentRef="axi_mem_intercon"/>
        <spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="memory_tester_0"/>
      </spirit:interconnection>
    </spirit:interconnections>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>clk_in1_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="i_sys_clk"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_in1"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_0_clk_out1</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_out1"/>
        <spirit:internalPortReference spirit:componentRef="rst_clk_wiz_0_100M" spirit:portRef="slowest_sync_clk"/>
        <spirit:internalPortReference spirit:componentRef="axi_bram_ctrl_0" spirit:portRef="s_axi_aclk"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="S00_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="ACLK"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="M00_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="M01_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="m00_axi_aclk"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="s00_axi_aclk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_0_locked</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="locked"/>
        <spirit:internalPortReference spirit:componentRef="rst_clk_wiz_0_100M" spirit:portRef="dcm_locked"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="i_init_calib_complete"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rst_clk_wiz_0_100M_peripheral_aresetn</spirit:name>
        <spirit:internalPortReference spirit:componentRef="rst_clk_wiz_0_100M" spirit:portRef="peripheral_aresetn"/>
        <spirit:internalPortReference spirit:componentRef="axi_bram_ctrl_0" spirit:portRef="s_axi_aresetn"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="S00_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="M00_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="M01_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="m00_axi_aresetn"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="s00_axi_aresetn"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rst_clk_wiz_0_100M_interconnect_aresetn</spirit:name>
        <spirit:internalPortReference spirit:componentRef="rst_clk_wiz_0_100M" spirit:portRef="interconnect_aresetn"/>
        <spirit:internalPortReference spirit:componentRef="axi_mem_intercon" spirit:portRef="ARESETN"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>i_trigger_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="i_trigger"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="i_trigger"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>i_debug_en_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="i_debug_en"/>
        <spirit:internalPortReference spirit:componentRef="memory_tester_0" spirit:portRef="i_debug_en"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>resetn_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="i_reset_n"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="resetn"/>
        <spirit:internalPortReference spirit:componentRef="rst_clk_wiz_0_100M" spirit:portRef="ext_reset_in"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp</spirit:library>
    <spirit:name>axi_mem_intercon</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>S00_AXI</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>M00_AXI</spirit:name>
        <spirit:master/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>M01_AXI</spirit:name>
        <spirit:master/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.S00_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S00_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>S00_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>S00_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.S00_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S00_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.M00_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M00_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>M00_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>M00_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.M00_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M00_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.M01_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M01_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>M01_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>M01_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.M01_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M01_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram/DDR3_sim_imp" spirit:name="axi_mem_intercon_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S00_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S00_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M00_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M00_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M01_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M01_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp</spirit:library>
    <spirit:name>axi_mem_intercon_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>xbar</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="axi_crossbar" spirit:vendor="xilinx.com" spirit:version="2.1"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_xbar_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="NUM_SI">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="NUM_MI">2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="STRATEGY">0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>s00_couplers</spirit:instanceName>
        <spirit:componentRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="s00_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>m00_couplers</spirit:instanceName>
        <spirit:componentRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="m00_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>m01_couplers</spirit:instanceName>
        <spirit:componentRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="m01_couplers" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:interconnections>
      <spirit:interconnection>
        <spirit:name>s00_couplers_to_xbar</spirit:name>
        <spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="s00_couplers"/>
        <spirit:activeInterface spirit:busRef="S00_AXI" spirit:componentRef="xbar"/>
      </spirit:interconnection>
      <spirit:interconnection>
        <spirit:name>xbar_to_m00_couplers</spirit:name>
        <spirit:activeInterface spirit:busRef="M00_AXI" spirit:componentRef="xbar"/>
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="m00_couplers"/>
      </spirit:interconnection>
      <spirit:interconnection>
        <spirit:name>xbar_to_m01_couplers</spirit:name>
        <spirit:activeInterface spirit:busRef="M01_AXI" spirit:componentRef="xbar"/>
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="m01_couplers"/>
      </spirit:interconnection>
    </spirit:interconnections>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>axi_mem_intercon_ACLK_net</spirit:name>
        <spirit:externalPortReference spirit:portRef="ACLK"/>
        <spirit:internalPortReference spirit:componentRef="xbar" spirit:portRef="aclk"/>
        <spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="m00_couplers" spirit:portRef="S_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="m01_couplers" spirit:portRef="S_ACLK"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>axi_mem_intercon_ARESETN_net</spirit:name>
        <spirit:externalPortReference spirit:portRef="ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="xbar" spirit:portRef="aresetn"/>
        <spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="M_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="m00_couplers" spirit:portRef="S_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="m01_couplers" spirit:portRef="S_ARESETN"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>S00_ACLK_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="S00_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ACLK"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>S00_ARESETN_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="S00_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="s00_couplers" spirit:portRef="S_ARESETN"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>M00_ACLK_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="M00_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="m00_couplers" spirit:portRef="M_ACLK"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>M00_ARESETN_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="M00_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="m00_couplers" spirit:portRef="M_ARESETN"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>M01_ACLK_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="M01_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="m01_couplers" spirit:portRef="M_ACLK"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>M01_ARESETN_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="M01_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="m01_couplers" spirit:portRef="M_ARESETN"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
    <spirit:hierConnections>
      <spirit:hierConnection spirit:interfaceRef="S00_AXI/axi_mem_intercon_to_s00_couplers">
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="s00_couplers"/>
      </spirit:hierConnection>
      <spirit:hierConnection spirit:interfaceRef="M00_AXI/m00_couplers_to_axi_mem_intercon">
        <spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="m00_couplers"/>
      </spirit:hierConnection>
      <spirit:hierConnection spirit:interfaceRef="M01_AXI/m01_couplers_to_axi_mem_intercon">
        <spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="m01_couplers"/>
      </spirit:hierConnection>
    </spirit:hierConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>m01_couplers</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>M_AXI</spirit:name>
        <spirit:master/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>S_AXI</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.M_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>M_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>M_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.M_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.S_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>S_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>S_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.S_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="m01_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>M_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>m01_couplers_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>auto_pc</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="axi_protocol_converter" spirit:vendor="xilinx.com" spirit:version="2.1"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">DDR3_sim_auto_pc_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="SI_PROTOCOL">AXI4</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="MI_PROTOCOL">AXI4LITE</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:interconnections/>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>S_ACLK_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="S_ACLK"/>
        <spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aclk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>S_ARESETN_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="S_ARESETN"/>
        <spirit:internalPortReference spirit:componentRef="auto_pc" spirit:portRef="aresetn"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
    <spirit:hierConnections>
      <spirit:hierConnection spirit:interfaceRef="M_AXI/auto_pc_to_m01_couplers">
        <spirit:activeInterface spirit:busRef="M_AXI" spirit:componentRef="auto_pc"/>
      </spirit:hierConnection>
      <spirit:hierConnection spirit:interfaceRef="S_AXI/m01_couplers_to_auto_pc">
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="auto_pc"/>
      </spirit:hierConnection>
    </spirit:hierConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>m00_couplers</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>M_AXI</spirit:name>
        <spirit:master/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>S_AXI</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.M_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>M_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>M_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.M_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.S_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>S_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>S_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.S_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="m00_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>M_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>m00_couplers_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:interconnections/>
    <spirit:adHocConnections/>
    <spirit:hierConnections>
      <spirit:hierConnection spirit:interfaceRef="M_AXI/m00_couplers_to_m00_couplers">
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="./m00_couplers_to_m00_couplers"/>
      </spirit:hierConnection>
    </spirit:hierConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>s00_couplers</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>M_AXI</spirit:name>
        <spirit:master/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>S_AXI</spirit:name>
        <spirit:slave/>
        <spirit:busType spirit:library="interface" spirit:name="aximm" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="interface" spirit:name="aximm_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.M_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>M_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>M_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.M_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>M_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.S_ACLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ACLK</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_BUSIF</spirit:name>
            <spirit:value>S_AXI</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>ASSOCIATED_RESET</spirit:name>
            <spirit:value>S_ARESETN</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.S_ARESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>S_ARESETN</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp" spirit:name="s00_couplers_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>M_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>M_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ACLK</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>S_ARESETN</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram/DDR3_sim_imp/axi_mem_intercon_imp</spirit:library>
    <spirit:name>s00_couplers_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:interconnections/>
    <spirit:adHocConnections/>
    <spirit:hierConnections>
      <spirit:hierConnection spirit:interfaceRef="M_AXI/s00_couplers_to_s00_couplers">
        <spirit:activeInterface spirit:busRef="S_AXI" spirit:componentRef="./s00_couplers_to_s00_couplers"/>
      </spirit:hierConnection>
    </spirit:hierConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>Addressing/memory_tester_0</spirit:library>
    <spirit:name>memory_tester</spirit:name>
    <spirit:version>1.0</spirit:version>
    <spirit:addressSpaces>
      <spirit:addressSpace>
        <spirit:name>M00_AXI</spirit:name>
        <spirit:range>4G</spirit:range>
        <spirit:width>32</spirit:width>
        <spirit:segments>
          <spirit:segment>
            <spirit:name>SEG_axi_bram_ctrl_0_Mem0</spirit:name>
            <spirit:displayName>/axi_bram_ctrl_0/S_AXI/Mem0</spirit:displayName>
            <spirit:addressOffset>0x80000000</spirit:addressOffset>
            <spirit:range>8K</spirit:range>
          </spirit:segment>
          <spirit:segment>
            <spirit:name>SEG_memory_tester_0_S00_AXI_reg</spirit:name>
            <spirit:displayName>/memory_tester_0/S00_AXI/S00_AXI_reg</spirit:displayName>
            <spirit:addressOffset>0x44A00000</spirit:addressOffset>
            <spirit:range>64K</spirit:range>
          </spirit:segment>
        </spirit:segments>
      </spirit:addressSpace>
    </spirit:addressSpaces>
  </spirit:component>

</bd:repository>
