

================================================================
== Vivado HLS Report for 'hysteresis'
================================================================
* Date:           Mon Apr  8 12:37:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.032|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   10|  10368006|   10|  10368006|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    4|  10368000|   4 ~ 5  |          -|          -| 1 ~ 2073600 |    no    |
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    970|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     221|      1|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     543|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|     764|   1108|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+-------+-----+----+
    |               Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+---------------------------------+---------+-------+-----+----+
    |canny_edge_mul_33ns_33ns_65_5_1_U63  |canny_edge_mul_33ns_33ns_65_5_1  |        0|      4|  221|   1|
    +-------------------------------------+---------------------------------+---------+-------+-----+----+
    |Total                                |                                 |        0|      4|  221|   1|
    +-------------------------------------+---------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |linebuff_val_0_U  |hysteresis_linebuff_val_0  |        2|  0|   0|  1920|   16|     1|        30720|
    |linebuff_val_1_U  |hysteresis_linebuff_val_0  |        2|  0|   0|  1920|   16|     1|        30720|
    +------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                           |        4|  0|   0|  3840|   32|     2|        61440|
    +------------------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_397_p2                   |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_376_p2   |     +    |      0|  0|  72|          65|           1|
    |j_V_fu_830_p2                   |     +    |      0|  0|  39|          32|           1|
    |ret_V_4_fu_289_p2               |     +    |      0|  0|  40|          33|           1|
    |ret_V_5_fu_312_p2               |     +    |      0|  0|  40|          33|           2|
    |ret_V_fu_279_p2                 |     +    |      0|  0|  40|          33|           1|
    |tmp_s_fu_307_p2                 |     +    |      0|  0|  40|          33|           2|
    |ap_block_state11                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                 |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_483_p2               |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_790_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp26_fu_702_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp27_fu_720_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp28_fu_708_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp29_fu_714_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp30_fu_766_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp31_fu_784_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp32_fu_772_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp33_fu_778_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_371_p2      |   icmp   |      0|  0|  50|          65|          65|
    |icmp2_fu_422_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |icmp3_fu_557_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_345_p2                  |   icmp   |      0|  0|  18|          31|           1|
    |slt1_fu_644_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt2_fu_655_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt3_fu_666_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt4_fu_677_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt5_fu_682_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt6_fu_687_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt7_fu_692_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt8_fu_697_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |slt_fu_633_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_24_fu_330_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_25_mid1_fu_407_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_26_fu_351_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_27_fu_357_p2                |   icmp   |      0|  0|  21|          33|          33|
    |tmp_27_mid1_fu_428_p2           |   icmp   |      0|  0|  18|          32|           1|
    |tmp_28_fu_366_p2                |   icmp   |      0|  0|  21|          33|          33|
    |tmp_28_mid1_fu_434_p2           |   icmp   |      0|  0|  21|          33|          33|
    |tmp_29_fu_478_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_34_fu_563_p2                |   icmp   |      0|  0|  21|          33|          33|
    |tmp_36_fu_587_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_47_fu_820_p2                |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_577_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond5_fu_825_p2              |    or    |      0|  0|   2|           1|           1|
    |sel_tmp6_demorgan_fu_621_p2     |    or    |      0|  0|   2|           1|           1|
    |tmp24_fu_567_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp25_fu_572_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp34_fu_795_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_55_demorgan_fu_800_p2       |    or    |      0|  0|   2|           1|           1|
    |col_assign_mid2_fu_447_p3       |  select  |      0|  0|  32|           1|          32|
    |dst_data_stream_V_din           |  select  |      0|  0|   2|           1|           2|
    |t_V_mid2_fu_439_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_25_mid2_fu_454_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_26_mid2_fu_459_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_27_mid2_fu_464_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_28_mid2_fu_469_p3           |  select  |      0|  0|   2|           1|           1|
    |win_val_0_0_0_win_va_fu_541_p3  |  select  |      0|  0|  16|           1|          16|
    |win_val_1_0_0_win_va_fu_534_p3  |  select  |      0|  0|  16|           1|          16|
    |win_val_2_0_0_win_va_fu_527_p3  |  select  |      0|  0|  16|           1|          16|
    |rev1_fu_649_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_660_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_671_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_741_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_746_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_751_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_756_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev8_fu_761_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_638_p2                   |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_627_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_45_fu_805_p2                |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 970|        1104|         788|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_232   |   9|          2|   65|        130|
    |linebuff_val_0_address0  |  15|          3|   11|         33|
    |linebuff_val_1_address0  |  15|          3|   11|         33|
    |src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_254            |   9|          2|   32|         64|
    |t_V_reg_243              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 137|         30|  155|        342|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  11|   0|   11|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |col_assign_mid2_reg_1043       |  32|   0|   32|          0|
    |element_gd_1_fu_152            |  16|   0|   16|          0|
    |icmp2_reg_1023                 |   1|   0|    1|          0|
    |icmp_reg_986                   |   1|   0|    1|          0|
    |indvar_flatten_next_reg_1013   |  65|   0|   65|          0|
    |indvar_flatten_reg_232         |  65|   0|   65|          0|
    |linebuff_val_1_addr_reg_1082   |  11|   0|   11|          0|
    |or_cond4_reg_1097              |   1|   0|    1|          0|
    |or_cond_reg_1078               |   1|   0|    1|          0|
    |slt4_reg_1107                  |   1|   0|    1|          0|
    |slt5_reg_1112                  |   1|   0|    1|          0|
    |slt6_reg_1117                  |   1|   0|    1|          0|
    |slt7_reg_1122                  |   1|   0|    1|          0|
    |slt8_reg_1127                  |   1|   0|    1|          0|
    |t_V_2_reg_254                  |  32|   0|   32|          0|
    |t_V_mid2_reg_1038              |  32|   0|   32|          0|
    |t_V_reg_243                    |  32|   0|   32|          0|
    |tmp0_1_fu_148                  |  16|   0|   16|          0|
    |tmp0_reg_1092                  |  16|   0|   16|          0|
    |tmp1_1_fu_144                  |  16|   0|   16|          0|
    |tmp27_reg_1132                 |   1|   0|    1|          0|
    |tmp_24_reg_981                 |   1|   0|    1|          0|
    |tmp_25_mid1_reg_1018           |   1|   0|    1|          0|
    |tmp_26_mid2_reg_1051           |   1|   0|    1|          0|
    |tmp_26_reg_991                 |   1|   0|    1|          0|
    |tmp_27_mid1_reg_1028           |   1|   0|    1|          0|
    |tmp_27_mid2_reg_1056           |   1|   0|    1|          0|
    |tmp_27_reg_996                 |   1|   0|    1|          0|
    |tmp_28_mid1_reg_1033           |   1|   0|    1|          0|
    |tmp_28_mid2_reg_1061           |   1|   0|    1|          0|
    |tmp_28_reg_1001                |   1|   0|    1|          0|
    |tmp_29_reg_1071                |   1|   0|    1|          0|
    |tmp_30_cast_mid2_cas_reg_1066  |  32|   0|   33|          1|
    |tmp_36_reg_1102                |   1|   0|    1|          0|
    |win_val_0_1_2_fu_124           |  16|   0|   16|          0|
    |win_val_0_1_2_load_reg_966     |  16|   0|   16|          0|
    |win_val_0_1_fu_120             |  16|   0|   16|          0|
    |win_val_1_1_2_fu_132           |  16|   0|   16|          0|
    |win_val_1_1_2_load_reg_971     |  16|   0|   16|          0|
    |win_val_1_1_fu_128             |  16|   0|   16|          0|
    |win_val_2_1_2_fu_140           |  16|   0|   16|          0|
    |win_val_2_1_2_load_reg_976     |  16|   0|   16|          0|
    |win_val_2_1_fu_136             |  16|   0|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 543|   0|  544|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     hysteresis    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     hysteresis    | return value |
|src_rows_V                 |  in |   32|  ap_stable |     src_rows_V    |    scalar    |
|src_cols_V                 |  in |   32|  ap_stable |     src_cols_V    |    scalar    |
|src_data_stream_V_dout     |  in |   16|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|threshold_low              |  in |   32|  ap_stable |   threshold_low   |    scalar    |
|threshold_high             |  in |   32|  ap_stable |   threshold_high  |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

