// Seed: 4246599148
module module_0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  always @(*) id_2 = id_0;
  module_0 modCall_1 ();
  logic id_4 = id_1;
  always id_2 <= id_4;
  wire id_5;
  bit  id_6;
  wire id_7;
  bit  id_8;
  assign id_7 = -1;
  always id_6 <= id_8;
endmodule
