%\section{Mô phỏng thuật toán giải mã Viterbi bằng System Verilog}
\section{MÔ PHỎNG THUẬT TOÁN GIẢI MÃ VITERBI BẰNG SYSTEM VERILOG}

\subsection{Branch Metric Unit (BMU)}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/HD_unit.png}
	\caption{Bộ tính toán khoảng cách Hamming.}
\end{figure}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/BM_unit.png}
	\caption{Bộ BMU.}
\end{figure}

<<<<<<< HEAD
%\begin{lstlisting}[style=StyleResult, language=Result]
%	Time: 0 | i_rst_n = 0 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 5000 | i_rst_n = 0 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 5000 | i_rst_n = 0 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 5000 | i_rst_n = 0 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 10000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 10000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 15000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 15000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0
%	Time: 15000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 20000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 20000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 25000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 25000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 25000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 30000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 30000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 35000 | i_rst_n = 1 | i_data: 00 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 35000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1
%	Time: 35000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 40000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 40000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 45000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 45000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 45000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 50000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 50000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 55000 | i_rst_n = 1 | i_data: 01 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 55000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1
%	Time: 55000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 60000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 60000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 65000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 65000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 65000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 70000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 70000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 75000 | i_rst_n = 1 | i_data: 10 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 75000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1
%	Time: 75000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 80000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 80000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 85000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 85000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 85000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 90000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 90000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 95000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 95000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 95000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	- tb_bmu.sv:53: Verilog $finish
%	Time: 100000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1
%	Time: 100000 | i_rst_n = 1 | i_data: 11 | o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 	
%\end{lstlisting}

\begin{lstlisting}[style=StyleResult, language=Result, caption={The Result of testing BMU}]
	Test case 1: 0x00
	| Time =                10000 	|
	| w_idata = 00 	|
	| w_BM_0 = 00 	| w_BM_1 = 01 	| w_BM_2 = 01 	| w_BM_3 = 10 	|
	-> PASS
	--------------------------------------------------
	Test case 2: 0x01
	| Time =                20000 	|
	| w_idata = 01 	|
	| w_BM_0 = 01 	| w_BM_1 = 00 	| w_BM_2 = 10 	| w_BM_3 = 01 	|
	-> PASS
	--------------------------------------------------
	Test case 3: 0x10
	| Time =                30000 	|
	| w_idata = 10 	|
	| w_BM_0 = 01 	| w_BM_1 = 10 	| w_BM_2 = 00 	| w_BM_3 = 01 	|
	-> PASS
	--------------------------------------------------
	Test case 4: 0x11
	| Time =                40000 	|
	| w_idata = 11 	|
	| w_BM_0 = 10 	| w_BM_1 = 01 	| w_BM_2 = 01 	| w_BM_3 = 00 	|
	-> PASS
	--------------------------------------------------
=======
\begin{lstlisting}[style=StyleResult, language=Result]
	Time: 0 | i_rst_n = 0 | i_data: 00 |
	| o_BM_0: 00 | o_BM_1: 00 | o_BM_2: 00 | o_BM_3: 00 | o_valid: 0 |
	-> PASS
	Time: 35000 | i_rst_n = 1 | i_data: 00 |
	| o_BM_0: 00 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 10 | o_valid: 1 |
	-> PASS
	Time: 55000 | i_rst_n = 1 | i_data: 01 |
	| o_BM_0: 01 | o_BM_1: 00 | o_BM_2: 10 | o_BM_3: 01 | o_valid: 1 |
	-> PASS
	Time: 75000 | i_rst_n = 1 | i_data: 10 |
	| o_BM_0: 01 | o_BM_1: 10 | o_BM_2: 00 | o_BM_3: 01 | o_valid: 1 |
	-> PASS
	Time: 95000 | i_rst_n = 1 | i_data: 11 |
	| o_BM_0: 10 | o_BM_1: 01 | o_BM_2: 01 | o_BM_3: 00 | o_valid: 1 |
	-> PASS
	=========================================
	Testbench completed successfully
	=========================================
	- tb_bmu.sv:53: Verilog $finish
>>>>>>> 13f36cb12182c50c9c2c7ecc66383fd9ef074d8f
\end{lstlisting}

\subsection{Add Compare Select Unit (ACSU)}

\begin{figure}[H]
	\centering
	\includegraphics[width=.6\linewidth]{sections/pic/mophongbangSystemVerilog/ACSU_proc_state.png}
	\caption{Cách chuyển trạng thái trong bộ giải mã Viterbi ($3, 1, 2$).}
\end{figure}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/ACS.png}
	\caption{Bộ Add Compare Select.}
\end{figure}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/ACSU.png}
	\caption{Bộ ACSU hoàn chỉnh.}
\end{figure}

\begin{lstlisting}[style=StyleResult, language=Result]
	Starting Add_unit testbench...
	============================
	Time: 0 | i_rst_n = 0 | 
	| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 00 | i_BM_3: 00 |
	| i_iPM_0: 00 | i_iPM_1: 00 | i_iPM_2: 00 | i_iPM_3: 00 |
	| o_oPM_0: 00 | o_oPM_1: 00 | o_oPM_2: 00 | o_oPM_3: 00 |
	-> PASS
	Time: 10000 | i_rst_n = 1 | 
	| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 00 | i_BM_3: 00 |
	| i_iPM_0: 00 | i_iPM_1: 11 | i_iPM_2: 11 | i_iPM_3: 11 |
	| o_oPM_0: 00 | o_oPM_1: 00 | o_oPM_2: 00 | o_oPM_3: 00 |
	-> PASS
	Time: 25000 | i_rst_n = 1 | 
	| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 10 | i_BM_3: 00 |
	| i_iPM_0: 00 | i_iPM_1: 00 | i_iPM_2: 00 | i_iPM_3: 00 |
	| o_oPM_0: 00 | o_oPM_1: 00 | o_oPM_2: 00 | o_oPM_3: 00 |
	-> PASS
	Time: 35000 | i_rst_n = 1 | 
	| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 10 | i_BM_3: 00 |
	| i_iPM_0: 00 | i_iPM_1: 00 | i_iPM_2: 00 | i_iPM_3: 00 |
	| o_oPM_0: 00 | o_oPM_1: 00 | o_oPM_2: 00 | o_oPM_3: 00 |
	-> PASS
	Time: 45000 | i_rst_n = 1 | 
	| i_BM_0: 11 | i_BM_1: 11 | i_BM_2: 01 | i_BM_3: 01 |
	| i_iPM_0: 00 | i_iPM_1: 00 | i_iPM_2: 00 | i_iPM_3: 00 |
	| o_oPM_0: 00 | o_oPM_1: 00 | o_oPM_2: 00 | o_oPM_3: 00 |
	-> PASS
	Time: 55000 | i_rst_n = 1 | 
	| i_BM_0: 01 | i_BM_1: 10 | i_BM_2: 10 | i_BM_3: 01 |
	| i_iPM_0: 00 | i_iPM_1: 00 | i_iPM_2: 00 | i_iPM_3: 00 |
	| o_oPM_0: 01 | o_oPM_1: 01 | o_oPM_2: 01 | o_oPM_3: 01 |
	-> PASS
	Time: 65000 | i_rst_n = 1 | 
	| i_BM_0: 10 | i_BM_1: 10 | i_BM_2: 01 | i_BM_3: 00 |
	| i_iPM_0: 01 | i_iPM_1: 01 | i_iPM_2: 01 | i_iPM_3: 01 |
	| o_oPM_0: 01 | o_oPM_1: 10 | o_oPM_2: 01 | o_oPM_3: 10 |
	-> PASS
	=========================================
	Testbench completed successfully
	=========================================
	- tb_acsu.sv:80: Verilog $finish
\end{lstlisting}

\subsection{Survivor Path Memory Unit (SPMU)}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/FSM.png}
	\caption{Máy trạng thái viết ở dạng Moore.}
\end{figure}

\begin{figure}[H]
	\centering
	\includegraphics[width=.8\linewidth]{sections/pic/mophongbangSystemVerilog/SPMU.png}
	\caption{Bộ SPMU.}
\end{figure}

<<<<<<< HEAD
%\begin{lstlisting}[style=StyleResult, language=Result]
%	Time =                 5000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 0 	|
%	PM_0 = 0 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 0 	| 
%	=========================================
%	case 1: S0 -> S0
%	Time = 15000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
%	PM_0 = 0 	| PM_1 = 1 	| PM_2 = 2 	| PM_3 = 3 	| 
%	=========================================
%	case 2: S0 -> S2
%	Time = 25000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
%	PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	| 
%	=========================================
%	case 3: S2 -> S1
%	Time = 35000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
%	PM_0 = 2 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 1 	| 
%	=========================================
%	case 4: S1 -> S2
%	Time = 45000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
%	PM_0 = 3 	| PM_1 = 0 	| PM_2 = 1 	| PM_3 = 2 	| 
%	=========================================
%	case 5: S2 -> S3
%	Time = 55000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
%	PM_0 = 1 	| PM_1 = 2 	| PM_2 = 3 	| PM_3 = 0 	| 
%	=========================================
%	case 6: S3 -> S3
%	Time = 65000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
%	PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	| 
%	=========================================
%	Testbench completed successfully
%	==================================
%	- tb_spmu.sv:113: Verilog $finish
%\end{lstlisting}
\begin{lstlisting}[style=StyleResult, language=Result, caption={The result of testing SPMU}]
	Time =                 5000 	| i_rst_n = 1 	| i_valid = 0 	| o_decision = 0 	|
	PM_0 = 00 	| PM_1 = 00 	| PM_2 = 00 	| PM_3 = 00 	|
	=========================================
	case 1: S0 -> S0
	Time =                16000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
	PM_0 = 00 	| PM_1 = 01 	| PM_2 = 10 	| PM_3 = 11 	|
	-> PASS
	=========================================
	case 2: S0 -> S2
	Time =                26000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
	PM_0 = 11 	| PM_1 = 10 	| PM_2 = 01 	| PM_3 = 00 	|
	-> PASS
	=========================================
	case 3: S2 -> S1
	Time =                36000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
	PM_0 = 10 	| PM_1 = 00 	| PM_2 = 00 	| PM_3 = 01 	|
	-> PASS
	=========================================
	case 4: S1 -> S2
	Time =                46000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
	PM_0 = 11 	| PM_1 = 00 	| PM_2 = 01 	| PM_3 = 10 	|
=======
\begin{lstlisting}[style=StyleResult, language=Result]
	Time = 5000 	| i_rst_n = 0 	| o_decision = 0 	| o_valid = 0 	|
	| PM_0 = 0 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 0 	| 
	-> PASS
	=========================================
	case 1: S0 -> S0
	Time = 15000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
	| PM_0 = 0 	| PM_1 = 1 	| PM_2 = 2 	| PM_3 = 3 	| 
	-> PASS
	=========================================
	case 2: S0 -> S2
	Time = 25000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
	| PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	|
	-> PASS 
	=========================================
	case 3: S2 -> S1
	Time = 35000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
	| PM_0 = 2 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 1 	| 
	-> PASS
	=========================================
	case 4: S1 -> S2
	Time = 45000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
	| PM_0 = 3 	| PM_1 = 0 	| PM_2 = 1 	| PM_3 = 2 	| 
>>>>>>> 13f36cb12182c50c9c2c7ecc66383fd9ef074d8f
	-> PASS
	=========================================
	case 5: S2 -> S3
	Time =                56000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
	PM_0 = 01 	| PM_1 = 10 	| PM_2 = 11 	| PM_3 = 00 	|
	-> PASS
	=========================================
	case 6: S3 -> S3
<<<<<<< HEAD
	Time =                66000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 1 	|
	PM_0 = 11 	| PM_1 = 10 	| PM_2 = 01 	| PM_3 = 00 	|
	-> PASS
	=========================================
	case 7: S3 -> S1
	Time =                76000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
	PM_0 = 11 	| PM_1 = 00 	| PM_2 = 01 	| PM_3 = 10 	|
	-> PASS
	=========================================
	case 8: S1 -> S0
	Time =                86000 	| i_rst_n = 1 	| i_valid = 1 	| o_decision = 0 	|
	PM_0 = 00 	| PM_1 = 01 	| PM_2 = 01 	| PM_3 = 10 	|
=======
	Time = 65000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
	| PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	| 
>>>>>>> 13f36cb12182c50c9c2c7ecc66383fd9ef074d8f
	-> PASS
	=========================================
	Testbench completed successfully
	=========================================
<<<<<<< HEAD
	- tb_spmu.sv:168: Verilog $finish
\end{lstlisting}
=======
	- tb_spmu.sv:113: Verilog $finish
\end{lstlisting}

\subsection{Viterbi Decoder Block}

\begin{figure}[H]
	\centering
	\includegraphics[width=.7\linewidth]{sections/pic/mophongbangSystemVerilog/viterbi_decoder.png}
	\caption{Bộ Viterbi Decoder.}
\end{figure}

\begin{lstlisting}[style=StyleResult]
	Time= 115000 | i_rst_n=1 | i_start=1 | i_data=1101010001010011 |
	| o_data=11011010 | o_valid=1| 
	-> PASS - BER_in=1.000000, BER_out=0.000000
	Time= 225000 | i_rst_n=1 | i_start=1 | i_data=1110001000100011 |
	| o_data=10101010 | o_valid=1 |
	-> PASS - BER_in=1.000000, BER_out=0.000000
	Time= 335000 | i_rst_n=1 | i_start=1 | i_data=0000000000000111 | 
	| o_data=00000001 | o_valid=1 | 
	-> PASS - BER_in=1.000000, BER_out=0.000000
	Time= 445000 | i_rst_n=1 | i_start=1 | i_data=0000110101111101 |
	| o_data=00110011 | o_valid=1 |
	-> PASS - BER_in=0.000000, BER_out=0.000000
	=========================================
	Testbench completed successfully
	=========================================
	- tb_viterbi.sv:105: Verilog $finish
	
\end{lstlisting}
>>>>>>> 13f36cb12182c50c9c2c7ecc66383fd9ef074d8f
