/home/usr3/project/CPU_5stage_pipeline/tb/testbench.sv
/home/usr3/project/CPU_5stage_pipeline/tb/pkg_1.sv
/home/usr3/project/CPU_5stage_pipeline/tb/DMEM.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/decoder.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/CPU_EDABK_TOP.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/register_file.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/ALU.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/IF_stage.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/ID_stage.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/EX_stage.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/MEM_stage.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/WB_stage.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/control_hazard.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/defi.vh
/home/usr3/project/CPU_5stage_pipeline/rtl/pkg.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/csr_register.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/controller.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/SLEEP_UNIT.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/COMPRESSED_DECODER.sv
/home/usr3/project/CPU_5stage_pipeline/rtl/csr.sv
/home/usr3/project/CPU_5stage_pipeline/tb/test_case.sv
