{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592250457231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592250457245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 19:47:36 2020 " "Processing started: Mon Jun 15 19:47:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592250457245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592250457245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste_timer00_99 -c teste_timer00_99 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste_timer00_99 -c teste_timer00_99" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592250457246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_7_1200mv_85c_slow.vho /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_7_1200mv_85c_slow.vho in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_7_1200mv_0c_slow.vho /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_7_1200mv_0c_slow.vho in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_min_1200mv_0c_fast.vho /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_min_1200mv_0c_fast.vho in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99.vho /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99.vho in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_7_1200mv_85c_vhd_slow.sdo /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_7_1200mv_85c_vhd_slow.sdo in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_7_1200mv_0c_vhd_slow.sdo /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_7_1200mv_0c_vhd_slow.sdo in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_min_1200mv_0c_vhd_fast.sdo /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_min_1200mv_0c_vhd_fast.sdo in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_timer00_99_vhd.sdo /home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/ simulation " "Generated file teste_timer00_99_vhd.sdo in folder \"/home/francin.b/DLP I (20-1)/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592250458930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592250459205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 19:47:39 2020 " "Processing ended: Mon Jun 15 19:47:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592250459205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592250459205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592250459205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592250459205 ""}
