// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dft,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.955200,HLS_SYN_LAT=138498,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=109,HLS_SYN_FF=4300,HLS_SYN_LUT=9888,HLS_VERSION=2020_1}" *)

module dft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sample_real_V_address0,
        sample_real_V_ce0,
        sample_real_V_we0,
        sample_real_V_d0,
        sample_real_V_q0,
        sample_imag_V_address0,
        sample_imag_V_ce0,
        sample_imag_V_we0,
        sample_imag_V_d0,
        sample_imag_V_q0
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage0 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage1 = 18'd16384;
parameter    ap_ST_fsm_state30 = 18'd32768;
parameter    ap_ST_fsm_state31 = 18'd65536;
parameter    ap_ST_fsm_state32 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] sample_real_V_address0;
output   sample_real_V_ce0;
output   sample_real_V_we0;
output  [15:0] sample_real_V_d0;
input  [15:0] sample_real_V_q0;
output  [7:0] sample_imag_V_address0;
output   sample_imag_V_ce0;
output   sample_imag_V_we0;
output  [15:0] sample_imag_V_d0;
input  [15:0] sample_imag_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] sample_real_V_address0;
reg sample_real_V_ce0;
reg sample_real_V_we0;
reg[7:0] sample_imag_V_address0;
reg sample_imag_V_ce0;
reg sample_imag_V_we0;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] tmp_V_2_reg_270;
reg   [8:0] tmp_V_2_reg_270_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state14_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_state18_pp0_stage0_iter2;
wire    ap_block_state20_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state24_pp0_stage0_iter5;
wire    ap_block_state26_pp0_stage0_iter6;
wire    ap_block_state28_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] tmp_V_2_reg_270_pp0_iter2_reg;
reg   [8:0] tmp_V_2_reg_270_pp0_iter3_reg;
reg   [8:0] tmp_V_2_reg_270_pp0_iter4_reg;
reg   [8:0] tmp_V_2_reg_270_pp0_iter5_reg;
reg   [23:0] phi_mul_reg_282;
wire   [63:0] grp_sin_or_cos_double_s_fu_304_ap_return;
reg   [63:0] reg_332;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln27_reg_1705;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter5_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state15_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_state19_pp0_stage1_iter2;
wire    ap_block_state21_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state25_pp0_stage1_iter5;
wire    ap_block_state27_pp0_stage1_iter6;
wire    ap_block_state29_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter6_reg;
wire   [8:0] i_2_fu_342_p2;
reg   [8:0] i_2_reg_1670;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln18_fu_336_p2;
wire   [63:0] grp_fu_329_p1;
reg   [63:0] tmp_reg_1680;
wire    ap_CS_fsm_state6;
wire   [63:0] grp_fu_324_p2;
reg   [63:0] v_assign_reg_1685;
wire    ap_CS_fsm_state12;
reg   [7:0] temp_real_V_addr_reg_1690;
wire    ap_CS_fsm_state13;
reg   [7:0] temp_imag_V_addr_reg_1695;
wire  signed [23:0] sext_ln1118_fu_648_p1;
reg  signed [23:0] sext_ln1118_reg_1700;
wire   [0:0] icmp_ln27_fu_652_p2;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter1_reg;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter2_reg;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter3_reg;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter4_reg;
reg   [0:0] icmp_ln27_reg_1705_pp0_iter7_reg;
wire   [8:0] j_fu_658_p2;
reg   [8:0] j_reg_1709;
reg    ap_enable_reg_pp0_iter0;
wire   [23:0] add_ln1118_fu_664_p2;
reg   [23:0] add_ln1118_reg_1714;
wire   [0:0] icmp_ln885_fu_669_p2;
reg   [0:0] icmp_ln885_reg_1719;
wire   [0:0] p_Result_37_fu_675_p3;
reg   [0:0] p_Result_37_reg_1724;
wire  signed [47:0] sext_ln888_fu_697_p1;
reg  signed [47:0] sext_ln888_reg_1729;
wire   [31:0] sub_ln894_fu_731_p2;
reg   [31:0] sub_ln894_reg_1736;
wire   [0:0] icmp_ln897_1_fu_763_p2;
reg   [0:0] icmp_ln897_1_reg_1743;
wire   [10:0] trunc_ln893_fu_769_p1;
reg   [10:0] trunc_ln893_reg_1748;
wire   [63:0] select_ln885_fu_964_p3;
reg   [63:0] select_ln885_reg_1753;
wire   [15:0] c_V_fu_1259_p3;
reg   [15:0] c_V_reg_1768;
reg  signed [15:0] sample_real_V_load_reg_1773;
reg  signed [15:0] sample_imag_V_load_reg_1778;
wire   [15:0] s_V_fu_1555_p3;
reg   [15:0] s_V_reg_1783;
wire  signed [27:0] sext_ln1118_2_fu_1566_p1;
reg  signed [27:0] sext_ln1118_2_reg_1788;
wire  signed [27:0] sext_ln1118_4_fu_1569_p1;
reg  signed [27:0] sext_ln1118_4_reg_1793;
wire  signed [27:0] mul_ln1192_fu_1641_p2;
reg  signed [27:0] mul_ln1192_reg_1798;
wire  signed [27:0] mul_ln1192_3_fu_1647_p2;
reg  signed [27:0] mul_ln1192_3_reg_1803;
wire   [8:0] i_fu_1629_p2;
reg   [8:0] i_reg_1811;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln41_fu_1635_p1;
reg   [63:0] zext_ln41_reg_1816;
wire   [0:0] icmp_ln40_fu_1623_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state14;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg   [7:0] temp_real_V_address0;
reg    temp_real_V_ce0;
reg    temp_real_V_we0;
reg   [15:0] temp_real_V_d0;
wire   [15:0] temp_real_V_q0;
reg   [7:0] temp_imag_V_address0;
reg    temp_imag_V_ce0;
reg    temp_imag_V_we0;
reg   [15:0] temp_imag_V_d0;
wire   [15:0] temp_imag_V_q0;
wire    grp_sin_or_cos_double_s_fu_304_ap_start;
wire    grp_sin_or_cos_double_s_fu_304_ap_done;
wire    grp_sin_or_cos_double_s_fu_304_ap_idle;
wire    grp_sin_or_cos_double_s_fu_304_ap_ready;
reg    grp_sin_or_cos_double_s_fu_304_do_cos;
reg   [8:0] i_0_reg_258;
wire    ap_CS_fsm_state30;
reg   [8:0] ap_phi_mux_tmp_V_2_phi_fu_274_p4;
wire    ap_block_pp0_stage0;
reg   [23:0] ap_phi_mux_phi_mul_phi_fu_286_p4;
reg   [8:0] i_1_reg_293;
wire    ap_CS_fsm_state32;
reg    grp_sin_or_cos_double_s_fu_304_ap_start_reg;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln19_fu_353_p1;
wire   [63:0] zext_ln34_fu_971_p1;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_329_p0;
wire   [63:0] ireg_V_fu_359_p1;
wire   [10:0] exp_tmp_V_fu_374_p4;
wire   [51:0] trunc_ln565_fu_388_p1;
wire   [52:0] tmp_1_fu_392_p3;
wire   [53:0] p_Result_36_fu_400_p1;
wire   [0:0] p_Result_35_fu_366_p3;
wire   [53:0] man_V_1_fu_404_p2;
wire   [62:0] trunc_ln556_fu_362_p1;
wire   [11:0] zext_ln461_fu_384_p1;
wire   [11:0] F2_fu_424_p2;
wire   [0:0] icmp_ln581_fu_430_p2;
wire   [11:0] add_ln581_fu_436_p2;
wire   [11:0] sub_ln581_fu_442_p2;
wire  signed [11:0] sh_amt_fu_448_p3;
wire   [53:0] man_V_2_fu_410_p3;
wire   [7:0] tmp_13_fu_476_p4;
wire  signed [31:0] sext_ln581_fu_456_p1;
wire   [53:0] zext_ln586_fu_492_p1;
wire   [53:0] ashr_ln586_fu_496_p2;
wire   [0:0] tmp_14_fu_506_p3;
wire   [15:0] trunc_ln583_fu_466_p1;
wire   [15:0] sext_ln581cast_fu_522_p1;
wire   [0:0] icmp_ln571_fu_418_p2;
wire   [0:0] icmp_ln582_fu_460_p2;
wire   [0:0] xor_ln571_fu_532_p2;
wire   [0:0] or_ln582_fu_544_p2;
wire   [0:0] xor_ln582_fu_550_p2;
wire   [0:0] icmp_ln585_fu_470_p2;
wire   [0:0] and_ln581_fu_556_p2;
wire   [0:0] xor_ln585_fu_562_p2;
wire   [0:0] or_ln581_fu_580_p2;
wire   [0:0] icmp_ln603_fu_486_p2;
wire   [0:0] xor_ln581_fu_586_p2;
wire   [0:0] and_ln603_fu_592_p2;
wire   [15:0] shl_ln604_fu_526_p2;
wire   [15:0] trunc_ln586_fu_502_p1;
wire   [0:0] and_ln585_1_fu_574_p2;
wire   [0:0] and_ln585_fu_568_p2;
wire   [15:0] select_ln588_fu_514_p3;
wire   [0:0] and_ln582_fu_538_p2;
wire   [0:0] or_ln603_fu_606_p2;
wire   [15:0] select_ln603_fu_598_p3;
wire   [15:0] select_ln603_1_fu_612_p3;
wire   [0:0] or_ln603_1_fu_620_p2;
wire   [0:0] or_ln603_2_fu_634_p2;
wire   [15:0] select_ln603_2_fu_626_p3;
wire   [15:0] w_V_fu_640_p3;
wire   [23:0] tmp_V_fu_683_p2;
wire   [23:0] tmp_V_4_fu_689_p3;
reg   [47:0] p_Result_1_fu_701_p4;
wire   [63:0] p_Result_38_fu_711_p3;
reg   [63:0] tmp_2_fu_719_p3;
wire   [31:0] l_fu_727_p1;
wire   [5:0] trunc_ln897_fu_737_p1;
wire   [5:0] sub_ln897_fu_741_p2;
wire   [47:0] zext_ln897_fu_747_p1;
wire   [47:0] lshr_ln897_fu_751_p2;
wire   [47:0] p_Result_s_fu_757_p2;
wire   [31:0] lsb_index_fu_773_p2;
wire   [30:0] tmp_16_fu_778_p4;
wire   [0:0] icmp_ln897_fu_788_p2;
wire   [0:0] tmp_17_fu_799_p3;
wire   [0:0] p_Result_4_fu_813_p3;
wire   [0:0] xor_ln899_fu_807_p2;
wire   [0:0] and_ln899_fu_820_p2;
wire   [0:0] a_fu_794_p2;
wire   [0:0] or_ln899_fu_826_p2;
wire   [31:0] add_ln908_fu_849_p2;
wire   [47:0] zext_ln908_fu_854_p1;
wire   [47:0] lshr_ln908_fu_858_p2;
wire   [31:0] sub_ln908_fu_867_p2;
wire   [63:0] m_fu_840_p1;
wire   [63:0] zext_ln908_1_fu_872_p1;
wire   [0:0] icmp_ln908_fu_843_p2;
wire   [63:0] zext_ln908_2_fu_863_p1;
wire   [63:0] shl_ln908_fu_876_p2;
wire   [31:0] or_ln_fu_832_p3;
wire   [63:0] zext_ln911_fu_890_p1;
wire   [63:0] m_1_fu_882_p3;
wire   [63:0] m_2_fu_894_p2;
wire   [62:0] m_5_fu_900_p4;
wire   [0:0] tmp_18_fu_914_p3;
wire   [10:0] sub_ln915_fu_930_p2;
wire   [10:0] select_ln915_fu_922_p3;
wire   [10:0] add_ln915_fu_935_p2;
wire   [63:0] m_6_fu_910_p1;
wire   [11:0] tmp_6_fu_941_p3;
wire   [63:0] p_Result_39_fu_948_p5;
wire   [63:0] bitcast_ln729_fu_960_p1;
wire   [63:0] ireg_V_1_fu_977_p1;
wire   [10:0] exp_tmp_V_1_fu_993_p4;
wire   [51:0] trunc_ln565_1_fu_1007_p1;
wire   [52:0] tmp_7_fu_1011_p3;
wire   [53:0] p_Result_41_fu_1019_p1;
wire   [0:0] p_Result_40_fu_985_p3;
wire   [53:0] man_V_4_fu_1023_p2;
wire   [62:0] trunc_ln556_1_fu_981_p1;
wire   [11:0] zext_ln461_1_fu_1003_p1;
wire   [11:0] F2_1_fu_1043_p2;
wire   [0:0] icmp_ln581_1_fu_1049_p2;
wire   [11:0] add_ln581_1_fu_1055_p2;
wire   [11:0] sub_ln581_1_fu_1061_p2;
wire  signed [11:0] sh_amt_1_fu_1067_p3;
wire   [53:0] man_V_5_fu_1029_p3;
wire   [7:0] tmp_20_fu_1095_p4;
wire  signed [31:0] sext_ln581_1_fu_1075_p1;
wire   [53:0] zext_ln586_1_fu_1111_p1;
wire   [53:0] ashr_ln586_1_fu_1115_p2;
wire   [0:0] tmp_21_fu_1125_p3;
wire   [15:0] trunc_ln583_1_fu_1085_p1;
wire   [15:0] sext_ln581_1cast_fu_1141_p1;
wire   [0:0] icmp_ln571_1_fu_1037_p2;
wire   [0:0] icmp_ln582_1_fu_1079_p2;
wire   [0:0] xor_ln571_1_fu_1151_p2;
wire   [0:0] or_ln582_1_fu_1163_p2;
wire   [0:0] xor_ln582_1_fu_1169_p2;
wire   [0:0] icmp_ln585_1_fu_1089_p2;
wire   [0:0] and_ln581_1_fu_1175_p2;
wire   [0:0] xor_ln585_1_fu_1181_p2;
wire   [0:0] or_ln581_1_fu_1199_p2;
wire   [0:0] icmp_ln603_1_fu_1105_p2;
wire   [0:0] xor_ln581_1_fu_1205_p2;
wire   [0:0] and_ln603_1_fu_1211_p2;
wire   [15:0] shl_ln604_1_fu_1145_p2;
wire   [15:0] trunc_ln586_1_fu_1121_p1;
wire   [0:0] and_ln585_3_fu_1193_p2;
wire   [0:0] and_ln585_2_fu_1187_p2;
wire   [15:0] select_ln588_1_fu_1133_p3;
wire   [0:0] and_ln582_1_fu_1157_p2;
wire   [0:0] or_ln603_3_fu_1225_p2;
wire   [15:0] select_ln603_4_fu_1217_p3;
wire   [15:0] select_ln603_5_fu_1231_p3;
wire   [0:0] or_ln603_4_fu_1239_p2;
wire   [0:0] or_ln603_5_fu_1253_p2;
wire   [15:0] select_ln603_6_fu_1245_p3;
wire   [63:0] bitcast_ln30_fu_1267_p1;
wire   [63:0] ireg_V_2_fu_1275_p2;
wire   [10:0] exp_tmp_V_2_fu_1289_p4;
wire   [51:0] trunc_ln565_2_fu_1303_p1;
wire   [52:0] tmp_3_fu_1307_p3;
wire   [53:0] p_Result_42_fu_1315_p1;
wire   [0:0] tmp_22_fu_1281_p3;
wire   [53:0] man_V_7_fu_1319_p2;
wire   [62:0] trunc_ln30_fu_1271_p1;
wire   [11:0] zext_ln461_2_fu_1299_p1;
wire   [11:0] F2_2_fu_1339_p2;
wire   [0:0] icmp_ln581_2_fu_1345_p2;
wire   [11:0] add_ln581_2_fu_1351_p2;
wire   [11:0] sub_ln581_2_fu_1357_p2;
wire  signed [11:0] sh_amt_2_fu_1363_p3;
wire   [53:0] man_V_8_fu_1325_p3;
wire   [7:0] tmp_23_fu_1391_p4;
wire  signed [31:0] sext_ln581_2_fu_1371_p1;
wire   [53:0] zext_ln586_2_fu_1407_p1;
wire   [53:0] ashr_ln586_2_fu_1411_p2;
wire   [0:0] tmp_24_fu_1421_p3;
wire   [15:0] trunc_ln583_2_fu_1381_p1;
wire   [15:0] sext_ln581_2cast_fu_1437_p1;
wire   [0:0] icmp_ln571_2_fu_1333_p2;
wire   [0:0] icmp_ln582_2_fu_1375_p2;
wire   [0:0] xor_ln571_2_fu_1447_p2;
wire   [0:0] or_ln582_2_fu_1459_p2;
wire   [0:0] xor_ln582_2_fu_1465_p2;
wire   [0:0] icmp_ln585_2_fu_1385_p2;
wire   [0:0] and_ln581_2_fu_1471_p2;
wire   [0:0] xor_ln585_2_fu_1477_p2;
wire   [0:0] or_ln581_2_fu_1495_p2;
wire   [0:0] icmp_ln603_2_fu_1401_p2;
wire   [0:0] xor_ln581_2_fu_1501_p2;
wire   [0:0] and_ln603_2_fu_1507_p2;
wire   [15:0] shl_ln604_2_fu_1441_p2;
wire   [15:0] trunc_ln586_2_fu_1417_p1;
wire   [0:0] and_ln585_5_fu_1489_p2;
wire   [0:0] and_ln585_4_fu_1483_p2;
wire   [15:0] select_ln588_2_fu_1429_p3;
wire   [0:0] and_ln582_2_fu_1453_p2;
wire   [0:0] or_ln603_6_fu_1521_p2;
wire   [15:0] select_ln603_8_fu_1513_p3;
wire   [15:0] select_ln603_9_fu_1527_p3;
wire   [0:0] or_ln603_7_fu_1535_p2;
wire   [0:0] or_ln603_8_fu_1549_p2;
wire   [15:0] select_ln603_10_fu_1541_p3;
wire  signed [27:0] grp_fu_1653_p3;
wire   [27:0] lhs_V_fu_1575_p3;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_fu_1583_p2;
wire  signed [27:0] grp_fu_1660_p3;
wire   [27:0] lhs_V_2_fu_1599_p3;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_19_fu_1607_p2;
wire  signed [15:0] mul_ln1192_fu_1641_p1;
wire  signed [27:0] sext_ln1118_1_fu_1563_p1;
wire  signed [15:0] mul_ln1192_3_fu_1647_p1;
wire  signed [15:0] grp_fu_1653_p0;
wire  signed [15:0] grp_fu_1653_p1;
wire  signed [27:0] sext_ln1118_3_fu_1572_p1;
wire  signed [15:0] grp_fu_1660_p0;
wire  signed [15:0] grp_fu_1660_p1;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1409;
reg    ap_condition_1413;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 grp_sin_or_cos_double_s_fu_304_ap_start_reg = 1'b0;
end

dft_temp_real_V #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
temp_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_real_V_address0),
    .ce0(temp_real_V_ce0),
    .we0(temp_real_V_we0),
    .d0(temp_real_V_d0),
    .q0(temp_real_V_q0)
);

dft_temp_real_V #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
temp_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_imag_V_address0),
    .ce0(temp_imag_V_ce0),
    .we0(temp_imag_V_we0),
    .d0(temp_imag_V_d0),
    .q0(temp_imag_V_q0)
);

sin_or_cos_double_s grp_sin_or_cos_double_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_double_s_fu_304_ap_start),
    .ap_done(grp_sin_or_cos_double_s_fu_304_ap_done),
    .ap_idle(grp_sin_or_cos_double_s_fu_304_ap_idle),
    .ap_ready(grp_sin_or_cos_double_s_fu_304_ap_ready),
    .ap_ce(1'b1),
    .t_in(select_ln885_reg_1753),
    .do_cos(grp_sin_or_cos_double_s_fu_304_do_cos),
    .ap_return(grp_sin_or_cos_double_s_fu_304_ap_return)
);

dft_dmul_64ns_64nibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dft_dmul_64ns_64nibs_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_1680),
    .din1(64'd4582731459160450590),
    .ce(1'b1),
    .dout(grp_fu_324_p2)
);

dft_sitodp_32ns_6jbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
dft_sitodp_32ns_6jbC_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .ce(1'b1),
    .dout(grp_fu_329_p1)
);

dft_mul_mul_16s_1kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
dft_mul_mul_16s_1kbM_U19(
    .din0(sample_real_V_load_reg_1773),
    .din1(mul_ln1192_fu_1641_p1),
    .dout(mul_ln1192_fu_1641_p2)
);

dft_mul_mul_16s_1kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
dft_mul_mul_16s_1kbM_U20(
    .din0(sample_imag_V_load_reg_1778),
    .din1(mul_ln1192_3_fu_1647_p1),
    .dout(mul_ln1192_3_fu_1647_p2)
);

dft_mac_mulsub_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
dft_mac_mulsub_16lbW_U21(
    .din0(grp_fu_1653_p0),
    .din1(grp_fu_1653_p1),
    .din2(mul_ln1192_reg_1798),
    .dout(grp_fu_1653_p3)
);

dft_mac_muladd_16mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
dft_mac_muladd_16mb6_U22(
    .din0(grp_fu_1660_p0),
    .din1(grp_fu_1660_p1),
    .din2(mul_ln1192_3_reg_1803),
    .dout(grp_fu_1660_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state14))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln27_reg_1705 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
            grp_sin_or_cos_double_s_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_304_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_258 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        i_0_reg_258 <= i_2_reg_1670;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_336_p2 == 1'd1))) begin
        i_1_reg_293 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        i_1_reg_293 <= i_reg_1811;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        phi_mul_reg_282 <= add_ln1118_reg_1714;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        phi_mul_reg_282 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_V_2_reg_270 <= j_reg_1709;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_V_2_reg_270 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_652_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln1118_reg_1714 <= add_ln1118_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        c_V_reg_1768 <= c_V_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_2_reg_1670 <= i_2_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i_reg_1811 <= i_fu_1629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln27_reg_1705 <= icmp_ln27_fu_652_p2;
        icmp_ln27_reg_1705_pp0_iter1_reg <= icmp_ln27_reg_1705;
        icmp_ln27_reg_1705_pp0_iter2_reg <= icmp_ln27_reg_1705_pp0_iter1_reg;
        icmp_ln27_reg_1705_pp0_iter3_reg <= icmp_ln27_reg_1705_pp0_iter2_reg;
        icmp_ln27_reg_1705_pp0_iter4_reg <= icmp_ln27_reg_1705_pp0_iter3_reg;
        icmp_ln27_reg_1705_pp0_iter5_reg <= icmp_ln27_reg_1705_pp0_iter4_reg;
        icmp_ln27_reg_1705_pp0_iter6_reg <= icmp_ln27_reg_1705_pp0_iter5_reg;
        icmp_ln27_reg_1705_pp0_iter7_reg <= icmp_ln27_reg_1705_pp0_iter6_reg;
        tmp_V_2_reg_270_pp0_iter1_reg <= tmp_V_2_reg_270;
        tmp_V_2_reg_270_pp0_iter2_reg <= tmp_V_2_reg_270_pp0_iter1_reg;
        tmp_V_2_reg_270_pp0_iter3_reg <= tmp_V_2_reg_270_pp0_iter2_reg;
        tmp_V_2_reg_270_pp0_iter4_reg <= tmp_V_2_reg_270_pp0_iter3_reg;
        tmp_V_2_reg_270_pp0_iter5_reg <= tmp_V_2_reg_270_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_fu_652_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln885_reg_1719 <= icmp_ln885_fu_669_p2;
        icmp_ln897_1_reg_1743 <= icmp_ln897_1_fu_763_p2;
        p_Result_37_reg_1724 <= ap_phi_mux_phi_mul_phi_fu_286_p4[32'd23];
        sext_ln888_reg_1729 <= sext_ln888_fu_697_p1;
        sub_ln894_reg_1736 <= sub_ln894_fu_731_p2;
        trunc_ln893_reg_1748 <= trunc_ln893_fu_769_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_reg_1709 <= j_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_3_reg_1803 <= mul_ln1192_3_fu_1647_p2;
        mul_ln1192_reg_1798 <= mul_ln1192_fu_1641_p2;
        s_V_reg_1783 <= s_V_fu_1555_p3;
        sext_ln1118_2_reg_1788 <= sext_ln1118_2_fu_1566_p1;
        sext_ln1118_4_reg_1793 <= sext_ln1118_4_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln27_reg_1705_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln27_reg_1705_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_332 <= grp_sin_or_cos_double_s_fu_304_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sample_imag_V_load_reg_1778 <= sample_imag_V_q0;
        sample_real_V_load_reg_1773 <= sample_real_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_1705 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln885_reg_1753 <= select_ln885_fu_964_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sext_ln1118_reg_1700 <= sext_ln1118_fu_648_p1;
        temp_imag_V_addr_reg_1695 <= zext_ln19_fu_353_p1;
        temp_real_V_addr_reg_1690 <= zext_ln19_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_reg_1680 <= grp_fu_329_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v_assign_reg_1685 <= grp_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1623_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        zext_ln41_reg_1816[8 : 0] <= zext_ln41_fu_1635_p1[8 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln27_fu_652_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_1623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_phi_mul_phi_fu_286_p4 = add_ln1118_reg_1714;
    end else begin
        ap_phi_mux_phi_mul_phi_fu_286_p4 = phi_mul_reg_282;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_tmp_V_2_phi_fu_274_p4 = j_reg_1709;
    end else begin
        ap_phi_mux_tmp_V_2_phi_fu_274_p4 = tmp_V_2_reg_270;
    end
end

always @ (*) begin
    if (((icmp_ln40_fu_1623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1413)) begin
            grp_sin_or_cos_double_s_fu_304_do_cos = 1'd0;
        end else if ((1'b1 == ap_condition_1409)) begin
            grp_sin_or_cos_double_s_fu_304_do_cos = 1'd1;
        end else begin
            grp_sin_or_cos_double_s_fu_304_do_cos = 'bx;
        end
    end else begin
        grp_sin_or_cos_double_s_fu_304_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        sample_imag_V_address0 = zext_ln41_reg_1816;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sample_imag_V_address0 = zext_ln34_fu_971_p1;
    end else begin
        sample_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sample_imag_V_ce0 = 1'b1;
    end else begin
        sample_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        sample_imag_V_we0 = 1'b1;
    end else begin
        sample_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        sample_real_V_address0 = zext_ln41_reg_1816;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sample_real_V_address0 = zext_ln34_fu_971_p1;
    end else begin
        sample_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sample_real_V_ce0 = 1'b1;
    end else begin
        sample_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        sample_real_V_we0 = 1'b1;
    end else begin
        sample_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        temp_imag_V_address0 = zext_ln41_fu_1635_p1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        temp_imag_V_address0 = temp_imag_V_addr_reg_1695;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_imag_V_address0 = zext_ln19_fu_353_p1;
    end else begin
        temp_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        temp_imag_V_ce0 = 1'b1;
    end else begin
        temp_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        temp_imag_V_d0 = {{ret_V_19_fu_1607_p2[27:12]}};
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_imag_V_d0 = 16'd0;
    end else begin
        temp_imag_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln27_reg_1705_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        temp_imag_V_we0 = 1'b1;
    end else begin
        temp_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        temp_real_V_address0 = zext_ln41_fu_1635_p1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        temp_real_V_address0 = temp_real_V_addr_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_real_V_address0 = zext_ln19_fu_353_p1;
    end else begin
        temp_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        temp_real_V_ce0 = 1'b1;
    end else begin
        temp_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        temp_real_V_d0 = {{ret_V_fu_1583_p2[27:12]}};
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_real_V_d0 = 16'd0;
    end else begin
        temp_real_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln27_reg_1705_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        temp_real_V_we0 = 1'b1;
    end else begin
        temp_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_652_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_652_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln40_fu_1623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1043_p2 = (12'd1075 - zext_ln461_1_fu_1003_p1);

assign F2_2_fu_1339_p2 = (12'd1075 - zext_ln461_2_fu_1299_p1);

assign F2_fu_424_p2 = (12'd1075 - zext_ln461_fu_384_p1);

assign a_fu_794_p2 = (icmp_ln897_fu_788_p2 & icmp_ln897_1_reg_1743);

assign add_ln1118_fu_664_p2 = ($signed(ap_phi_mux_phi_mul_phi_fu_286_p4) + $signed(sext_ln1118_reg_1700));

assign add_ln581_1_fu_1055_p2 = ($signed(12'd4084) + $signed(F2_1_fu_1043_p2));

assign add_ln581_2_fu_1351_p2 = ($signed(12'd4084) + $signed(F2_2_fu_1339_p2));

assign add_ln581_fu_436_p2 = ($signed(12'd4084) + $signed(F2_fu_424_p2));

assign add_ln908_fu_849_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_1736));

assign add_ln915_fu_935_p2 = (sub_ln915_fu_930_p2 + select_ln915_fu_922_p3);

assign and_ln581_1_fu_1175_p2 = (xor_ln582_1_fu_1169_p2 & icmp_ln581_1_fu_1049_p2);

assign and_ln581_2_fu_1471_p2 = (xor_ln582_2_fu_1465_p2 & icmp_ln581_2_fu_1345_p2);

assign and_ln581_fu_556_p2 = (xor_ln582_fu_550_p2 & icmp_ln581_fu_430_p2);

assign and_ln582_1_fu_1157_p2 = (xor_ln571_1_fu_1151_p2 & icmp_ln582_1_fu_1079_p2);

assign and_ln582_2_fu_1453_p2 = (xor_ln571_2_fu_1447_p2 & icmp_ln582_2_fu_1375_p2);

assign and_ln582_fu_538_p2 = (xor_ln571_fu_532_p2 & icmp_ln582_fu_460_p2);

assign and_ln585_1_fu_574_p2 = (icmp_ln585_fu_470_p2 & and_ln581_fu_556_p2);

assign and_ln585_2_fu_1187_p2 = (xor_ln585_1_fu_1181_p2 & and_ln581_1_fu_1175_p2);

assign and_ln585_3_fu_1193_p2 = (icmp_ln585_1_fu_1089_p2 & and_ln581_1_fu_1175_p2);

assign and_ln585_4_fu_1483_p2 = (xor_ln585_2_fu_1477_p2 & and_ln581_2_fu_1471_p2);

assign and_ln585_5_fu_1489_p2 = (icmp_ln585_2_fu_1385_p2 & and_ln581_2_fu_1471_p2);

assign and_ln585_fu_568_p2 = (xor_ln585_fu_562_p2 & and_ln581_fu_556_p2);

assign and_ln603_1_fu_1211_p2 = (xor_ln581_1_fu_1205_p2 & icmp_ln603_1_fu_1105_p2);

assign and_ln603_2_fu_1507_p2 = (xor_ln581_2_fu_1501_p2 & icmp_ln603_2_fu_1401_p2);

assign and_ln603_fu_592_p2 = (xor_ln581_fu_586_p2 & icmp_ln603_fu_486_p2);

assign and_ln899_fu_820_p2 = (xor_ln899_fu_807_p2 & p_Result_4_fu_813_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1409 = ((icmp_ln27_reg_1705 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1413 = ((icmp_ln27_reg_1705_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ashr_ln586_1_fu_1115_p2 = $signed(man_V_5_fu_1029_p3) >>> zext_ln586_1_fu_1111_p1;

assign ashr_ln586_2_fu_1411_p2 = $signed(man_V_8_fu_1325_p3) >>> zext_ln586_2_fu_1407_p1;

assign ashr_ln586_fu_496_p2 = $signed(man_V_2_fu_410_p3) >>> zext_ln586_fu_492_p1;

assign bitcast_ln30_fu_1267_p1 = reg_332;

assign bitcast_ln729_fu_960_p1 = p_Result_39_fu_948_p5;

assign c_V_fu_1259_p3 = ((or_ln603_5_fu_1253_p2[0:0] === 1'b1) ? select_ln603_6_fu_1245_p3 : 16'd0);

assign exp_tmp_V_1_fu_993_p4 = {{ireg_V_1_fu_977_p1[62:52]}};

assign exp_tmp_V_2_fu_1289_p4 = {{ireg_V_2_fu_1275_p2[62:52]}};

assign exp_tmp_V_fu_374_p4 = {{ireg_V_fu_359_p1[62:52]}};

assign grp_fu_1653_p0 = sext_ln1118_4_reg_1793;

assign grp_fu_1653_p1 = sext_ln1118_3_fu_1572_p1;

assign grp_fu_1660_p0 = sext_ln1118_2_reg_1788;

assign grp_fu_1660_p1 = sext_ln1118_3_fu_1572_p1;

assign grp_fu_329_p0 = i_0_reg_258;

assign grp_sin_or_cos_double_s_fu_304_ap_start = grp_sin_or_cos_double_s_fu_304_ap_start_reg;

assign i_2_fu_342_p2 = (i_0_reg_258 + 9'd1);

assign i_fu_1629_p2 = (i_1_reg_293 + 9'd1);

assign icmp_ln18_fu_336_p2 = ((i_0_reg_258 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_652_p2 = ((ap_phi_mux_tmp_V_2_phi_fu_274_p4 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1623_p2 = ((i_1_reg_293 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln571_1_fu_1037_p2 = ((trunc_ln556_1_fu_981_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_1333_p2 = ((trunc_ln30_fu_1271_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_418_p2 = ((trunc_ln556_fu_362_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_1_fu_1049_p2 = (($signed(F2_1_fu_1043_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_1345_p2 = (($signed(F2_2_fu_1339_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_430_p2 = (($signed(F2_fu_424_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln582_1_fu_1079_p2 = ((F2_1_fu_1043_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_1375_p2 = ((F2_2_fu_1339_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_460_p2 = ((F2_fu_424_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln585_1_fu_1089_p2 = ((sh_amt_1_fu_1067_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_1385_p2 = ((sh_amt_2_fu_1363_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_470_p2 = ((sh_amt_fu_448_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_1_fu_1105_p2 = ((tmp_20_fu_1095_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_1401_p2 = ((tmp_23_fu_1391_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_486_p2 = ((tmp_13_fu_476_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_669_p2 = ((ap_phi_mux_phi_mul_phi_fu_286_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_1_fu_763_p2 = ((p_Result_s_fu_757_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_788_p2 = (($signed(tmp_16_fu_778_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_843_p2 = (($signed(lsb_index_fu_773_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign ireg_V_1_fu_977_p1 = reg_332;

assign ireg_V_2_fu_1275_p2 = (bitcast_ln30_fu_1267_p1 ^ 64'd9223372036854775808);

assign ireg_V_fu_359_p1 = v_assign_reg_1685;

assign j_fu_658_p2 = (ap_phi_mux_tmp_V_2_phi_fu_274_p4 + 9'd1);

assign l_fu_727_p1 = tmp_2_fu_719_p3[31:0];

assign lhs_V_2_fu_1599_p3 = {{temp_imag_V_q0}, {12'd0}};

assign lhs_V_fu_1575_p3 = {{temp_real_V_q0}, {12'd0}};

assign lsb_index_fu_773_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_reg_1736));

assign lshr_ln897_fu_751_p2 = 48'd281474976710655 >> zext_ln897_fu_747_p1;

assign lshr_ln908_fu_858_p2 = sext_ln888_reg_1729 >> zext_ln908_fu_854_p1;

assign m_1_fu_882_p3 = ((icmp_ln908_fu_843_p2[0:0] === 1'b1) ? zext_ln908_2_fu_863_p1 : shl_ln908_fu_876_p2);

assign m_2_fu_894_p2 = (zext_ln911_fu_890_p1 + m_1_fu_882_p3);

assign m_5_fu_900_p4 = {{m_2_fu_894_p2[63:1]}};

assign m_6_fu_910_p1 = m_5_fu_900_p4;

assign m_fu_840_p1 = $unsigned(sext_ln888_reg_1729);

assign man_V_1_fu_404_p2 = (54'd0 - p_Result_36_fu_400_p1);

assign man_V_2_fu_410_p3 = ((p_Result_35_fu_366_p3[0:0] === 1'b1) ? man_V_1_fu_404_p2 : p_Result_36_fu_400_p1);

assign man_V_4_fu_1023_p2 = (54'd0 - p_Result_41_fu_1019_p1);

assign man_V_5_fu_1029_p3 = ((p_Result_40_fu_985_p3[0:0] === 1'b1) ? man_V_4_fu_1023_p2 : p_Result_41_fu_1019_p1);

assign man_V_7_fu_1319_p2 = (54'd0 - p_Result_42_fu_1315_p1);

assign man_V_8_fu_1325_p3 = ((tmp_22_fu_1281_p3[0:0] === 1'b1) ? p_Result_42_fu_1315_p1 : man_V_7_fu_1319_p2);

assign mul_ln1192_3_fu_1647_p1 = sext_ln1118_1_fu_1563_p1;

assign mul_ln1192_fu_1641_p1 = sext_ln1118_1_fu_1563_p1;

assign or_ln581_1_fu_1199_p2 = (or_ln582_1_fu_1163_p2 | icmp_ln581_1_fu_1049_p2);

assign or_ln581_2_fu_1495_p2 = (or_ln582_2_fu_1459_p2 | icmp_ln581_2_fu_1345_p2);

assign or_ln581_fu_580_p2 = (or_ln582_fu_544_p2 | icmp_ln581_fu_430_p2);

assign or_ln582_1_fu_1163_p2 = (icmp_ln582_1_fu_1079_p2 | icmp_ln571_1_fu_1037_p2);

assign or_ln582_2_fu_1459_p2 = (icmp_ln582_2_fu_1375_p2 | icmp_ln571_2_fu_1333_p2);

assign or_ln582_fu_544_p2 = (icmp_ln582_fu_460_p2 | icmp_ln571_fu_418_p2);

assign or_ln603_1_fu_620_p2 = (and_ln585_fu_568_p2 | and_ln582_fu_538_p2);

assign or_ln603_2_fu_634_p2 = (or_ln603_fu_606_p2 | or_ln603_1_fu_620_p2);

assign or_ln603_3_fu_1225_p2 = (and_ln603_1_fu_1211_p2 | and_ln585_3_fu_1193_p2);

assign or_ln603_4_fu_1239_p2 = (and_ln585_2_fu_1187_p2 | and_ln582_1_fu_1157_p2);

assign or_ln603_5_fu_1253_p2 = (or_ln603_4_fu_1239_p2 | or_ln603_3_fu_1225_p2);

assign or_ln603_6_fu_1521_p2 = (and_ln603_2_fu_1507_p2 | and_ln585_5_fu_1489_p2);

assign or_ln603_7_fu_1535_p2 = (and_ln585_4_fu_1483_p2 | and_ln582_2_fu_1453_p2);

assign or_ln603_8_fu_1549_p2 = (or_ln603_7_fu_1535_p2 | or_ln603_6_fu_1521_p2);

assign or_ln603_fu_606_p2 = (and_ln603_fu_592_p2 | and_ln585_1_fu_574_p2);

assign or_ln899_fu_826_p2 = (and_ln899_fu_820_p2 | a_fu_794_p2);

assign or_ln_fu_832_p3 = {{31'd0}, {or_ln899_fu_826_p2}};

integer ap_tvar_int_0;

always @ (sext_ln888_fu_697_p1) begin
    for (ap_tvar_int_0 = 48 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 47 - 0) begin
            p_Result_1_fu_701_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_1_fu_701_p4[ap_tvar_int_0] = sext_ln888_fu_697_p1[47 - ap_tvar_int_0];
        end
    end
end

assign p_Result_35_fu_366_p3 = ireg_V_fu_359_p1[32'd63];

assign p_Result_36_fu_400_p1 = tmp_1_fu_392_p3;

assign p_Result_37_fu_675_p3 = ap_phi_mux_phi_mul_phi_fu_286_p4[32'd23];

assign p_Result_38_fu_711_p3 = {{16'd65535}, {p_Result_1_fu_701_p4}};

assign p_Result_39_fu_948_p5 = {{tmp_6_fu_941_p3}, {m_6_fu_910_p1[51:0]}};

assign p_Result_40_fu_985_p3 = ireg_V_1_fu_977_p1[32'd63];

assign p_Result_41_fu_1019_p1 = tmp_7_fu_1011_p3;

assign p_Result_42_fu_1315_p1 = tmp_3_fu_1307_p3;

assign p_Result_4_fu_813_p3 = sext_ln888_reg_1729[lsb_index_fu_773_p2];

assign p_Result_s_fu_757_p2 = (sext_ln888_fu_697_p1 & lshr_ln897_fu_751_p2);

assign ret_V_19_fu_1607_p2 = ($signed(grp_fu_1660_p3) + $signed(lhs_V_2_fu_1599_p3));

assign ret_V_fu_1583_p2 = ($signed(grp_fu_1653_p3) + $signed(lhs_V_fu_1575_p3));

assign s_V_fu_1555_p3 = ((or_ln603_8_fu_1549_p2[0:0] === 1'b1) ? select_ln603_10_fu_1541_p3 : 16'd0);

assign sample_imag_V_d0 = temp_imag_V_q0;

assign sample_real_V_d0 = temp_real_V_q0;

assign select_ln588_1_fu_1133_p3 = ((tmp_21_fu_1125_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln588_2_fu_1429_p3 = ((tmp_24_fu_1421_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln588_fu_514_p3 = ((tmp_14_fu_506_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln603_10_fu_1541_p3 = ((or_ln603_6_fu_1521_p2[0:0] === 1'b1) ? select_ln603_8_fu_1513_p3 : select_ln603_9_fu_1527_p3);

assign select_ln603_1_fu_612_p3 = ((and_ln585_fu_568_p2[0:0] === 1'b1) ? select_ln588_fu_514_p3 : trunc_ln583_fu_466_p1);

assign select_ln603_2_fu_626_p3 = ((or_ln603_fu_606_p2[0:0] === 1'b1) ? select_ln603_fu_598_p3 : select_ln603_1_fu_612_p3);

assign select_ln603_4_fu_1217_p3 = ((and_ln603_1_fu_1211_p2[0:0] === 1'b1) ? shl_ln604_1_fu_1145_p2 : trunc_ln586_1_fu_1121_p1);

assign select_ln603_5_fu_1231_p3 = ((and_ln585_2_fu_1187_p2[0:0] === 1'b1) ? select_ln588_1_fu_1133_p3 : trunc_ln583_1_fu_1085_p1);

assign select_ln603_6_fu_1245_p3 = ((or_ln603_3_fu_1225_p2[0:0] === 1'b1) ? select_ln603_4_fu_1217_p3 : select_ln603_5_fu_1231_p3);

assign select_ln603_8_fu_1513_p3 = ((and_ln603_2_fu_1507_p2[0:0] === 1'b1) ? shl_ln604_2_fu_1441_p2 : trunc_ln586_2_fu_1417_p1);

assign select_ln603_9_fu_1527_p3 = ((and_ln585_4_fu_1483_p2[0:0] === 1'b1) ? select_ln588_2_fu_1429_p3 : trunc_ln583_2_fu_1381_p1);

assign select_ln603_fu_598_p3 = ((and_ln603_fu_592_p2[0:0] === 1'b1) ? shl_ln604_fu_526_p2 : trunc_ln586_fu_502_p1);

assign select_ln885_fu_964_p3 = ((icmp_ln885_reg_1719[0:0] === 1'b1) ? 64'd0 : bitcast_ln729_fu_960_p1);

assign select_ln915_fu_922_p3 = ((tmp_18_fu_914_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1118_1_fu_1563_p1 = $signed(c_V_reg_1768);

assign sext_ln1118_2_fu_1566_p1 = sample_real_V_load_reg_1773;

assign sext_ln1118_3_fu_1572_p1 = $signed(s_V_reg_1783);

assign sext_ln1118_4_fu_1569_p1 = sample_imag_V_load_reg_1778;

assign sext_ln1118_fu_648_p1 = $signed(w_V_fu_640_p3);

assign sext_ln581_1_fu_1075_p1 = sh_amt_1_fu_1067_p3;

assign sext_ln581_1cast_fu_1141_p1 = sext_ln581_1_fu_1075_p1[15:0];

assign sext_ln581_2_fu_1371_p1 = sh_amt_2_fu_1363_p3;

assign sext_ln581_2cast_fu_1437_p1 = sext_ln581_2_fu_1371_p1[15:0];

assign sext_ln581_fu_456_p1 = sh_amt_fu_448_p3;

assign sext_ln581cast_fu_522_p1 = sext_ln581_fu_456_p1[15:0];

assign sext_ln888_fu_697_p1 = $signed(tmp_V_4_fu_689_p3);

assign sh_amt_1_fu_1067_p3 = ((icmp_ln581_1_fu_1049_p2[0:0] === 1'b1) ? add_ln581_1_fu_1055_p2 : sub_ln581_1_fu_1061_p2);

assign sh_amt_2_fu_1363_p3 = ((icmp_ln581_2_fu_1345_p2[0:0] === 1'b1) ? add_ln581_2_fu_1351_p2 : sub_ln581_2_fu_1357_p2);

assign sh_amt_fu_448_p3 = ((icmp_ln581_fu_430_p2[0:0] === 1'b1) ? add_ln581_fu_436_p2 : sub_ln581_fu_442_p2);

assign shl_ln604_1_fu_1145_p2 = trunc_ln583_1_fu_1085_p1 << sext_ln581_1cast_fu_1141_p1;

assign shl_ln604_2_fu_1441_p2 = trunc_ln583_2_fu_1381_p1 << sext_ln581_2cast_fu_1437_p1;

assign shl_ln604_fu_526_p2 = trunc_ln583_fu_466_p1 << sext_ln581cast_fu_522_p1;

assign shl_ln908_fu_876_p2 = m_fu_840_p1 << zext_ln908_1_fu_872_p1;

assign sub_ln581_1_fu_1061_p2 = (12'd12 - F2_1_fu_1043_p2);

assign sub_ln581_2_fu_1357_p2 = (12'd12 - F2_2_fu_1339_p2);

assign sub_ln581_fu_442_p2 = (12'd12 - F2_fu_424_p2);

assign sub_ln894_fu_731_p2 = (32'd48 - l_fu_727_p1);

assign sub_ln897_fu_741_p2 = ($signed(6'd38) - $signed(trunc_ln897_fu_737_p1));

assign sub_ln908_fu_867_p2 = (32'd54 - sub_ln894_reg_1736);

assign sub_ln915_fu_930_p2 = (11'd36 - trunc_ln893_reg_1748);

assign tmp_13_fu_476_p4 = {{sh_amt_fu_448_p3[11:4]}};

assign tmp_14_fu_506_p3 = ireg_V_fu_359_p1[32'd63];

assign tmp_16_fu_778_p4 = {{lsb_index_fu_773_p2[31:1]}};

assign tmp_17_fu_799_p3 = lsb_index_fu_773_p2[32'd31];

assign tmp_18_fu_914_p3 = m_2_fu_894_p2[32'd54];

assign tmp_1_fu_392_p3 = {{1'd1}, {trunc_ln565_fu_388_p1}};

assign tmp_20_fu_1095_p4 = {{sh_amt_1_fu_1067_p3[11:4]}};

assign tmp_21_fu_1125_p3 = ireg_V_1_fu_977_p1[32'd63];

assign tmp_22_fu_1281_p3 = bitcast_ln30_fu_1267_p1[32'd63];

assign tmp_23_fu_1391_p4 = {{sh_amt_2_fu_1363_p3[11:4]}};

assign tmp_24_fu_1421_p3 = ireg_V_2_fu_1275_p2[32'd63];


always @ (p_Result_38_fu_711_p3) begin
    if (p_Result_38_fu_711_p3[0] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd0;
    end else if (p_Result_38_fu_711_p3[1] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd1;
    end else if (p_Result_38_fu_711_p3[2] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd2;
    end else if (p_Result_38_fu_711_p3[3] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd3;
    end else if (p_Result_38_fu_711_p3[4] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd4;
    end else if (p_Result_38_fu_711_p3[5] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd5;
    end else if (p_Result_38_fu_711_p3[6] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd6;
    end else if (p_Result_38_fu_711_p3[7] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd7;
    end else if (p_Result_38_fu_711_p3[8] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd8;
    end else if (p_Result_38_fu_711_p3[9] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd9;
    end else if (p_Result_38_fu_711_p3[10] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd10;
    end else if (p_Result_38_fu_711_p3[11] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd11;
    end else if (p_Result_38_fu_711_p3[12] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd12;
    end else if (p_Result_38_fu_711_p3[13] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd13;
    end else if (p_Result_38_fu_711_p3[14] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd14;
    end else if (p_Result_38_fu_711_p3[15] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd15;
    end else if (p_Result_38_fu_711_p3[16] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd16;
    end else if (p_Result_38_fu_711_p3[17] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd17;
    end else if (p_Result_38_fu_711_p3[18] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd18;
    end else if (p_Result_38_fu_711_p3[19] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd19;
    end else if (p_Result_38_fu_711_p3[20] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd20;
    end else if (p_Result_38_fu_711_p3[21] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd21;
    end else if (p_Result_38_fu_711_p3[22] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd22;
    end else if (p_Result_38_fu_711_p3[23] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd23;
    end else if (p_Result_38_fu_711_p3[24] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd24;
    end else if (p_Result_38_fu_711_p3[25] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd25;
    end else if (p_Result_38_fu_711_p3[26] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd26;
    end else if (p_Result_38_fu_711_p3[27] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd27;
    end else if (p_Result_38_fu_711_p3[28] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd28;
    end else if (p_Result_38_fu_711_p3[29] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd29;
    end else if (p_Result_38_fu_711_p3[30] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd30;
    end else if (p_Result_38_fu_711_p3[31] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd31;
    end else if (p_Result_38_fu_711_p3[32] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd32;
    end else if (p_Result_38_fu_711_p3[33] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd33;
    end else if (p_Result_38_fu_711_p3[34] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd34;
    end else if (p_Result_38_fu_711_p3[35] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd35;
    end else if (p_Result_38_fu_711_p3[36] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd36;
    end else if (p_Result_38_fu_711_p3[37] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd37;
    end else if (p_Result_38_fu_711_p3[38] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd38;
    end else if (p_Result_38_fu_711_p3[39] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd39;
    end else if (p_Result_38_fu_711_p3[40] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd40;
    end else if (p_Result_38_fu_711_p3[41] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd41;
    end else if (p_Result_38_fu_711_p3[42] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd42;
    end else if (p_Result_38_fu_711_p3[43] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd43;
    end else if (p_Result_38_fu_711_p3[44] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd44;
    end else if (p_Result_38_fu_711_p3[45] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd45;
    end else if (p_Result_38_fu_711_p3[46] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd46;
    end else if (p_Result_38_fu_711_p3[47] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd47;
    end else if (p_Result_38_fu_711_p3[48] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd48;
    end else if (p_Result_38_fu_711_p3[49] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd49;
    end else if (p_Result_38_fu_711_p3[50] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd50;
    end else if (p_Result_38_fu_711_p3[51] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd51;
    end else if (p_Result_38_fu_711_p3[52] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd52;
    end else if (p_Result_38_fu_711_p3[53] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd53;
    end else if (p_Result_38_fu_711_p3[54] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd54;
    end else if (p_Result_38_fu_711_p3[55] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd55;
    end else if (p_Result_38_fu_711_p3[56] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd56;
    end else if (p_Result_38_fu_711_p3[57] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd57;
    end else if (p_Result_38_fu_711_p3[58] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd58;
    end else if (p_Result_38_fu_711_p3[59] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd59;
    end else if (p_Result_38_fu_711_p3[60] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd60;
    end else if (p_Result_38_fu_711_p3[61] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd61;
    end else if (p_Result_38_fu_711_p3[62] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd62;
    end else if (p_Result_38_fu_711_p3[63] == 1'b1) begin
        tmp_2_fu_719_p3 = 64'd63;
    end else begin
        tmp_2_fu_719_p3 = 64'd64;
    end
end

assign tmp_3_fu_1307_p3 = {{1'd1}, {trunc_ln565_2_fu_1303_p1}};

assign tmp_6_fu_941_p3 = {{p_Result_37_reg_1724}, {add_ln915_fu_935_p2}};

assign tmp_7_fu_1011_p3 = {{1'd1}, {trunc_ln565_1_fu_1007_p1}};

assign tmp_V_4_fu_689_p3 = ((p_Result_37_fu_675_p3[0:0] === 1'b1) ? tmp_V_fu_683_p2 : ap_phi_mux_phi_mul_phi_fu_286_p4);

assign tmp_V_fu_683_p2 = (24'd0 - ap_phi_mux_phi_mul_phi_fu_286_p4);

assign trunc_ln30_fu_1271_p1 = bitcast_ln30_fu_1267_p1[62:0];

assign trunc_ln556_1_fu_981_p1 = ireg_V_1_fu_977_p1[62:0];

assign trunc_ln556_fu_362_p1 = ireg_V_fu_359_p1[62:0];

assign trunc_ln565_1_fu_1007_p1 = ireg_V_1_fu_977_p1[51:0];

assign trunc_ln565_2_fu_1303_p1 = ireg_V_2_fu_1275_p2[51:0];

assign trunc_ln565_fu_388_p1 = ireg_V_fu_359_p1[51:0];

assign trunc_ln583_1_fu_1085_p1 = man_V_5_fu_1029_p3[15:0];

assign trunc_ln583_2_fu_1381_p1 = man_V_8_fu_1325_p3[15:0];

assign trunc_ln583_fu_466_p1 = man_V_2_fu_410_p3[15:0];

assign trunc_ln586_1_fu_1121_p1 = ashr_ln586_1_fu_1115_p2[15:0];

assign trunc_ln586_2_fu_1417_p1 = ashr_ln586_2_fu_1411_p2[15:0];

assign trunc_ln586_fu_502_p1 = ashr_ln586_fu_496_p2[15:0];

assign trunc_ln893_fu_769_p1 = tmp_2_fu_719_p3[10:0];

assign trunc_ln897_fu_737_p1 = sub_ln894_fu_731_p2[5:0];

assign w_V_fu_640_p3 = ((or_ln603_2_fu_634_p2[0:0] === 1'b1) ? select_ln603_2_fu_626_p3 : 16'd0);

assign xor_ln571_1_fu_1151_p2 = (icmp_ln571_1_fu_1037_p2 ^ 1'd1);

assign xor_ln571_2_fu_1447_p2 = (icmp_ln571_2_fu_1333_p2 ^ 1'd1);

assign xor_ln571_fu_532_p2 = (icmp_ln571_fu_418_p2 ^ 1'd1);

assign xor_ln581_1_fu_1205_p2 = (or_ln581_1_fu_1199_p2 ^ 1'd1);

assign xor_ln581_2_fu_1501_p2 = (or_ln581_2_fu_1495_p2 ^ 1'd1);

assign xor_ln581_fu_586_p2 = (or_ln581_fu_580_p2 ^ 1'd1);

assign xor_ln582_1_fu_1169_p2 = (or_ln582_1_fu_1163_p2 ^ 1'd1);

assign xor_ln582_2_fu_1465_p2 = (or_ln582_2_fu_1459_p2 ^ 1'd1);

assign xor_ln582_fu_550_p2 = (or_ln582_fu_544_p2 ^ 1'd1);

assign xor_ln585_1_fu_1181_p2 = (icmp_ln585_1_fu_1089_p2 ^ 1'd1);

assign xor_ln585_2_fu_1477_p2 = (icmp_ln585_2_fu_1385_p2 ^ 1'd1);

assign xor_ln585_fu_562_p2 = (icmp_ln585_fu_470_p2 ^ 1'd1);

assign xor_ln899_fu_807_p2 = (tmp_17_fu_799_p3 ^ 1'd1);

assign zext_ln19_fu_353_p1 = i_0_reg_258;

assign zext_ln34_fu_971_p1 = tmp_V_2_reg_270_pp0_iter5_reg;

assign zext_ln41_fu_1635_p1 = i_1_reg_293;

assign zext_ln461_1_fu_1003_p1 = exp_tmp_V_1_fu_993_p4;

assign zext_ln461_2_fu_1299_p1 = exp_tmp_V_2_fu_1289_p4;

assign zext_ln461_fu_384_p1 = exp_tmp_V_fu_374_p4;

assign zext_ln586_1_fu_1111_p1 = $unsigned(sext_ln581_1_fu_1075_p1);

assign zext_ln586_2_fu_1407_p1 = $unsigned(sext_ln581_2_fu_1371_p1);

assign zext_ln586_fu_492_p1 = $unsigned(sext_ln581_fu_456_p1);

assign zext_ln897_fu_747_p1 = sub_ln897_fu_741_p2;

assign zext_ln908_1_fu_872_p1 = sub_ln908_fu_867_p2;

assign zext_ln908_2_fu_863_p1 = lshr_ln908_fu_858_p2;

assign zext_ln908_fu_854_p1 = add_ln908_fu_849_p2;

assign zext_ln911_fu_890_p1 = or_ln_fu_832_p3;

always @ (posedge ap_clk) begin
    zext_ln41_reg_1816[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //dft
