Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan  9 15:45:04 2023
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Project_vDatamemory_wrapper_timing_summary_routed.rpt -pb Project_vDatamemory_wrapper_timing_summary_routed.pb -rpx Project_vDatamemory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_vDatamemory_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.628   -14777.907                    641                11443        0.016        0.000                      0                11443        3.750        0.000                       0                  3365  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -31.628   -14777.907                    641                11443        0.016        0.000                      0                11443        3.750        0.000                       0                  3365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          641  Failing Endpoints,  Worst Slack      -31.628ns,  Total Violation   -14777.907ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.628ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.909ns  (logic 18.931ns (52.719%)  route 16.978ns (47.281%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          1.105    43.884    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/DIA
    SLICE_X32Y81         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.469    12.648    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/WCLK
    SLICE_X32Y81         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/RAMA/CLK
                         clock pessimism              0.263    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X32Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.256    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_576_639_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -43.884    
  -------------------------------------------------------------------
                         slack                                -31.628    

Slack (VIOLATED) :        -31.585ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.866ns  (logic 18.931ns (52.783%)  route 16.935ns (47.217%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          1.061    43.840    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/DIA
    SLICE_X32Y79         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.468    12.647    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/WCLK
    SLICE_X32Y79         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X32Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.255    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -43.840    
  -------------------------------------------------------------------
                         slack                                -31.585    

Slack (VIOLATED) :        -31.540ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.780ns  (logic 18.931ns (52.909%)  route 16.849ns (47.091%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          0.976    43.755    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/DIA
    SLICE_X36Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.462    12.641    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/WCLK
    SLICE_X36Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMA/CLK
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X36Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.215    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                         -43.755    
  -------------------------------------------------------------------
                         slack                                -31.540    

Slack (VIOLATED) :        -31.526ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.774ns  (logic 18.931ns (52.919%)  route 16.843ns (47.081%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          0.969    43.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/DIA
    SLICE_X34Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.469    12.648    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/WCLK
    SLICE_X34Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X34Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.222    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -43.748    
  -------------------------------------------------------------------
                         slack                                -31.526    

Slack (VIOLATED) :        -31.498ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.730ns  (logic 19.164ns (53.636%)  route 16.566ns (46.364%))
  Logic Levels:           52  (CARRY4=25 LUT2=13 LUT3=1 LUT4=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.571 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/CO[3]
                         net (fo=1, routed)           0.000    32.571    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.842 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234/CO[0]
                         net (fo=4, routed)           0.330    33.172    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234_n_3
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.373    33.545 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237/O
                         net (fo=1, routed)           0.000    33.545    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    34.002 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/CO[1]
                         net (fo=4, routed)           0.334    34.336    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_2
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.329    34.665 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235/O
                         net (fo=1, routed)           0.000    34.665    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    35.239 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/CO[2]
                         net (fo=4, routed)           0.333    35.572    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_1
    SLICE_X45Y80         LUT2 (Prop_lut2_I1_O)        0.310    35.882 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117/O
                         net (fo=1, routed)           0.000    35.882    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.280 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/CO[3]
                         net (fo=4, routed)           0.807    37.087    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    37.211 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113/O
                         net (fo=1, routed)           0.000    37.211    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.612 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/CO[3]
                         net (fo=1, routed)           0.000    37.612    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.883 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747/CO[0]
                         net (fo=3, routed)           0.508    38.390    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747_n_3
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.373    38.763 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957/O
                         net (fo=1, routed)           0.000    38.763    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    39.220 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746/CO[1]
                         net (fo=2, routed)           0.715    39.936    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746_n_2
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.329    40.265 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497/O
                         net (fo=1, routed)           0.000    40.265    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.492 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[1]
                         net (fo=1, routed)           0.407    40.899    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[22]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.303    41.202 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_514/O
                         net (fo=1, routed)           0.149    41.351    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_111_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.124    41.475 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_254/O
                         net (fo=1, routed)           0.885    42.360    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_33
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124    42.484 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_111/O
                         net (fo=1, routed)           0.000    42.484    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_34
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    42.729 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_34/O
                         net (fo=18, routed)          0.975    43.704    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/DIB
    SLICE_X36Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.462    12.641    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/WCLK
    SLICE_X36Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMB/CLK
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X36Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.509    12.207    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_768_831_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -43.704    
  -------------------------------------------------------------------
                         slack                                -31.498    

Slack (VIOLATED) :        -31.492ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.772ns  (logic 18.931ns (52.921%)  route 16.841ns (47.079%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          0.968    43.747    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/DIA
    SLICE_X32Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.468    12.647    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/WCLK
    SLICE_X32Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/RAMA/CLK
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X32Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.255    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_320_383_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -43.747    
  -------------------------------------------------------------------
                         slack                                -31.492    

Slack (VIOLATED) :        -31.460ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.737ns  (logic 18.931ns (52.973%)  route 16.806ns (47.027%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          0.933    43.712    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/DIA
    SLICE_X32Y77         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.465    12.644    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/WCLK
    SLICE_X32Y77         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/RAMA/CLK
                         clock pessimism              0.263    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X32Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.252    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -43.712    
  -------------------------------------------------------------------
                         slack                                -31.460    

Slack (VIOLATED) :        -31.454ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.687ns  (logic 19.164ns (53.700%)  route 16.523ns (46.300%))
  Logic Levels:           52  (CARRY4=25 LUT2=13 LUT3=1 LUT4=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.571 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/CO[3]
                         net (fo=1, routed)           0.000    32.571    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.842 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234/CO[0]
                         net (fo=4, routed)           0.330    33.172    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234_n_3
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.373    33.545 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237/O
                         net (fo=1, routed)           0.000    33.545    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    34.002 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/CO[1]
                         net (fo=4, routed)           0.334    34.336    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_2
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.329    34.665 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235/O
                         net (fo=1, routed)           0.000    34.665    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    35.239 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/CO[2]
                         net (fo=4, routed)           0.333    35.572    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_1
    SLICE_X45Y80         LUT2 (Prop_lut2_I1_O)        0.310    35.882 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117/O
                         net (fo=1, routed)           0.000    35.882    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.280 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/CO[3]
                         net (fo=4, routed)           0.807    37.087    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    37.211 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113/O
                         net (fo=1, routed)           0.000    37.211    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.612 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/CO[3]
                         net (fo=1, routed)           0.000    37.612    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.883 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747/CO[0]
                         net (fo=3, routed)           0.508    38.390    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747_n_3
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.373    38.763 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957/O
                         net (fo=1, routed)           0.000    38.763    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    39.220 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746/CO[1]
                         net (fo=2, routed)           0.715    39.936    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746_n_2
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.329    40.265 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497/O
                         net (fo=1, routed)           0.000    40.265    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.492 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[1]
                         net (fo=1, routed)           0.407    40.899    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[22]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.303    41.202 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_514/O
                         net (fo=1, routed)           0.149    41.351    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_111_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.124    41.475 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_254/O
                         net (fo=1, routed)           0.885    42.360    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_33
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124    42.484 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_111/O
                         net (fo=1, routed)           0.000    42.484    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_34
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    42.729 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_34/O
                         net (fo=18, routed)          0.933    43.662    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/DIB
    SLICE_X34Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.463    12.642    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/WCLK
    SLICE_X34Y74         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.509    12.208    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -43.662    
  -------------------------------------------------------------------
                         slack                                -31.454    

Slack (VIOLATED) :        -31.450ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.685ns  (logic 19.164ns (53.704%)  route 16.521ns (46.296%))
  Logic Levels:           52  (CARRY4=25 LUT2=13 LUT3=1 LUT4=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.571 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/CO[3]
                         net (fo=1, routed)           0.000    32.571    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.842 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234/CO[0]
                         net (fo=4, routed)           0.330    33.172    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1234_n_3
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.373    33.545 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237/O
                         net (fo=1, routed)           0.000    33.545    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1237_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    34.002 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/CO[1]
                         net (fo=4, routed)           0.334    34.336    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_2
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.329    34.665 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235/O
                         net (fo=1, routed)           0.000    34.665    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1235_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    35.239 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/CO[2]
                         net (fo=4, routed)           0.333    35.572    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_1
    SLICE_X45Y80         LUT2 (Prop_lut2_I1_O)        0.310    35.882 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117/O
                         net (fo=1, routed)           0.000    35.882    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1117_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.280 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/CO[3]
                         net (fo=4, routed)           0.807    37.087    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    37.211 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113/O
                         net (fo=1, routed)           0.000    37.211    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1113_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.612 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/CO[3]
                         net (fo=1, routed)           0.000    37.612    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.883 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747/CO[0]
                         net (fo=3, routed)           0.508    38.390    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_747_n_3
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.373    38.763 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957/O
                         net (fo=1, routed)           0.000    38.763    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_957_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    39.220 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746/CO[1]
                         net (fo=2, routed)           0.715    39.936    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_746_n_2
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.329    40.265 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497/O
                         net (fo=1, routed)           0.000    40.265    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_497_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    40.492 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[1]
                         net (fo=1, routed)           0.407    40.899    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[22]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.303    41.202 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_514/O
                         net (fo=1, routed)           0.149    41.351    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_111_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.124    41.475 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_254/O
                         net (fo=1, routed)           0.885    42.360    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_33
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.124    42.484 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_111/O
                         net (fo=1, routed)           0.000    42.484    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_34
    SLICE_X31Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    42.729 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_34/O
                         net (fo=18, routed)          0.930    43.659    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/DIB
    SLICE_X32Y73         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.464    12.643    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/WCLK
    SLICE_X32Y73         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/RAMB/CLK
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y73         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.509    12.209    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_704_767_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -43.659    
  -------------------------------------------------------------------
                         slack                                -31.450    

Slack (VIOLATED) :        -31.436ns  (required time - arrival time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        35.715ns  (logic 18.931ns (53.006%)  route 16.784ns (46.994%))
  Logic Levels:           52  (CARRY4=25 LUT2=7 LUT3=4 LUT4=9 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 7.974 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.680     7.974    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2_31
    RAMB18_X2Y30         RAMB18E1                                     r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    10.428 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/DOADO[3]
                         net (fo=35, routed)          1.311    11.739    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/readdata1_out[3]
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.863 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232/O
                         net (fo=11, routed)          0.791    12.654    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1232_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.150    12.804 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616/O
                         net (fo=1, routed)           0.611    13.415    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1616_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.326    13.741 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592/O
                         net (fo=2, routed)           0.441    14.182    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1592_n_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608/O
                         net (fo=1, routed)           0.000    14.306    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1608_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.704 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581/CO[3]
                         net (fo=4, routed)           0.827    15.531    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1581_n_0
    SLICE_X27Y73         LUT2 (Prop_lut2_I1_O)        0.124    15.655 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588/O
                         net (fo=1, routed)           0.000    15.655    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1588_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.056 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543/CO[3]
                         net (fo=1, routed)           0.000    16.056    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1543_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.327 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599/CO[0]
                         net (fo=4, routed)           0.511    16.837    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1599_n_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.373    17.210 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602/O
                         net (fo=1, routed)           0.000    17.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1602_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.457 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567/O[0]
                         net (fo=3, routed)           0.657    18.115    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1567_n_7
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601/O
                         net (fo=1, routed)           0.000    18.414    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1601_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.838 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566/O[1]
                         net (fo=3, routed)           0.461    19.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1566_n_6
    SLICE_X31Y73         LUT4 (Prop_lut4_I0_O)        0.303    19.601 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564/O
                         net (fo=1, routed)           0.000    19.601    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1564_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.181 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517/O[2]
                         net (fo=3, routed)           0.612    20.793    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1517_n_5
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.302    21.095 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560/O
                         net (fo=1, routed)           0.000    21.095    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1560_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.447 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516/O[3]
                         net (fo=3, routed)           0.585    22.032    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1516_n_4
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.306    22.338 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555/O
                         net (fo=1, routed)           0.000    22.338    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1555_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.739 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509/CO[3]
                         net (fo=1, routed)           0.009    22.748    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1509_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.970 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445/O[0]
                         net (fo=3, routed)           0.598    23.569    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1445_n_7
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.299    23.868 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508/O
                         net (fo=1, routed)           0.000    23.868    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1508_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.292 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440/O[1]
                         net (fo=3, routed)           0.621    24.913    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1440_n_6
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.303    25.216 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438/O
                         net (fo=1, routed)           0.000    25.216    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1438_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.766 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365/CO[3]
                         net (fo=4, routed)           0.770    26.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1365_n_0
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.660 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432/O
                         net (fo=1, routed)           0.000    26.660    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1432_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.036 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364/CO[3]
                         net (fo=1, routed)           0.000    27.036    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1364_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.290 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349/CO[0]
                         net (fo=4, routed)           0.526    27.816    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1349_n_3
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.367    28.183 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427/O
                         net (fo=1, routed)           0.000    28.183    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1427_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    28.641 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348/CO[1]
                         net (fo=4, routed)           0.518    29.159    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1348_n_2
    SLICE_X37Y80         LUT2 (Prop_lut2_I1_O)        0.332    29.491 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346/O
                         net (fo=1, routed)           0.000    29.491    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1346_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.061 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248/CO[2]
                         net (fo=4, routed)           0.476    30.536    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1248_n_1
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    30.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343/O
                         net (fo=1, routed)           0.000    30.849    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1343_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.247 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247/CO[3]
                         net (fo=4, routed)           0.799    32.046    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1247_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.124    32.170 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339/O
                         net (fo=1, routed)           0.000    32.170    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1339_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.418 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246/O[3]
                         net (fo=3, routed)           0.477    32.895    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1246_n_4
    SLICE_X41Y79         LUT4 (Prop_lut4_I0_O)        0.306    33.201 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242/O
                         net (fo=1, routed)           0.000    33.201    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1242_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.602 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139/CO[3]
                         net (fo=1, routed)           0.000    33.602    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1139_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.824 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121/O[0]
                         net (fo=3, routed)           0.474    34.298    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1121_n_7
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.299    34.597 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236/O
                         net (fo=1, routed)           0.000    34.597    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1236_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    34.849 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120/O[0]
                         net (fo=2, routed)           0.598    35.447    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1120_n_7
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.295    35.742 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119/O
                         net (fo=1, routed)           0.000    35.742    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1119_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.989 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953/O[0]
                         net (fo=3, routed)           0.505    36.495    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_953_n_7
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.299    36.794 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116/O
                         net (fo=1, routed)           0.000    36.794    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1116_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.218 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952/O[1]
                         net (fo=3, routed)           0.504    37.722    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_952_n_6
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.303    38.025 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111/O
                         net (fo=1, routed)           0.000    38.025    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_1111_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.605 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951/O[2]
                         net (fo=2, routed)           0.791    39.396    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_951_n_5
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.302    39.698 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_743/O
                         net (fo=1, routed)           0.000    39.698    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/count[19]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.096 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    40.096    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_496_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.318 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_245/O[0]
                         net (fo=1, routed)           0.647    40.965    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/ALU32Bit_Component/plusOp[21]
    SLICE_X33Y77         LUT6 (Prop_lut6_I4_O)        0.299    41.264 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517/O
                         net (fo=1, routed)           0.000    41.264    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_517_n_0
    SLICE_X33Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    41.481 f  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1_i_257/O
                         net (fo=1, routed)           0.754    42.235    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_2_52
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.299    42.534 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113/O
                         net (fo=1, routed)           0.000    42.534    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_113_n_0
    SLICE_X29Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    42.779 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/Register_Memory_reg_1_i_35/O
                         net (fo=18, routed)          0.910    43.689    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/DIA
    SLICE_X32Y78         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        1.467    12.646    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/WCLK
    SLICE_X32Y78         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/RAMA/CLK
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X32Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.501    12.254    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_896_959_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -43.689    
  -------------------------------------------------------------------
                         slack                                -31.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.558     0.894    Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y95         FDRE                                         r  Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.170     1.211    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X2Y18         RAMB36E1                                     r  Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.867     1.233    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.195    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.703%)  route 0.159ns (49.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.639     0.975    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X42Y101        FDRE                                         r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.159     1.298    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X38Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.825     1.191    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.803%)  route 0.220ns (63.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.638     0.974    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X37Y103        FDRE                                         r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.220     1.322    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X38Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.825     1.191    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.286    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.555     0.891    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Datapath_IP_vDataMemoryInit_v1_0_S_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.115     1.147    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X42Y89         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.822     1.188    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y89         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    Project_vDatamemory_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.639     0.975    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y101        FDRE                                         r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.103     1.219    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X46Y100        SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.911     1.277    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y100        SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X46Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.174    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.554     0.890    Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y88         FDRE                                         r  Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.086    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X46Y88         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.822     1.188    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y88         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X46Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.020    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.555     0.891    Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.056     1.087    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X42Y91         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.823     1.189    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y91         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.050%)  route 0.184ns (58.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.639     0.975    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y101        FDRE                                         r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.184     1.287    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X42Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.825     1.191    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y99         SRLC32E                                      r  Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.220    Project_vDatamemory_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.831%)  route 0.224ns (60.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.558     0.894    Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y95         FDRE                                         r  Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Project_vDatamemory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.224     1.265    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X2Y18         RAMB36E1                                     r  Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.867     1.233    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.242     1.194    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.153%)  route 0.165ns (53.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.569     0.905    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/s_axi_aclk
    SLICE_X29Y81         FDRE                                         r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/ProgramCounter_Component/PCResult_reg[6]_rep/Q
                         net (fo=256, routed)         0.165     1.210    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/ADDRD4
    SLICE_X26Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Project_vDatamemory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3365, routed)        0.833     1.199    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/WCLK
    SLICE_X26Y80         RAMD64E                                      r  Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/RAMA/CLK
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.135    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_512_575_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_vDatamemory_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    Project_vDatamemory_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Project_vDatamemory_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X48Y99    Project_vDatamemory_i/Datapath/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y78    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y78    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y78    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y78    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y69    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_128_191_27_29/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_192_255_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y62    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y62    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y62    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y62    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y75    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y75    Project_vDatamemory_i/Datapath_IP_vDataMem_0/U0/Top_Level_Datapath_Component/DataMemory_Component/Data_Memory_reg_0_63_21_23/RAMB/CLK



