P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   64 B
associativity 		4-way
n_set 			256
n_cache_line 	1024
tag: 18, index: 8, offset: 6
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		234724
0.n_misses 		15277
0.hit_rate 		93.89
0.miss_rate 		6.11
0.n_upgrade_miss 	2648
0.n_bus_snoops 	18795
0.n_snoop_hits 	400
0.n_writebacks 	3700
Memory Traffic:
0.B_written_bus_to_cache 	977728
0.B_written_cache_to_bus_wb 	236800
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1214528
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		231204
1.n_misses 		18795
1.hit_rate 		92.48
1.miss_rate 		7.52
1.n_upgrade_miss 	3924
1.n_bus_snoops 	15277
1.n_snoop_hits 	482
1.n_writebacks 	8127
Memory Traffic:
1.B_written_bus_to_cache 	1202880
1.B_written_cache_to_bus_wb 	520128
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1723008
1.B_total_traffic_wt 	0
