vendor_name = ModelSim
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram_types.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/output_files/Chain1.cdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/db/hyperram_test.cbx.xml
design_name = master
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, master, 1
instance = comp, \A~output , A~output, master, 1
instance = comp, \B~output , B~output, master, 1
instance = comp, \ram_rst~output , ram_rst~output, master, 1
instance = comp, \ram_cs_n~output , ram_cs_n~output, master, 1
instance = comp, \ram_ck_p~output , ram_ck_p~output, master, 1
instance = comp, \ram_ck_n~output , ram_ck_n~output, master, 1
instance = comp, \ram_rwds~output , ram_rwds~output, master, 1
instance = comp, \ram_dq[0]~output , ram_dq[0]~output, master, 1
instance = comp, \ram_dq[1]~output , ram_dq[1]~output, master, 1
instance = comp, \ram_dq[2]~output , ram_dq[2]~output, master, 1
instance = comp, \ram_dq[3]~output , ram_dq[3]~output, master, 1
instance = comp, \ram_dq[4]~output , ram_dq[4]~output, master, 1
instance = comp, \ram_dq[5]~output , ram_dq[5]~output, master, 1
instance = comp, \ram_dq[6]~output , ram_dq[6]~output, master, 1
instance = comp, \ram_dq[7]~output , ram_dq[7]~output, master, 1
instance = comp, \t_ram_rst~output , t_ram_rst~output, master, 1
instance = comp, \t_ram_cs_n~output , t_ram_cs_n~output, master, 1
instance = comp, \t_ram_ck_p~output , t_ram_ck_p~output, master, 1
instance = comp, \t_ram_ck_n~output , t_ram_ck_n~output, master, 1
instance = comp, \t_ram_rwds~output , t_ram_rwds~output, master, 1
instance = comp, \t_ram_dq[0]~output , t_ram_dq[0]~output, master, 1
instance = comp, \t_ram_dq[1]~output , t_ram_dq[1]~output, master, 1
instance = comp, \t_ram_dq[2]~output , t_ram_dq[2]~output, master, 1
instance = comp, \t_ram_dq[3]~output , t_ram_dq[3]~output, master, 1
instance = comp, \t_ram_dq[4]~output , t_ram_dq[4]~output, master, 1
instance = comp, \t_ram_dq[5]~output , t_ram_dq[5]~output, master, 1
instance = comp, \t_ram_dq[6]~output , t_ram_dq[6]~output, master, 1
instance = comp, \t_ram_dq[7]~output , t_ram_dq[7]~output, master, 1
instance = comp, \clock~input , clock~input, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[0]~5 , hyperram_0|ddr_ck_div_counter[0]~5, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[3]~11 , hyperram_0|ddr_ck_div_counter[3]~11, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~13 , hyperram_0|ddr_ck_div_counter[4]~13, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4] , hyperram_0|ddr_ck_div_counter[4], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~15 , hyperram_0|ddr_ck_div_counter[4]~15, master, 1
instance = comp, \reset_n~input , reset_n~input, master, 1
instance = comp, \hrddram_test:state_counter[0]~1 , \hrddram_test:state_counter[0]~1, master, 1
instance = comp, \hrddram_test:state_counter[9]~1 , \hrddram_test:state_counter[9]~1, master, 1
instance = comp, \hrddram_test:state_counter[9]~4 , \hrddram_test:state_counter[9]~4, master, 1
instance = comp, \hrddram_test:state_counter[9]~5 , \hrddram_test:state_counter[9]~5, master, 1
instance = comp, \hrddram_test:state_counter[9]~6 , \hrddram_test:state_counter[9]~6, master, 1
instance = comp, \hrddram_test:state_counter[9]~7 , \hrddram_test:state_counter[9]~7, master, 1
instance = comp, \hrddram_test:state_counter[0] , \hrddram_test:state_counter[0], master, 1
instance = comp, \hrddram_test:state_counter[1]~1 , \hrddram_test:state_counter[1]~1, master, 1
instance = comp, \hrddram_test:state_counter[1] , \hrddram_test:state_counter[1], master, 1
instance = comp, \hrddram_test:state_counter[2]~1 , \hrddram_test:state_counter[2]~1, master, 1
instance = comp, \hrddram_test:state_counter[2] , \hrddram_test:state_counter[2], master, 1
instance = comp, \hrddram_test:state_counter[3]~1 , \hrddram_test:state_counter[3]~1, master, 1
instance = comp, \hrddram_test:state_counter[3] , \hrddram_test:state_counter[3], master, 1
instance = comp, \hrddram_test:state_counter[4]~1 , \hrddram_test:state_counter[4]~1, master, 1
instance = comp, \hrddram_test:state_counter[4] , \hrddram_test:state_counter[4], master, 1
instance = comp, \hrddram_test:state_counter[5]~1 , \hrddram_test:state_counter[5]~1, master, 1
instance = comp, \hrddram_test:state_counter[5] , \hrddram_test:state_counter[5], master, 1
instance = comp, \hrddram_test:state_counter[6]~1 , \hrddram_test:state_counter[6]~1, master, 1
instance = comp, \hrddram_test:state_counter[6] , \hrddram_test:state_counter[6], master, 1
instance = comp, \hrddram_test:state_counter[7]~1 , \hrddram_test:state_counter[7]~1, master, 1
instance = comp, \hrddram_test:state_counter[7] , \hrddram_test:state_counter[7], master, 1
instance = comp, \hrddram_test:state_counter[8]~1 , \hrddram_test:state_counter[8]~1, master, 1
instance = comp, \hrddram_test:state_counter[8] , \hrddram_test:state_counter[8], master, 1
instance = comp, \hrddram_test:state_counter[9]~2 , \hrddram_test:state_counter[9]~2, master, 1
instance = comp, \hrddram_test:state_counter[9] , \hrddram_test:state_counter[9], master, 1
instance = comp, \hrddram_test:state_counter[10]~1 , \hrddram_test:state_counter[10]~1, master, 1
instance = comp, \hrddram_test:state_counter[10] , \hrddram_test:state_counter[10], master, 1
instance = comp, \hrddram_test:state_counter[11]~1 , \hrddram_test:state_counter[11]~1, master, 1
instance = comp, \hrddram_test:state_counter[11] , \hrddram_test:state_counter[11], master, 1
instance = comp, \hrddram_test:state_counter[12]~1 , \hrddram_test:state_counter[12]~1, master, 1
instance = comp, \hrddram_test:state_counter[12] , \hrddram_test:state_counter[12], master, 1
instance = comp, \Equal0~1 , Equal0~1, master, 1
instance = comp, \Equal0~2 , Equal0~2, master, 1
instance = comp, \Equal0~0 , Equal0~0, master, 1
instance = comp, \ram_wr_request~0 , ram_wr_request~0, master, 1
instance = comp, \Equal0~3 , Equal0~3, master, 1
instance = comp, \Equal0~4 , Equal0~4, master, 1
instance = comp, \Equal1~0 , Equal1~0, master, 1
instance = comp, \Equal1~1 , Equal1~1, master, 1
instance = comp, \ram_rd_request~1 , ram_rd_request~1, master, 1
instance = comp, \ram_rd_request~0 , ram_rd_request~0, master, 1
instance = comp, \hyperram_0|state~14 , hyperram_0|state~14, master, 1
instance = comp, \hyperram_0|internal_clock_prev , hyperram_0|internal_clock_prev, master, 1
instance = comp, \hyperram_0|internal_ck_p~0 , hyperram_0|internal_ck_p~0, master, 1
instance = comp, \hyperram_0|internal_ck_p , hyperram_0|internal_ck_p, master, 1
instance = comp, \hyperram_0|Selector20~1 , hyperram_0|Selector20~1, master, 1
instance = comp, \hyperram_0|read_write~0 , hyperram_0|read_write~0, master, 1
instance = comp, \hyperram_0|read_write~1 , hyperram_0|read_write~1, master, 1
instance = comp, \hyperram_0|read_write , hyperram_0|read_write, master, 1
instance = comp, \hyperram_0|data_process~0 , hyperram_0|data_process~0, master, 1
instance = comp, \hyperram_0|Add2~10 , hyperram_0|Add2~10, master, 1
instance = comp, \hyperram_0|Add2~22 , hyperram_0|Add2~22, master, 1
instance = comp, \hyperram_0|tick_counter[0] , hyperram_0|tick_counter[0], master, 1
instance = comp, \hyperram_0|Add2~12 , hyperram_0|Add2~12, master, 1
instance = comp, \hyperram_0|Add2~20 , hyperram_0|Add2~20, master, 1
instance = comp, \hyperram_0|tick_counter[1] , hyperram_0|tick_counter[1], master, 1
instance = comp, \hyperram_0|Add2~14 , hyperram_0|Add2~14, master, 1
instance = comp, \hyperram_0|Add2~24 , hyperram_0|Add2~24, master, 1
instance = comp, \hyperram_0|tick_counter[2] , hyperram_0|tick_counter[2], master, 1
instance = comp, \hyperram_0|Add2~16 , hyperram_0|Add2~16, master, 1
instance = comp, \hyperram_0|Add2~18 , hyperram_0|Add2~18, master, 1
instance = comp, \hyperram_0|Add2~23 , hyperram_0|Add2~23, master, 1
instance = comp, \hyperram_0|tick_counter[4] , hyperram_0|tick_counter[4], master, 1
instance = comp, \hyperram_0|state~16 , hyperram_0|state~16, master, 1
instance = comp, \hyperram_0|state~17 , hyperram_0|state~17, master, 1
instance = comp, \hyperram_0|state~18 , hyperram_0|state~18, master, 1
instance = comp, \hyperram_0|state.command , hyperram_0|state.command, master, 1
instance = comp, \hyperram_0|Add2~21 , hyperram_0|Add2~21, master, 1
instance = comp, \hyperram_0|tick_counter[3] , hyperram_0|tick_counter[3], master, 1
instance = comp, \ram_rwds~input , ram_rwds~input, master, 1
instance = comp, \hyperram_0|latency[1]~1 , hyperram_0|latency[1]~1, master, 1
instance = comp, \hyperram_0|latency[1]~0 , hyperram_0|latency[1]~0, master, 1
instance = comp, \hyperram_0|latency[0]~2 , hyperram_0|latency[0]~2, master, 1
instance = comp, \hyperram_0|latency[0] , hyperram_0|latency[0], master, 1
instance = comp, \hyperram_0|Equal3~0 , hyperram_0|Equal3~0, master, 1
instance = comp, \hyperram_0|Selector18~0 , hyperram_0|Selector18~0, master, 1
instance = comp, \hyperram_0|Selector18~1 , hyperram_0|Selector18~1, master, 1
instance = comp, \hyperram_0|state.latency_delay , hyperram_0|state.latency_delay, master, 1
instance = comp, \hyperram_0|Selector20~0 , hyperram_0|Selector20~0, master, 1
instance = comp, \hyperram_0|Selector29~0 , hyperram_0|Selector29~0, master, 1
instance = comp, \hyperram_0|Add4~14 , hyperram_0|Add4~14, master, 1
instance = comp, \hyperram_0|Add4~16 , hyperram_0|Add4~16, master, 1
instance = comp, \hyperram_0|data_counter~8 , hyperram_0|data_counter~8, master, 1
instance = comp, \hyperram_0|WideOr0~0 , hyperram_0|WideOr0~0, master, 1
instance = comp, \hyperram_0|data_counter[1]~1 , hyperram_0|data_counter[1]~1, master, 1
instance = comp, \hyperram_0|data_counter[8] , hyperram_0|data_counter[8], master, 1
instance = comp, \hyperram_0|Add4~18 , hyperram_0|Add4~18, master, 1
instance = comp, \hyperram_0|data_counter~9 , hyperram_0|data_counter~9, master, 1
instance = comp, \hyperram_0|data_counter[9] , hyperram_0|data_counter[9], master, 1
instance = comp, \hyperram_0|Add4~20 , hyperram_0|Add4~20, master, 1
instance = comp, \hyperram_0|data_counter~10 , hyperram_0|data_counter~10, master, 1
instance = comp, \hyperram_0|data_counter[10] , hyperram_0|data_counter[10], master, 1
instance = comp, \hyperram_0|Equal4~2 , hyperram_0|Equal4~2, master, 1
instance = comp, \hyperram_0|Equal4~0 , hyperram_0|Equal4~0, master, 1
instance = comp, \hyperram_0|state~12 , hyperram_0|state~12, master, 1
instance = comp, \hyperram_0|Selector19~0 , hyperram_0|Selector19~0, master, 1
instance = comp, \hyperram_0|Selector19~1 , hyperram_0|Selector19~1, master, 1
instance = comp, \hyperram_0|state.wr , hyperram_0|state.wr, master, 1
instance = comp, \hyperram_0|Selector15~0 , hyperram_0|Selector15~0, master, 1
instance = comp, \hyperram_0|Selector15~1 , hyperram_0|Selector15~1, master, 1
instance = comp, \hyperram_0|Add4~0 , hyperram_0|Add4~0, master, 1
instance = comp, \ram_wr_length[0]~0 , ram_wr_length[0]~0, master, 1
instance = comp, \ram_wr_length[0] , ram_wr_length[0], master, 1
instance = comp, \hyperram_0|Selector15~2 , hyperram_0|Selector15~2, master, 1
instance = comp, \hyperram_0|Selector15~3 , hyperram_0|Selector15~3, master, 1
instance = comp, \hyperram_0|Selector15~4 , hyperram_0|Selector15~4, master, 1
instance = comp, \hyperram_0|Selector15~5 , hyperram_0|Selector15~5, master, 1
instance = comp, \hyperram_0|data_counter[0] , hyperram_0|data_counter[0], master, 1
instance = comp, \hyperram_0|Add4~2 , hyperram_0|Add4~2, master, 1
instance = comp, \hyperram_0|data_counter~0 , hyperram_0|data_counter~0, master, 1
instance = comp, \hyperram_0|data_counter[1] , hyperram_0|data_counter[1], master, 1
instance = comp, \hyperram_0|Add4~4 , hyperram_0|Add4~4, master, 1
instance = comp, \hyperram_0|data_counter~2 , hyperram_0|data_counter~2, master, 1
instance = comp, \hyperram_0|data_counter[2] , hyperram_0|data_counter[2], master, 1
instance = comp, \hyperram_0|Add4~6 , hyperram_0|Add4~6, master, 1
instance = comp, \hyperram_0|data_counter~3 , hyperram_0|data_counter~3, master, 1
instance = comp, \hyperram_0|data_counter[3] , hyperram_0|data_counter[3], master, 1
instance = comp, \hyperram_0|Add4~8 , hyperram_0|Add4~8, master, 1
instance = comp, \hyperram_0|data_counter~4 , hyperram_0|data_counter~4, master, 1
instance = comp, \hyperram_0|data_counter[4] , hyperram_0|data_counter[4], master, 1
instance = comp, \hyperram_0|Add4~10 , hyperram_0|Add4~10, master, 1
instance = comp, \hyperram_0|data_counter~5 , hyperram_0|data_counter~5, master, 1
instance = comp, \hyperram_0|data_counter[5] , hyperram_0|data_counter[5], master, 1
instance = comp, \hyperram_0|Add4~12 , hyperram_0|Add4~12, master, 1
instance = comp, \hyperram_0|data_counter~6 , hyperram_0|data_counter~6, master, 1
instance = comp, \hyperram_0|data_counter[6] , hyperram_0|data_counter[6], master, 1
instance = comp, \hyperram_0|data_counter~7 , hyperram_0|data_counter~7, master, 1
instance = comp, \hyperram_0|data_counter[7] , hyperram_0|data_counter[7], master, 1
instance = comp, \hyperram_0|Equal4~1 , hyperram_0|Equal4~1, master, 1
instance = comp, \hyperram_0|Selector20~2 , hyperram_0|Selector20~2, master, 1
instance = comp, \hyperram_0|Selector20~3 , hyperram_0|Selector20~3, master, 1
instance = comp, \hyperram_0|state.rd , hyperram_0|state.rd, master, 1
instance = comp, \hyperram_0|state~13 , hyperram_0|state~13, master, 1
instance = comp, \hyperram_0|state~15 , hyperram_0|state~15, master, 1
instance = comp, \hyperram_0|state.idle , hyperram_0|state.idle, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[4]~16 , hyperram_0|ddr_ck_div_counter[4]~16, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[0] , hyperram_0|ddr_ck_div_counter[0], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[1]~7 , hyperram_0|ddr_ck_div_counter[1]~7, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[1] , hyperram_0|ddr_ck_div_counter[1], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[2]~9 , hyperram_0|ddr_ck_div_counter[2]~9, master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[2] , hyperram_0|ddr_ck_div_counter[2], master, 1
instance = comp, \hyperram_0|ddr_ck_div_counter[3] , hyperram_0|ddr_ck_div_counter[3], master, 1
instance = comp, \hyperram_0|tick~0 , hyperram_0|tick~0, master, 1
instance = comp, \hyperram_0|tick~1 , hyperram_0|tick~1, master, 1
instance = comp, \hyperram_0|clock_divider:tick , hyperram_0|\clock_divider:tick, master, 1
instance = comp, \hyperram_0|B~0 , hyperram_0|B~0, master, 1
instance = comp, \hyperram_0|B~reg0 , hyperram_0|B~reg0, master, 1
instance = comp, \hyperram_0|Selector28~1 , hyperram_0|Selector28~1, master, 1
instance = comp, \ram_dq[0]~input , ram_dq[0]~input, master, 1
instance = comp, \hyperram_0|rd_data[8]~1 , hyperram_0|rd_data[8]~1, master, 1
instance = comp, \hyperram_0|rd_data[8] , hyperram_0|rd_data[8], master, 1
instance = comp, \hyperram_0|strobe_prev~feeder , hyperram_0|strobe_prev~feeder, master, 1
instance = comp, \hyperram_0|strobe_prev , hyperram_0|strobe_prev, master, 1
instance = comp, \hyperram_0|Selector29~1 , hyperram_0|Selector29~1, master, 1
instance = comp, \hyperram_0|Selector29~2 , hyperram_0|Selector29~2, master, 1
instance = comp, \hyperram_0|strobe~reg0 , hyperram_0|strobe~reg0, master, 1
instance = comp, \ram_wr_data~2 , ram_wr_data~2, master, 1
instance = comp, \ram_wr_data[8]~1 , ram_wr_data[8]~1, master, 1
instance = comp, \ram_wr_data[8] , ram_wr_data[8], master, 1
instance = comp, \hyperram_0|rd_data[0]~0 , hyperram_0|rd_data[0]~0, master, 1
instance = comp, \hyperram_0|rd_data[0] , hyperram_0|rd_data[0], master, 1
instance = comp, \hrddram_test:write_index[0]~1 , \hrddram_test:write_index[0]~1, master, 1
instance = comp, \hrddram_test:write_index[0]~0 , \hrddram_test:write_index[0]~0, master, 1
instance = comp, \hrddram_test:write_index[0] , \hrddram_test:write_index[0], master, 1
instance = comp, \ram_wr_data~0 , ram_wr_data~0, master, 1
instance = comp, \ram_wr_data[0] , ram_wr_data[0], master, 1
instance = comp, \hyperram_0|Selector28~0 , hyperram_0|Selector28~0, master, 1
instance = comp, \hyperram_0|Selector28~2 , hyperram_0|Selector28~2, master, 1
instance = comp, \hyperram_0|internal_data_out[0]~0 , hyperram_0|internal_data_out[0]~0, master, 1
instance = comp, \hyperram_0|internal_data_out[0]~1 , hyperram_0|internal_data_out[0]~1, master, 1
instance = comp, \hyperram_0|internal_data_out[0] , hyperram_0|internal_data_out[0], master, 1
instance = comp, \hyperram_0|dq[0]~8 , hyperram_0|dq[0]~8, master, 1
instance = comp, \ram_dq[1]~input , ram_dq[1]~input, master, 1
instance = comp, \hyperram_0|rd_data[9]~feeder , hyperram_0|rd_data[9]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[9] , hyperram_0|rd_data[9], master, 1
instance = comp, \ram_wr_data~4 , ram_wr_data~4, master, 1
instance = comp, \ram_wr_data[9] , ram_wr_data[9], master, 1
instance = comp, \hyperram_0|rd_data[1]~feeder , hyperram_0|rd_data[1]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[1] , hyperram_0|rd_data[1], master, 1
instance = comp, \Add1~0 , Add1~0, master, 1
instance = comp, \hrddram_test:write_index[1] , \hrddram_test:write_index[1], master, 1
instance = comp, \ram_wr_data~3 , ram_wr_data~3, master, 1
instance = comp, \ram_wr_data[1] , ram_wr_data[1], master, 1
instance = comp, \hyperram_0|Selector27~0 , hyperram_0|Selector27~0, master, 1
instance = comp, \hyperram_0|internal_data_out[1] , hyperram_0|internal_data_out[1], master, 1
instance = comp, \hyperram_0|dq[1]~9 , hyperram_0|dq[1]~9, master, 1
instance = comp, \ram_dq[2]~input , ram_dq[2]~input, master, 1
instance = comp, \hyperram_0|rd_data[2]~feeder , hyperram_0|rd_data[2]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[2] , hyperram_0|rd_data[2], master, 1
instance = comp, \Add1~2 , Add1~2, master, 1
instance = comp, \hrddram_test:write_index[2]~0 , \hrddram_test:write_index[2]~0, master, 1
instance = comp, \hrddram_test:write_index[2] , \hrddram_test:write_index[2], master, 1
instance = comp, \ram_wr_data~5 , ram_wr_data~5, master, 1
instance = comp, \ram_wr_data[2] , ram_wr_data[2], master, 1
instance = comp, \hyperram_0|rd_data[10]~feeder , hyperram_0|rd_data[10]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[10] , hyperram_0|rd_data[10], master, 1
instance = comp, \ram_wr_data~6 , ram_wr_data~6, master, 1
instance = comp, \ram_wr_data[10] , ram_wr_data[10], master, 1
instance = comp, \hyperram_0|Selector26~0 , hyperram_0|Selector26~0, master, 1
instance = comp, \hyperram_0|internal_data_out[2] , hyperram_0|internal_data_out[2], master, 1
instance = comp, \hyperram_0|dq[2]~10 , hyperram_0|dq[2]~10, master, 1
instance = comp, \ram_dq[3]~input , ram_dq[3]~input, master, 1
instance = comp, \hyperram_0|rd_data[11] , hyperram_0|rd_data[11], master, 1
instance = comp, \ram_wr_data~8 , ram_wr_data~8, master, 1
instance = comp, \ram_wr_data[11] , ram_wr_data[11], master, 1
instance = comp, \hyperram_0|rd_data[3]~feeder , hyperram_0|rd_data[3]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[3] , hyperram_0|rd_data[3], master, 1
instance = comp, \Add1~4 , Add1~4, master, 1
instance = comp, \hrddram_test:write_index[3]~0 , \hrddram_test:write_index[3]~0, master, 1
instance = comp, \hrddram_test:write_index[3] , \hrddram_test:write_index[3], master, 1
instance = comp, \ram_wr_data~7 , ram_wr_data~7, master, 1
instance = comp, \ram_wr_data[3] , ram_wr_data[3], master, 1
instance = comp, \hyperram_0|Selector25~0 , hyperram_0|Selector25~0, master, 1
instance = comp, \hyperram_0|internal_data_out[3] , hyperram_0|internal_data_out[3], master, 1
instance = comp, \hyperram_0|dq[3]~11 , hyperram_0|dq[3]~11, master, 1
instance = comp, \ram_dq[4]~input , ram_dq[4]~input, master, 1
instance = comp, \hyperram_0|rd_data[12] , hyperram_0|rd_data[12], master, 1
instance = comp, \ram_wr_data~10 , ram_wr_data~10, master, 1
instance = comp, \ram_wr_data[12] , ram_wr_data[12], master, 1
instance = comp, \Add1~6 , Add1~6, master, 1
instance = comp, \hrddram_test:write_index[4]~0 , \hrddram_test:write_index[4]~0, master, 1
instance = comp, \hrddram_test:write_index[4] , \hrddram_test:write_index[4], master, 1
instance = comp, \hyperram_0|rd_data[4] , hyperram_0|rd_data[4], master, 1
instance = comp, \ram_wr_data~9 , ram_wr_data~9, master, 1
instance = comp, \ram_wr_data[4] , ram_wr_data[4], master, 1
instance = comp, \hyperram_0|Selector24~0 , hyperram_0|Selector24~0, master, 1
instance = comp, \hyperram_0|internal_data_out[4] , hyperram_0|internal_data_out[4], master, 1
instance = comp, \hyperram_0|dq[4]~12 , hyperram_0|dq[4]~12, master, 1
instance = comp, \ram_dq[5]~input , ram_dq[5]~input, master, 1
instance = comp, \hyperram_0|rd_data[13] , hyperram_0|rd_data[13], master, 1
instance = comp, \ram_wr_data~12 , ram_wr_data~12, master, 1
instance = comp, \ram_wr_data[13] , ram_wr_data[13], master, 1
instance = comp, \Add1~8 , Add1~8, master, 1
instance = comp, \hrddram_test:write_index[5]~0 , \hrddram_test:write_index[5]~0, master, 1
instance = comp, \hrddram_test:write_index[5] , \hrddram_test:write_index[5], master, 1
instance = comp, \hyperram_0|rd_data[5]~feeder , hyperram_0|rd_data[5]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[5] , hyperram_0|rd_data[5], master, 1
instance = comp, \ram_wr_data~11 , ram_wr_data~11, master, 1
instance = comp, \ram_wr_data[5] , ram_wr_data[5], master, 1
instance = comp, \hyperram_0|Selector23~0 , hyperram_0|Selector23~0, master, 1
instance = comp, \hyperram_0|Selector23~1 , hyperram_0|Selector23~1, master, 1
instance = comp, \hyperram_0|internal_data_out[5] , hyperram_0|internal_data_out[5], master, 1
instance = comp, \hyperram_0|dq[5]~13 , hyperram_0|dq[5]~13, master, 1
instance = comp, \ram_dq[6]~input , ram_dq[6]~input, master, 1
instance = comp, \hyperram_0|rd_data[14]~feeder , hyperram_0|rd_data[14]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[14] , hyperram_0|rd_data[14], master, 1
instance = comp, \ram_wr_data~14 , ram_wr_data~14, master, 1
instance = comp, \ram_wr_data[14] , ram_wr_data[14], master, 1
instance = comp, \Add1~10 , Add1~10, master, 1
instance = comp, \hrddram_test:write_index[6] , \hrddram_test:write_index[6], master, 1
instance = comp, \hyperram_0|rd_data[6]~feeder , hyperram_0|rd_data[6]~feeder, master, 1
instance = comp, \hyperram_0|rd_data[6] , hyperram_0|rd_data[6], master, 1
instance = comp, \ram_wr_data~13 , ram_wr_data~13, master, 1
instance = comp, \ram_wr_data[6] , ram_wr_data[6], master, 1
instance = comp, \hyperram_0|Selector22~0 , hyperram_0|Selector22~0, master, 1
instance = comp, \hyperram_0|Selector22~1 , hyperram_0|Selector22~1, master, 1
instance = comp, \hyperram_0|internal_data_out[6] , hyperram_0|internal_data_out[6], master, 1
instance = comp, \hyperram_0|dq[6]~14 , hyperram_0|dq[6]~14, master, 1
instance = comp, \hyperram_0|Selector21~1 , hyperram_0|Selector21~1, master, 1
instance = comp, \ram_dq[7]~input , ram_dq[7]~input, master, 1
instance = comp, \hyperram_0|rd_data[15] , hyperram_0|rd_data[15], master, 1
instance = comp, \ram_wr_data~16 , ram_wr_data~16, master, 1
instance = comp, \ram_wr_data[15] , ram_wr_data[15], master, 1
instance = comp, \hyperram_0|rd_data[7] , hyperram_0|rd_data[7], master, 1
instance = comp, \ram_wr_data~15 , ram_wr_data~15, master, 1
instance = comp, \ram_wr_data[7] , ram_wr_data[7], master, 1
instance = comp, \hyperram_0|Selector21~0 , hyperram_0|Selector21~0, master, 1
instance = comp, \hyperram_0|Selector21~2 , hyperram_0|Selector21~2, master, 1
instance = comp, \hyperram_0|Selector21~3 , hyperram_0|Selector21~3, master, 1
instance = comp, \hyperram_0|internal_data_out[7] , hyperram_0|internal_data_out[7], master, 1
instance = comp, \hyperram_0|dq[7]~15 , hyperram_0|dq[7]~15, master, 1
instance = comp, \ram_rst~input , ram_rst~input, master, 1
instance = comp, \A~input , A~input, master, 1
instance = comp, \B~input , B~input, master, 1
instance = comp, \ram_cs_n~input , ram_cs_n~input, master, 1
instance = comp, \ram_ck_p~input , ram_ck_p~input, master, 1
instance = comp, \ram_ck_n~input , ram_ck_n~input, master, 1
instance = comp, \t_ram_rst~input , t_ram_rst~input, master, 1
instance = comp, \t_ram_cs_n~input , t_ram_cs_n~input, master, 1
instance = comp, \t_ram_ck_p~input , t_ram_ck_p~input, master, 1
instance = comp, \t_ram_ck_n~input , t_ram_ck_n~input, master, 1
instance = comp, \t_ram_rwds~input , t_ram_rwds~input, master, 1
instance = comp, \t_ram_dq[0]~input , t_ram_dq[0]~input, master, 1
instance = comp, \t_ram_dq[1]~input , t_ram_dq[1]~input, master, 1
instance = comp, \t_ram_dq[2]~input , t_ram_dq[2]~input, master, 1
instance = comp, \t_ram_dq[3]~input , t_ram_dq[3]~input, master, 1
instance = comp, \t_ram_dq[4]~input , t_ram_dq[4]~input, master, 1
instance = comp, \t_ram_dq[5]~input , t_ram_dq[5]~input, master, 1
instance = comp, \t_ram_dq[6]~input , t_ram_dq[6]~input, master, 1
instance = comp, \t_ram_dq[7]~input , t_ram_dq[7]~input, master, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, master, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, master, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
