

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 337 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element                                                 Drive Element Type     Fanout     Sample Instance     
----------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk                                                           port                   171        UART_Inst.txState[0]
@KP:ckid0_1       UART_Packets_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             166        ENCRYPTED           
========================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

