
Tarea2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000605c  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08006250  08006250  00016250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062e4  080062e4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080062e4  080062e4  000162e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062ec  080062ec  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062ec  080062ec  000162ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062f0  080062f0  000162f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080062f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000588  20000078  0800636c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  0800636c  00020600  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b350  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038b6  00000000  00000000  0003b441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  0003ecf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001143  00000000  00000000  00040398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002f109  00000000  00000000  000414db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f9a  00000000  00000000  000705e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012cf30  00000000  00000000  0008a57e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000668c  00000000  00000000  001b74b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001bdb3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000078 	.word	0x20000078
 8000210:	00000000 	.word	0x00000000
 8000214:	08006238 	.word	0x08006238

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	2000007c 	.word	0x2000007c
 8000230:	08006238 	.word	0x08006238

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b982 	b.w	8000550 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	460f      	mov	r7, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d146      	bne.n	8000302 <__udivmoddi4+0x9e>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d95e      	bls.n	8000338 <__udivmoddi4+0xd4>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b143      	cbz	r3, 8000292 <__udivmoddi4+0x2e>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	409f      	lsls	r7, r3
 800028a:	409c      	lsls	r4, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	4317      	orrs	r7, r2
 8000292:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000296:	fa1f f58c 	uxth.w	r5, ip
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fbb7 f1fe 	udiv	r1, r7, lr
 80002a0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d908      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	4290      	cmp	r0, r2
 80002bc:	f200 8134 	bhi.w	8000528 <__udivmoddi4+0x2c4>
 80002c0:	4639      	mov	r1, r7
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	fb00 f505 	mul.w	r5, r0, r5
 80002d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x88>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x86>
 80002e4:	42a5      	cmp	r5, r4
 80002e6:	f200 8119 	bhi.w	800051c <__udivmoddi4+0x2b8>
 80002ea:	4610      	mov	r0, r2
 80002ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11e      	cbz	r6, 80002fe <__udivmoddi4+0x9a>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c6 4300 	strd	r4, r3, [r6]
 80002fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0xb4>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80fc 	beq.w	8000504 <__udivmoddi4+0x2a0>
 800030c:	2100      	movs	r1, #0
 800030e:	e9c6 0500 	strd	r0, r5, [r6]
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	d14c      	bne.n	80003ba <__udivmoddi4+0x156>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f0c0 80f2 	bcc.w	800050a <__udivmoddi4+0x2a6>
 8000326:	4282      	cmp	r2, r0
 8000328:	f240 80ef 	bls.w	800050a <__udivmoddi4+0x2a6>
 800032c:	4608      	mov	r0, r1
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0x9a>
 8000332:	e9c6 4700 	strd	r4, r7, [r6]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0x9a>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xd8>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f382 	clz	r3, r2
 8000340:	2b00      	cmp	r3, #0
 8000342:	f040 809f 	bne.w	8000484 <__udivmoddi4+0x220>
 8000346:	1a8a      	subs	r2, r1, r2
 8000348:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb2 f5fe 	udiv	r5, r2, lr
 8000356:	fb0e 2015 	mls	r0, lr, r5, r2
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb07 f005 	mul.w	r0, r7, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d90f      	bls.n	8000388 <__udivmoddi4+0x124>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	bf2c      	ite	cs
 8000372:	f04f 0901 	movcs.w	r9, #1
 8000376:	f04f 0900 	movcc.w	r9, #0
 800037a:	4290      	cmp	r0, r2
 800037c:	d903      	bls.n	8000386 <__udivmoddi4+0x122>
 800037e:	f1b9 0f00 	cmp.w	r9, #0
 8000382:	f000 80ce 	beq.w	8000522 <__udivmoddi4+0x2be>
 8000386:	4645      	mov	r5, r8
 8000388:	1a12      	subs	r2, r2, r0
 800038a:	b2a4      	uxth	r4, r4
 800038c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000390:	fb0e 2210 	mls	r2, lr, r0, r2
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039c:	42a7      	cmp	r7, r4
 800039e:	d908      	bls.n	80003b2 <__udivmoddi4+0x14e>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x14c>
 80003aa:	42a7      	cmp	r7, r4
 80003ac:	f200 80b3 	bhi.w	8000516 <__udivmoddi4+0x2b2>
 80003b0:	4610      	mov	r0, r2
 80003b2:	1be4      	subs	r4, r4, r7
 80003b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b8:	e79c      	b.n	80002f4 <__udivmoddi4+0x90>
 80003ba:	f1c1 0420 	rsb	r4, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa05 fc01 	lsl.w	ip, r5, r1
 80003c4:	fa22 f704 	lsr.w	r7, r2, r4
 80003c8:	40e5      	lsrs	r5, r4
 80003ca:	408a      	lsls	r2, r1
 80003cc:	431f      	orrs	r7, r3
 80003ce:	fa20 f304 	lsr.w	r3, r0, r4
 80003d2:	4088      	lsls	r0, r1
 80003d4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003d8:	ea43 030c 	orr.w	r3, r3, ip
 80003dc:	fa1f fc87 	uxth.w	ip, r7
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb5 fef8 	udiv	lr, r5, r8
 80003e8:	fb08 551e 	mls	r5, r8, lr, r5
 80003ec:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 80003f0:	fb0e f90c 	mul.w	r9, lr, ip
 80003f4:	45a9      	cmp	r9, r5
 80003f6:	d90e      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003f8:	197d      	adds	r5, r7, r5
 80003fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	f04f 0b01 	movcs.w	fp, #1
 8000404:	f04f 0b00 	movcc.w	fp, #0
 8000408:	45a9      	cmp	r9, r5
 800040a:	d903      	bls.n	8000414 <__udivmoddi4+0x1b0>
 800040c:	f1bb 0f00 	cmp.w	fp, #0
 8000410:	f000 808d 	beq.w	800052e <__udivmoddi4+0x2ca>
 8000414:	46d6      	mov	lr, sl
 8000416:	eba5 0509 	sub.w	r5, r5, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb5 f3f8 	udiv	r3, r5, r8
 8000422:	fb08 5513 	mls	r5, r8, r3, r5
 8000426:	fb03 fc0c 	mul.w	ip, r3, ip
 800042a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 800042e:	45ac      	cmp	ip, r5
 8000430:	d906      	bls.n	8000440 <__udivmoddi4+0x1dc>
 8000432:	197d      	adds	r5, r7, r5
 8000434:	f103 38ff 	add.w	r8, r3, #4294967295
 8000438:	d201      	bcs.n	800043e <__udivmoddi4+0x1da>
 800043a:	45ac      	cmp	ip, r5
 800043c:	d87e      	bhi.n	800053c <__udivmoddi4+0x2d8>
 800043e:	4643      	mov	r3, r8
 8000440:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000444:	eba5 050c 	sub.w	r5, r5, ip
 8000448:	fba3 9802 	umull	r9, r8, r3, r2
 800044c:	4545      	cmp	r5, r8
 800044e:	46ce      	mov	lr, r9
 8000450:	46c4      	mov	ip, r8
 8000452:	d302      	bcc.n	800045a <__udivmoddi4+0x1f6>
 8000454:	d106      	bne.n	8000464 <__udivmoddi4+0x200>
 8000456:	4548      	cmp	r0, r9
 8000458:	d204      	bcs.n	8000464 <__udivmoddi4+0x200>
 800045a:	3b01      	subs	r3, #1
 800045c:	ebb9 0e02 	subs.w	lr, r9, r2
 8000460:	eb68 0c07 	sbc.w	ip, r8, r7
 8000464:	2e00      	cmp	r6, #0
 8000466:	d06f      	beq.n	8000548 <__udivmoddi4+0x2e4>
 8000468:	ebb0 020e 	subs.w	r2, r0, lr
 800046c:	eb65 050c 	sbc.w	r5, r5, ip
 8000470:	40ca      	lsrs	r2, r1
 8000472:	fa05 f404 	lsl.w	r4, r5, r4
 8000476:	40cd      	lsrs	r5, r1
 8000478:	4618      	mov	r0, r3
 800047a:	4314      	orrs	r4, r2
 800047c:	2100      	movs	r1, #0
 800047e:	e9c6 4500 	strd	r4, r5, [r6]
 8000482:	e73c      	b.n	80002fe <__udivmoddi4+0x9a>
 8000484:	fa02 fc03 	lsl.w	ip, r2, r3
 8000488:	f1c3 0220 	rsb	r2, r3, #32
 800048c:	4099      	lsls	r1, r3
 800048e:	409c      	lsls	r4, r3
 8000490:	40d5      	lsrs	r5, r2
 8000492:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000496:	fa20 f202 	lsr.w	r2, r0, r2
 800049a:	fa1f f78c 	uxth.w	r7, ip
 800049e:	fbb5 f0fe 	udiv	r0, r5, lr
 80004a2:	430a      	orrs	r2, r1
 80004a4:	fb0e 5510 	mls	r5, lr, r0, r5
 80004a8:	0c11      	lsrs	r1, r2, #16
 80004aa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ae:	fb00 f507 	mul.w	r5, r0, r7
 80004b2:	428d      	cmp	r5, r1
 80004b4:	d90e      	bls.n	80004d4 <__udivmoddi4+0x270>
 80004b6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80004be:	bf2c      	ite	cs
 80004c0:	f04f 0901 	movcs.w	r9, #1
 80004c4:	f04f 0900 	movcc.w	r9, #0
 80004c8:	428d      	cmp	r5, r1
 80004ca:	d902      	bls.n	80004d2 <__udivmoddi4+0x26e>
 80004cc:	f1b9 0f00 	cmp.w	r9, #0
 80004d0:	d031      	beq.n	8000536 <__udivmoddi4+0x2d2>
 80004d2:	4640      	mov	r0, r8
 80004d4:	1b49      	subs	r1, r1, r5
 80004d6:	b292      	uxth	r2, r2
 80004d8:	fbb1 f5fe 	udiv	r5, r1, lr
 80004dc:	fb0e 1115 	mls	r1, lr, r5, r1
 80004e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e4:	fb05 f107 	mul.w	r1, r5, r7
 80004e8:	4291      	cmp	r1, r2
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x298>
 80004ec:	eb1c 0202 	adds.w	r2, ip, r2
 80004f0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x296>
 80004f6:	4291      	cmp	r1, r2
 80004f8:	d823      	bhi.n	8000542 <__udivmoddi4+0x2de>
 80004fa:	4645      	mov	r5, r8
 80004fc:	1a52      	subs	r2, r2, r1
 80004fe:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000502:	e726      	b.n	8000352 <__udivmoddi4+0xee>
 8000504:	4631      	mov	r1, r6
 8000506:	4630      	mov	r0, r6
 8000508:	e6f9      	b.n	80002fe <__udivmoddi4+0x9a>
 800050a:	1a84      	subs	r4, r0, r2
 800050c:	eb65 0203 	sbc.w	r2, r5, r3
 8000510:	2001      	movs	r0, #1
 8000512:	4617      	mov	r7, r2
 8000514:	e70b      	b.n	800032e <__udivmoddi4+0xca>
 8000516:	4464      	add	r4, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14e>
 800051c:	4464      	add	r4, ip
 800051e:	3802      	subs	r0, #2
 8000520:	e6e4      	b.n	80002ec <__udivmoddi4+0x88>
 8000522:	3d02      	subs	r5, #2
 8000524:	4462      	add	r2, ip
 8000526:	e72f      	b.n	8000388 <__udivmoddi4+0x124>
 8000528:	3902      	subs	r1, #2
 800052a:	4462      	add	r2, ip
 800052c:	e6c9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800052e:	f1ae 0e02 	sub.w	lr, lr, #2
 8000532:	443d      	add	r5, r7
 8000534:	e76f      	b.n	8000416 <__udivmoddi4+0x1b2>
 8000536:	3802      	subs	r0, #2
 8000538:	4461      	add	r1, ip
 800053a:	e7cb      	b.n	80004d4 <__udivmoddi4+0x270>
 800053c:	3b02      	subs	r3, #2
 800053e:	443d      	add	r5, r7
 8000540:	e77e      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000542:	3d02      	subs	r5, #2
 8000544:	4462      	add	r2, ip
 8000546:	e7d9      	b.n	80004fc <__udivmoddi4+0x298>
 8000548:	4618      	mov	r0, r3
 800054a:	4631      	mov	r1, r6
 800054c:	e6d7      	b.n	80002fe <__udivmoddi4+0x9a>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800055c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000560:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	2b00      	cmp	r3, #0
 800056a:	d013      	beq.n	8000594 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800056c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000570:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000574:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000578:	2b00      	cmp	r3, #0
 800057a:	d00b      	beq.n	8000594 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800057c:	e000      	b.n	8000580 <ITM_SendChar+0x2c>
    {
      __NOP();
 800057e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000580:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d0f9      	beq.n	800057e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800058a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	b2d2      	uxtb	r2, r2
 8000592:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000594:	687b      	ldr	r3, [r7, #4]
}
 8000596:	4618      	mov	r0, r3
 8000598:	370c      	adds	r7, #12
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005b0:	4907      	ldr	r1, [pc, #28]	; (80005d0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b8:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4013      	ands	r3, r2
 80005c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005c2:	68fb      	ldr	r3, [r7, #12]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	40021000 	.word	0x40021000

080005d4 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_USB
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <LL_APB1_GRP2_EnableClock+0x2c>)
 80005de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80005e0:	4907      	ldr	r1, [pc, #28]	; (8000600 <LL_APB1_GRP2_EnableClock+0x2c>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80005e8:	4b05      	ldr	r3, [pc, #20]	; (8000600 <LL_APB1_GRP2_EnableClock+0x2c>)
 80005ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4013      	ands	r3, r2
 80005f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005f2:	68fb      	ldr	r3, [r7, #12]
}
 80005f4:	bf00      	nop
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	40021000 	.word	0x40021000

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fe38 	bl	800127e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f829 	bl	8000664 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ITM_Port32(31) = 1;
 8000612:	4b11      	ldr	r3, [pc, #68]	; (8000658 <main+0x54>)
 8000614:	2201      	movs	r2, #1
 8000616:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 fa0a 	bl	8000a30 <MX_GPIO_Init>
  MX_ADC1_Init();
 800061c:	f000 f888 	bl	8000730 <MX_ADC1_Init>
  MX_ICACHE_Init();
 8000620:	f000 f8fc 	bl	800081c <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 8000624:	f000 f90e 	bl	8000844 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 8000628:	f000 f95a 	bl	80008e0 <MX_RTC_Init>
  MX_UCPD1_Init();
 800062c:	f000 f9a2 	bl	8000974 <MX_UCPD1_Init>
  MX_USB_PCD_Init();
 8000630:	f000 f9d6 	bl	80009e0 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  printf("GPIO Init Done \r\n");
 8000634:	4809      	ldr	r0, [pc, #36]	; (800065c <main+0x58>)
 8000636:	f005 fa6d 	bl	8005b14 <puts>
  ITM_Port32(31) = 2;
 800063a:	4b07      	ldr	r3, [pc, #28]	; (8000658 <main+0x54>)
 800063c:	2202      	movs	r2, #2
 800063e:	601a      	str	r2, [r3, #0]


  enum state_codes cur_state = ENTRY_STATE; //Estado en el que empiezo
 8000640:	2300      	movs	r3, #0
 8000642:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  state_fun = state[cur_state]; //state_fun busca en el array de punteros a funciones que funcion tiene que ejecutar segun el estado actual
 8000644:	7bfb      	ldrb	r3, [r7, #15]
 8000646:	4a06      	ldr	r2, [pc, #24]	; (8000660 <main+0x5c>)
 8000648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800064c:	60bb      	str	r3, [r7, #8]
	  rc = state_fun(); //Ejecución de la función del estado actual
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	4798      	blx	r3
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	  state_fun = state[cur_state]; //state_fun busca en el array de punteros a funciones que funcion tiene que ejecutar segun el estado actual
 8000656:	e7f5      	b.n	8000644 <main+0x40>
 8000658:	e000007c 	.word	0xe000007c
 800065c:	08006250 	.word	0x08006250
 8000660:	20000000 	.word	0x20000000

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b098      	sub	sp, #96	; 0x60
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0318 	add.w	r3, r7, #24
 800066e:	2248      	movs	r2, #72	; 0x48
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f005 fb2e 	bl	8005cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
 8000682:	60da      	str	r2, [r3, #12]
 8000684:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000686:	2000      	movs	r0, #0
 8000688:	f002 fa46 	bl	8002b18 <HAL_PWREx_ControlVoltageScaling>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000692:	f000 fac7 	bl	8000c24 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000696:	f002 fa21 	bl	8002adc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SystemClock_Config+0xc8>)
 800069c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80006a0:	4a22      	ldr	r2, [pc, #136]	; (800072c <SystemClock_Config+0xc8>)
 80006a2:	f023 0318 	bic.w	r3, r3, #24
 80006a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80006aa:	2336      	movs	r3, #54	; 0x36
 80006ac:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006ae:	2381      	movs	r3, #129	; 0x81
 80006b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006b6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2340      	movs	r3, #64	; 0x40
 80006be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006c0:	2301      	movs	r3, #1
 80006c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006c8:	2360      	movs	r3, #96	; 0x60
 80006ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006cc:	2302      	movs	r3, #2
 80006ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006d0:	2301      	movs	r3, #1
 80006d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006d4:	2301      	movs	r3, #1
 80006d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80006d8:	2337      	movs	r3, #55	; 0x37
 80006da:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006dc:	2307      	movs	r3, #7
 80006de:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e4:	2302      	movs	r3, #2
 80006e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 0318 	add.w	r3, r7, #24
 80006ec:	4618      	mov	r0, r3
 80006ee:	f002 faa3 	bl	8002c38 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006f8:	f000 fa94 	bl	8000c24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000700:	2303      	movs	r3, #3
 8000702:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2105      	movs	r1, #5
 8000714:	4618      	mov	r0, r3
 8000716:	f002 ff65 	bl	80035e4 <HAL_RCC_ClockConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000720:	f000 fa80 	bl	8000c24 <Error_Handler>
  }
}
 8000724:	bf00      	nop
 8000726:	3760      	adds	r7, #96	; 0x60
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000

08000730 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b08a      	sub	sp, #40	; 0x28
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000736:	f107 031c 	add.w	r3, r7, #28
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
 8000750:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000752:	4b2f      	ldr	r3, [pc, #188]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000754:	4a2f      	ldr	r2, [pc, #188]	; (8000814 <MX_ADC1_Init+0xe4>)
 8000756:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000758:	4b2d      	ldr	r3, [pc, #180]	; (8000810 <MX_ADC1_Init+0xe0>)
 800075a:	2200      	movs	r2, #0
 800075c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800075e:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000764:	4b2a      	ldr	r3, [pc, #168]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800076a:	4b29      	ldr	r3, [pc, #164]	; (8000810 <MX_ADC1_Init+0xe0>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000770:	4b27      	ldr	r3, [pc, #156]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000772:	2204      	movs	r2, #4
 8000774:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000776:	4b26      	ldr	r3, [pc, #152]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000778:	2200      	movs	r2, #0
 800077a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800077c:	4b24      	ldr	r3, [pc, #144]	; (8000810 <MX_ADC1_Init+0xe0>)
 800077e:	2200      	movs	r2, #0
 8000780:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000784:	2201      	movs	r2, #1
 8000786:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <MX_ADC1_Init+0xe0>)
 800078a:	2200      	movs	r2, #0
 800078c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000790:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000792:	2200      	movs	r2, #0
 8000794:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000796:	4b1e      	ldr	r3, [pc, #120]	; (8000810 <MX_ADC1_Init+0xe0>)
 8000798:	2200      	movs	r2, #0
 800079a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800079c:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <MX_ADC1_Init+0xe0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007a4:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <MX_ADC1_Init+0xe0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007aa:	4b19      	ldr	r3, [pc, #100]	; (8000810 <MX_ADC1_Init+0xe0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007b2:	4817      	ldr	r0, [pc, #92]	; (8000810 <MX_ADC1_Init+0xe0>)
 80007b4:	f000 ff7a 	bl	80016ac <HAL_ADC_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007be:	f000 fa31 	bl	8000c24 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007c6:	f107 031c 	add.w	r3, r7, #28
 80007ca:	4619      	mov	r1, r3
 80007cc:	4810      	ldr	r0, [pc, #64]	; (8000810 <MX_ADC1_Init+0xe0>)
 80007ce:	f001 fcc9 	bl	8002164 <HAL_ADCEx_MultiModeConfigChannel>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007d8:	f000 fa24 	bl	8000c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007dc:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <MX_ADC1_Init+0xe8>)
 80007de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e0:	2306      	movs	r3, #6
 80007e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007e8:	237f      	movs	r3, #127	; 0x7f
 80007ea:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ec:	2304      	movs	r3, #4
 80007ee:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	4619      	mov	r1, r3
 80007f8:	4805      	ldr	r0, [pc, #20]	; (8000810 <MX_ADC1_Init+0xe0>)
 80007fa:	f001 f8a3 	bl	8001944 <HAL_ADC_ConfigChannel>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000804:	f000 fa0e 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	3728      	adds	r7, #40	; 0x28
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000094 	.word	0x20000094
 8000814:	42028000 	.word	0x42028000
 8000818:	0c900008 	.word	0x0c900008

0800081c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000820:	2000      	movs	r0, #0
 8000822:	f002 f827 	bl	8002874 <HAL_ICACHE_ConfigAssociativityMode>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800082c:	f000 f9fa 	bl	8000c24 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000830:	f002 f840 	bl	80028b4 <HAL_ICACHE_Enable>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800083a:	f000 f9f3 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000848:	4b22      	ldr	r3, [pc, #136]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800084a:	4a23      	ldr	r2, [pc, #140]	; (80008d8 <MX_LPUART1_UART_Init+0x94>)
 800084c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000850:	4a22      	ldr	r2, [pc, #136]	; (80008dc <MX_LPUART1_UART_Init+0x98>)
 8000852:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000854:	4b1f      	ldr	r3, [pc, #124]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800085a:	4b1e      	ldr	r3, [pc, #120]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800085c:	2200      	movs	r2, #0
 800085e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000860:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000862:	2200      	movs	r2, #0
 8000864:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000866:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000868:	220c      	movs	r2, #12
 800086a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086c:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800086e:	2200      	movs	r2, #0
 8000870:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000878:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800087a:	2200      	movs	r2, #0
 800087c:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087e:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000880:	2200      	movs	r2, #0
 8000882:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000884:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 8000886:	2200      	movs	r2, #0
 8000888:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800088a:	4812      	ldr	r0, [pc, #72]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800088c:	f003 ffde 	bl	800484c <HAL_UART_Init>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000896:	f000 f9c5 	bl	8000c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800089a:	2100      	movs	r1, #0
 800089c:	480d      	ldr	r0, [pc, #52]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 800089e:	f004 fd77 	bl	8005390 <HAL_UARTEx_SetTxFifoThreshold>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 80008a8:	f000 f9bc 	bl	8000c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ac:	2100      	movs	r1, #0
 80008ae:	4809      	ldr	r0, [pc, #36]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 80008b0:	f004 fdac 	bl	800540c <HAL_UARTEx_SetRxFifoThreshold>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 80008ba:	f000 f9b3 	bl	8000c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_LPUART1_UART_Init+0x90>)
 80008c0:	f004 fd2d 	bl	800531e <HAL_UARTEx_DisableFifoMode>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 80008ca:	f000 f9ab 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000fc 	.word	0x200000fc
 80008d8:	40008000 	.word	0x40008000
 80008dc:	00033324 	.word	0x00033324

080008e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 80008e6:	463b      	mov	r3, r7
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]
 80008f4:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008f6:	4b1d      	ldr	r3, [pc, #116]	; (800096c <MX_RTC_Init+0x8c>)
 80008f8:	4a1d      	ldr	r2, [pc, #116]	; (8000970 <MX_RTC_Init+0x90>)
 80008fa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008fc:	4b1b      	ldr	r3, [pc, #108]	; (800096c <MX_RTC_Init+0x8c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000902:	4b1a      	ldr	r3, [pc, #104]	; (800096c <MX_RTC_Init+0x8c>)
 8000904:	227f      	movs	r2, #127	; 0x7f
 8000906:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000908:	4b18      	ldr	r3, [pc, #96]	; (800096c <MX_RTC_Init+0x8c>)
 800090a:	22ff      	movs	r2, #255	; 0xff
 800090c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800090e:	4b17      	ldr	r3, [pc, #92]	; (800096c <MX_RTC_Init+0x8c>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000914:	4b15      	ldr	r3, [pc, #84]	; (800096c <MX_RTC_Init+0x8c>)
 8000916:	2200      	movs	r2, #0
 8000918:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800091a:	4b14      	ldr	r3, [pc, #80]	; (800096c <MX_RTC_Init+0x8c>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000920:	4b12      	ldr	r3, [pc, #72]	; (800096c <MX_RTC_Init+0x8c>)
 8000922:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000926:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000928:	4b10      	ldr	r3, [pc, #64]	; (800096c <MX_RTC_Init+0x8c>)
 800092a:	2200      	movs	r2, #0
 800092c:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800092e:	480f      	ldr	r0, [pc, #60]	; (800096c <MX_RTC_Init+0x8c>)
 8000930:	f003 fe52 	bl	80045d8 <HAL_RTC_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800093a:	f000 f973 	bl	8000c24 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 800094e:	463b      	mov	r3, r7
 8000950:	4619      	mov	r1, r3
 8000952:	4806      	ldr	r0, [pc, #24]	; (800096c <MX_RTC_Init+0x8c>)
 8000954:	f003 ff4e 	bl	80047f4 <HAL_RTCEx_PrivilegeModeSet>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800095e:	f000 f961 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	3718      	adds	r7, #24
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000190 	.word	0x20000190
 8000970:	40002800 	.word	0x40002800

08000974 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	463b      	mov	r3, r7
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
 8000988:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800098a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800098e:	f7ff fe21 	bl	80005d4 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000992:	2002      	movs	r0, #2
 8000994:	f7ff fe06 	bl	80005a4 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000998:	2001      	movs	r0, #1
 800099a:	f7ff fe03 	bl	80005a4 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800099e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80009a4:	2303      	movs	r3, #3
 80009a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80009a8:	2300      	movs	r3, #0
 80009aa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ac:	463b      	mov	r3, r7
 80009ae:	4619      	mov	r1, r3
 80009b0:	4809      	ldr	r0, [pc, #36]	; (80009d8 <MX_UCPD1_Init+0x64>)
 80009b2:	f004 ff02 	bl	80057ba <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80009b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009ba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80009bc:	2303      	movs	r3, #3
 80009be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80009c0:	2300      	movs	r3, #0
 80009c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c4:	463b      	mov	r3, r7
 80009c6:	4619      	mov	r1, r3
 80009c8:	4804      	ldr	r0, [pc, #16]	; (80009dc <MX_UCPD1_Init+0x68>)
 80009ca:	f004 fef6 	bl	80057ba <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 80009ce:	bf00      	nop
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	42020400 	.word	0x42020400
 80009dc:	42020000 	.word	0x42020000

080009e0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80009e4:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 80009e6:	4a11      	ldr	r2, [pc, #68]	; (8000a2c <MX_USB_PCD_Init+0x4c>)
 80009e8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80009ea:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 80009ec:	2208      	movs	r2, #8
 80009ee:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80009f0:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 80009f2:	2202      	movs	r2, #2
 80009f4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 80009f8:	2202      	movs	r2, #2
 80009fa:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	; (8000a28 <MX_USB_PCD_Init+0x48>)
 8000a16:	f001 ff5d 	bl	80028d4 <HAL_PCD_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000a20:	f000 f900 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200001b8 	.word	0x200001b8
 8000a2c:	4000d400 	.word	0x4000d400

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	; 0x28
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0314 	add.w	r3, r7, #20
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	4b54      	ldr	r3, [pc, #336]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4a:	4a53      	ldr	r2, [pc, #332]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a52:	4b51      	ldr	r3, [pc, #324]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	f003 0304 	and.w	r3, r3, #4
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a5e:	4b4e      	ldr	r3, [pc, #312]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a62:	4a4d      	ldr	r2, [pc, #308]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a64:	f043 0320 	orr.w	r3, r3, #32
 8000a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6a:	4b4b      	ldr	r3, [pc, #300]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	f003 0320 	and.w	r3, r3, #32
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	4b48      	ldr	r3, [pc, #288]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7a:	4a47      	ldr	r2, [pc, #284]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a7c:	f043 0302 	orr.w	r3, r3, #2
 8000a80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a82:	4b45      	ldr	r3, [pc, #276]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a8e:	4b42      	ldr	r3, [pc, #264]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	4a41      	ldr	r2, [pc, #260]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9a:	4b3f      	ldr	r3, [pc, #252]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000aa6:	f002 f893 	bl	8002bd0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	4b3b      	ldr	r3, [pc, #236]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	4a3a      	ldr	r2, [pc, #232]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab6:	4b38      	ldr	r3, [pc, #224]	; (8000b98 <MX_GPIO_Init+0x168>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	4835      	ldr	r0, [pc, #212]	; (8000b9c <MX_GPIO_Init+0x16c>)
 8000ac8:	f001 fe80 	bl	80027cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad2:	4833      	ldr	r0, [pc, #204]	; (8000ba0 <MX_GPIO_Init+0x170>)
 8000ad4:	f001 fe7a 	bl	80027cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	21a0      	movs	r1, #160	; 0xa0
 8000adc:	4831      	ldr	r0, [pc, #196]	; (8000ba4 <MX_GPIO_Init+0x174>)
 8000ade:	f001 fe75 	bl	80027cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ae2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	4828      	ldr	r0, [pc, #160]	; (8000b9c <MX_GPIO_Init+0x16c>)
 8000afa:	f001 fce7 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000afe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b04:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b0e:	f107 0314 	add.w	r3, r7, #20
 8000b12:	4619      	mov	r1, r3
 8000b14:	4824      	ldr	r0, [pc, #144]	; (8000ba8 <MX_GPIO_Init+0x178>)
 8000b16:	f001 fcd9 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	481a      	ldr	r0, [pc, #104]	; (8000b9c <MX_GPIO_Init+0x16c>)
 8000b32:	f001 fccb 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8000b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4814      	ldr	r0, [pc, #80]	; (8000ba0 <MX_GPIO_Init+0x170>)
 8000b50:	f001 fcbc 	bl	80024cc <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_DBN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = UCPD_DBN_Pin|LED_BLUE_Pin;
 8000b54:	23a0      	movs	r3, #160	; 0xa0
 8000b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	4619      	mov	r1, r3
 8000b6a:	480e      	ldr	r0, [pc, #56]	; (8000ba4 <MX_GPIO_Init+0x174>)
 8000b6c:	f001 fcae 	bl	80024cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2100      	movs	r1, #0
 8000b74:	2018      	movs	r0, #24
 8000b76:	f001 fc74 	bl	8002462 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 8000b7a:	2018      	movs	r0, #24
 8000b7c:	f001 fc8b 	bl	8002496 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI14_IRQn, 0, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2100      	movs	r1, #0
 8000b84:	2019      	movs	r0, #25
 8000b86:	f001 fc6c 	bl	8002462 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI14_IRQn);
 8000b8a:	2019      	movs	r0, #25
 8000b8c:	f001 fc83 	bl	8002496 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b90:	bf00      	nop
 8000b92:	3728      	adds	r7, #40	; 0x28
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	42020800 	.word	0x42020800
 8000ba0:	42020000 	.word	0x42020000
 8000ba4:	42020400 	.word	0x42020400
 8000ba8:	42021400 	.word	0x42021400

08000bac <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++){
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e009      	b.n	8000bd2 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	1c5a      	adds	r2, r3, #1
 8000bc2:	60ba      	str	r2, [r7, #8]
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fcc4 	bl	8000554 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++){
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	697a      	ldr	r2, [r7, #20]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	dbf1      	blt.n	8000bbe <_write+0x12>
	}
	return len;
 8000bda:	687b      	ldr	r3, [r7, #4]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <state1>:

int state1(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
	return 0;
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr

08000bf4 <state2>:

int state2(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
	return 0;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <state3>:

int state3(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
	return 0;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <state4>:

int state4(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
	return 0;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c28:	b672      	cpsid	i
}
 8000c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <Error_Handler+0x8>
	...

08000c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c36:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <HAL_MspInit+0x44>)
 8000c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c3a:	4a0e      	ldr	r2, [pc, #56]	; (8000c74 <HAL_MspInit+0x44>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6613      	str	r3, [r2, #96]	; 0x60
 8000c42:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <HAL_MspInit+0x44>)
 8000c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4e:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <HAL_MspInit+0x44>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c52:	4a08      	ldr	r2, [pc, #32]	; (8000c74 <HAL_MspInit+0x44>)
 8000c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c58:	6593      	str	r3, [r2, #88]	; 0x58
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_MspInit+0x44>)
 8000c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	40021000 	.word	0x40021000

08000c78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b0ae      	sub	sp, #184	; 0xb8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	2294      	movs	r2, #148	; 0x94
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f005 f81b 	bl	8005cd4 <memset>
  if(hadc->Instance==ADC1)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a1f      	ldr	r2, [pc, #124]	; (8000d20 <HAL_ADC_MspInit+0xa8>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d137      	bne.n	8000d18 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ca8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000cae:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000cb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cb6:	f107 0310 	add.w	r3, r7, #16
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f002 ff76 	bl	8003bac <HAL_RCCEx_PeriphCLKConfig>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000cc6:	f7ff ffad 	bl	8000c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cca:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cce:	4a15      	ldr	r2, [pc, #84]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000cd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd6:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ce6:	4a0f      	ldr	r2, [pc, #60]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cee:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_ADC_MspInit+0xac>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf2:	f003 0304 	and.w	r3, r3, #4
 8000cf6:	60bb      	str	r3, [r7, #8]
 8000cf8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d00:	2303      	movs	r3, #3
 8000d02:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000d0c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d10:	4619      	mov	r1, r3
 8000d12:	4805      	ldr	r0, [pc, #20]	; (8000d28 <HAL_ADC_MspInit+0xb0>)
 8000d14:	f001 fbda 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d18:	bf00      	nop
 8000d1a:	37b8      	adds	r7, #184	; 0xb8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	42028000 	.word	0x42028000
 8000d24:	40021000 	.word	0x40021000
 8000d28:	42020800 	.word	0x42020800

08000d2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b0ae      	sub	sp, #184	; 0xb8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d44:	f107 0310 	add.w	r3, r7, #16
 8000d48:	2294      	movs	r2, #148	; 0x94
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f004 ffc1 	bl	8005cd4 <memset>
  if(huart->Instance==LPUART1)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a22      	ldr	r2, [pc, #136]	; (8000de0 <HAL_UART_MspInit+0xb4>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d13d      	bne.n	8000dd8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000d5c:	2320      	movs	r3, #32
 8000d5e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000d60:	2300      	movs	r3, #0
 8000d62:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f002 ff1f 	bl	8003bac <HAL_RCCEx_PeriphCLKConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d74:	f7ff ff56 	bl	8000c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000d78:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d7c:	4a19      	ldr	r2, [pc, #100]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000d84:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d94:	4a13      	ldr	r2, [pc, #76]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9c:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <HAL_UART_MspInit+0xb8>)
 8000d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000da8:	f001 ff12 	bl	8002bd0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_VCP_TX_Pin|ST_LINK_VCP_RX_Pin;
 8000dac:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000db0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000dc6:	2308      	movs	r3, #8
 8000dc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dcc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4805      	ldr	r0, [pc, #20]	; (8000de8 <HAL_UART_MspInit+0xbc>)
 8000dd4:	f001 fb7a 	bl	80024cc <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000dd8:	bf00      	nop
 8000dda:	37b8      	adds	r7, #184	; 0xb8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40008000 	.word	0x40008000
 8000de4:	40021000 	.word	0x40021000
 8000de8:	42021800 	.word	0x42021800

08000dec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b0a8      	sub	sp, #160	; 0xa0
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000df4:	f107 030c 	add.w	r3, r7, #12
 8000df8:	2294      	movs	r2, #148	; 0x94
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f004 ff69 	bl	8005cd4 <memset>
  if(hrtc->Instance==RTC)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a16      	ldr	r2, [pc, #88]	; (8000e60 <HAL_RTC_MspInit+0x74>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d124      	bne.n	8000e56 <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e10:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f002 fec4 	bl	8003bac <HAL_RCCEx_PeriphCLKConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000e2a:	f7ff fefb 	bl	8000c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <HAL_RTC_MspInit+0x78>)
 8000e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e34:	4a0b      	ldr	r2, [pc, #44]	; (8000e64 <HAL_RTC_MspInit+0x78>)
 8000e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000e3e:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <HAL_RTC_MspInit+0x78>)
 8000e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e42:	4a08      	ldr	r2, [pc, #32]	; (8000e64 <HAL_RTC_MspInit+0x78>)
 8000e44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e48:	6593      	str	r3, [r2, #88]	; 0x58
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_RTC_MspInit+0x78>)
 8000e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000e56:	bf00      	nop
 8000e58:	37a0      	adds	r7, #160	; 0xa0
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40002800 	.word	0x40002800
 8000e64:	40021000 	.word	0x40021000

08000e68 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0ae      	sub	sp, #184	; 0xb8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	2294      	movs	r2, #148	; 0x94
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f004 ff23 	bl	8005cd4 <memset>
  if(hpcd->Instance==USB)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a22      	ldr	r2, [pc, #136]	; (8000f1c <HAL_PCD_MspInit+0xb4>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d13d      	bne.n	8000f14 <HAL_PCD_MspInit+0xac>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e9c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea4:	f107 0310 	add.w	r3, r7, #16
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f002 fe7f 	bl	8003bac <HAL_RCCEx_PeriphCLKConfig>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000eb4:	f7ff feb6 	bl	8000c24 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ebc:	4a18      	ldr	r2, [pc, #96]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec4:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000ec6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec8:	f003 0301 	and.w	r3, r3, #1
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000ed0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ed4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000eea:	230a      	movs	r3, #10
 8000eec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	480b      	ldr	r0, [pc, #44]	; (8000f24 <HAL_PCD_MspInit+0xbc>)
 8000ef8:	f001 fae8 	bl	80024cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f00:	4a07      	ldr	r2, [pc, #28]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000f02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f06:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <HAL_PCD_MspInit+0xb8>)
 8000f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f10:	60bb      	str	r3, [r7, #8]
 8000f12:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000f14:	bf00      	nop
 8000f16:	37b8      	adds	r7, #184	; 0xb8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	4000d400 	.word	0x4000d400
 8000f20:	40021000 	.word	0x40021000
 8000f24:	42020000 	.word	0x42020000

08000f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f2c:	e7fe      	b.n	8000f2c <NMI_Handler+0x4>

08000f2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <HardFault_Handler+0x4>

08000f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <MemManage_Handler+0x4>

08000f3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3e:	e7fe      	b.n	8000f3e <BusFault_Handler+0x4>

08000f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f44:	e7fe      	b.n	8000f44 <UsageFault_Handler+0x4>

08000f46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f46:	b480      	push	{r7}
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f74:	f000 f9da 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f80:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f84:	f001 fc3a 	bl	80027fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <EXTI14_IRQHandler>:

/**
  * @brief This function handles EXTI line14 interrupt.
  */
void EXTI14_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI14_IRQn 0 */

  /* USER CODE END EXTI14_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8000f90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000f94:	f001 fc32 	bl	80027fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI14_IRQn 1 */

  /* USER CODE END EXTI14_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
 8000fac:	e00a      	b.n	8000fc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fae:	f3af 8000 	nop.w
 8000fb2:	4601      	mov	r1, r0
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	1c5a      	adds	r2, r3, #1
 8000fb8:	60ba      	str	r2, [r7, #8]
 8000fba:	b2ca      	uxtb	r2, r1
 8000fbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	dbf0      	blt.n	8000fae <_read+0x12>
  }

  return len;
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b083      	sub	sp, #12
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ffe:	605a      	str	r2, [r3, #4]
  return 0;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_isatty>:

int _isatty(int file)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001048:	4a14      	ldr	r2, [pc, #80]	; (800109c <_sbrk+0x5c>)
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <_sbrk+0x60>)
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001054:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <_sbrk+0x64>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <_sbrk+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <_sbrk+0x64>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	429a      	cmp	r2, r3
 800106e:	d207      	bcs.n	8001080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001070:	f004 fe7e 	bl	8005d70 <__errno>
 8001074:	4603      	mov	r3, r0
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e009      	b.n	8001094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <_sbrk+0x64>)
 8001090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20030000 	.word	0x20030000
 80010a0:	00000400 	.word	0x00000400
 80010a4:	200004ac 	.word	0x200004ac
 80010a8:	20000600 	.word	0x20000600

080010ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <SystemInit+0x20>)
 80010b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010b6:	4a05      	ldr	r2, [pc, #20]	; (80010cc <SystemInit+0x20>)
 80010b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80010d6:	4b4f      	ldr	r3, [pc, #316]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0308 	and.w	r3, r3, #8
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d107      	bne.n	80010f2 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80010e2:	4b4c      	ldr	r3, [pc, #304]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80010e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010e8:	0a1b      	lsrs	r3, r3, #8
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	e005      	b.n	80010fe <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80010f2:	4b48      	ldr	r3, [pc, #288]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	091b      	lsrs	r3, r3, #4
 80010f8:	f003 030f 	and.w	r3, r3, #15
 80010fc:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80010fe:	4a46      	ldr	r2, [pc, #280]	; (8001218 <SystemCoreClockUpdate+0x148>)
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001106:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001108:	4b42      	ldr	r3, [pc, #264]	; (8001214 <SystemCoreClockUpdate+0x144>)
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	f003 030c 	and.w	r3, r3, #12
 8001110:	2b0c      	cmp	r3, #12
 8001112:	d866      	bhi.n	80011e2 <SystemCoreClockUpdate+0x112>
 8001114:	a201      	add	r2, pc, #4	; (adr r2, 800111c <SystemCoreClockUpdate+0x4c>)
 8001116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111a:	bf00      	nop
 800111c:	08001151 	.word	0x08001151
 8001120:	080011e3 	.word	0x080011e3
 8001124:	080011e3 	.word	0x080011e3
 8001128:	080011e3 	.word	0x080011e3
 800112c:	08001159 	.word	0x08001159
 8001130:	080011e3 	.word	0x080011e3
 8001134:	080011e3 	.word	0x080011e3
 8001138:	080011e3 	.word	0x080011e3
 800113c:	08001161 	.word	0x08001161
 8001140:	080011e3 	.word	0x080011e3
 8001144:	080011e3 	.word	0x080011e3
 8001148:	080011e3 	.word	0x080011e3
 800114c:	08001169 	.word	0x08001169
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001150:	4a32      	ldr	r2, [pc, #200]	; (800121c <SystemCoreClockUpdate+0x14c>)
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	6013      	str	r3, [r2, #0]
      break;
 8001156:	e048      	b.n	80011ea <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001158:	4b30      	ldr	r3, [pc, #192]	; (800121c <SystemCoreClockUpdate+0x14c>)
 800115a:	4a31      	ldr	r2, [pc, #196]	; (8001220 <SystemCoreClockUpdate+0x150>)
 800115c:	601a      	str	r2, [r3, #0]
      break;
 800115e:	e044      	b.n	80011ea <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001160:	4b2e      	ldr	r3, [pc, #184]	; (800121c <SystemCoreClockUpdate+0x14c>)
 8001162:	4a30      	ldr	r2, [pc, #192]	; (8001224 <SystemCoreClockUpdate+0x154>)
 8001164:	601a      	str	r2, [r3, #0]
      break;
 8001166:	e040      	b.n	80011ea <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001168:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <SystemCoreClockUpdate+0x144>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8001172:	4b28      	ldr	r3, [pc, #160]	; (8001214 <SystemCoreClockUpdate+0x144>)
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	091b      	lsrs	r3, r3, #4
 8001178:	f003 030f 	and.w	r3, r3, #15
 800117c:	3301      	adds	r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b02      	cmp	r3, #2
 8001184:	d003      	beq.n	800118e <SystemCoreClockUpdate+0xbe>
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2b03      	cmp	r3, #3
 800118a:	d006      	beq.n	800119a <SystemCoreClockUpdate+0xca>
 800118c:	e00b      	b.n	80011a6 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800118e:	4a24      	ldr	r2, [pc, #144]	; (8001220 <SystemCoreClockUpdate+0x150>)
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	fbb2 f3f3 	udiv	r3, r2, r3
 8001196:	613b      	str	r3, [r7, #16]
          break;
 8001198:	e00b      	b.n	80011b2 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800119a:	4a22      	ldr	r2, [pc, #136]	; (8001224 <SystemCoreClockUpdate+0x154>)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a2:	613b      	str	r3, [r7, #16]
          break;
 80011a4:	e005      	b.n	80011b2 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	613b      	str	r3, [r7, #16]
          break;
 80011b0:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	0a1b      	lsrs	r3, r3, #8
 80011b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	fb02 f303 	mul.w	r3, r2, r3
 80011c2:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	0e5b      	lsrs	r3, r3, #25
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	3301      	adds	r3, #1
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011dc:	4a0f      	ldr	r2, [pc, #60]	; (800121c <SystemCoreClockUpdate+0x14c>)
 80011de:	6013      	str	r3, [r2, #0]
      break;
 80011e0:	e003      	b.n	80011ea <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80011e2:	4a0e      	ldr	r2, [pc, #56]	; (800121c <SystemCoreClockUpdate+0x14c>)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	6013      	str	r3, [r2, #0]
      break;
 80011e8:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <SystemCoreClockUpdate+0x144>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	f003 030f 	and.w	r3, r3, #15
 80011f4:	4a0c      	ldr	r2, [pc, #48]	; (8001228 <SystemCoreClockUpdate+0x158>)
 80011f6:	5cd3      	ldrb	r3, [r2, r3]
 80011f8:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <SystemCoreClockUpdate+0x14c>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	fa22 f303 	lsr.w	r3, r2, r3
 8001204:	4a05      	ldr	r2, [pc, #20]	; (800121c <SystemCoreClockUpdate+0x14c>)
 8001206:	6013      	str	r3, [r2, #0]
}
 8001208:	bf00      	nop
 800120a:	371c      	adds	r7, #28
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000
 8001218:	0800627c 	.word	0x0800627c
 800121c:	20000010 	.word	0x20000010
 8001220:	00f42400 	.word	0x00f42400
 8001224:	007a1200 	.word	0x007a1200
 8001228:	08006264 	.word	0x08006264

0800122c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800122c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001264 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001230:	f7ff ff3c 	bl	80010ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001234:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001236:	e003      	b.n	8001240 <LoopCopyDataInit>

08001238 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800123a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800123c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800123e:	3104      	adds	r1, #4

08001240 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001240:	480a      	ldr	r0, [pc, #40]	; (800126c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001242:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001244:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001246:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001248:	d3f6      	bcc.n	8001238 <CopyDataInit>
	ldr	r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <LoopForever+0x12>)
	b	LoopFillZerobss
 800124c:	e002      	b.n	8001254 <LoopFillZerobss>

0800124e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800124e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001250:	f842 3b04 	str.w	r3, [r2], #4

08001254 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <LoopForever+0x16>)
	cmp	r2, r3
 8001256:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001258:	d3f9      	bcc.n	800124e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800125a:	f004 fd8f 	bl	8005d7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800125e:	f7ff f9d1 	bl	8000604 <main>

08001262 <LoopForever>:

LoopForever:
    b LoopForever
 8001262:	e7fe      	b.n	8001262 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001264:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001268:	080062f4 	.word	0x080062f4
	ldr	r0, =_sdata
 800126c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001270:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8001274:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8001278:	20000600 	.word	0x20000600

0800127c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_2_IRQHandler>

0800127e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001284:	2300      	movs	r3, #0
 8001286:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001288:	2004      	movs	r0, #4
 800128a:	f001 f8df 	bl	800244c <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 800128e:	f7ff ff1f 	bl	80010d0 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001292:	2000      	movs	r0, #0
 8001294:	f000 f80e 	bl	80012b4 <HAL_InitTick>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d002      	beq.n	80012a4 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	71fb      	strb	r3, [r7, #7]
 80012a2:	e001      	b.n	80012a8 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012a4:	f7ff fcc4 	bl	8000c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012a8:	79fb      	ldrb	r3, [r7, #7]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012c0:	4b17      	ldr	r3, [pc, #92]	; (8001320 <HAL_InitTick+0x6c>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d023      	beq.n	8001310 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <HAL_InitTick+0x70>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <HAL_InitTick+0x6c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012da:	fbb2 f3f3 	udiv	r3, r2, r3
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 f8e7 	bl	80024b2 <HAL_SYSTICK_Config>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b07      	cmp	r3, #7
 80012ee:	d809      	bhi.n	8001304 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f0:	2200      	movs	r2, #0
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f001 f8b3 	bl	8002462 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012fc:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <HAL_InitTick+0x74>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	e007      	b.n	8001314 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e004      	b.n	8001314 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	e001      	b.n	8001314 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000018 	.word	0x20000018
 8001324:	20000010 	.word	0x20000010
 8001328:	20000014 	.word	0x20000014

0800132c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000018 	.word	0x20000018
 8001350:	200004b0 	.word	0x200004b0

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	; (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200004b0 	.word	0x200004b0

0800136c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	431a      	orrs	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	609a      	str	r2, [r3, #8]
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	609a      	str	r2, [r3, #8]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3360      	adds	r3, #96	; 0x60
 80013e6:	461a      	mov	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <LL_ADC_SetOffset+0x44>)
 80013f6:	4013      	ands	r3, r2
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	430a      	orrs	r2, r1
 8001402:	4313      	orrs	r3, r2
 8001404:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800140c:	bf00      	nop
 800140e:	371c      	adds	r7, #28
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	03fff000 	.word	0x03fff000

0800141c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3360      	adds	r3, #96	; 0x60
 800142a:	461a      	mov	r2, r3
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800143c:	4618      	mov	r0, r3
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	3360      	adds	r3, #96	; 0x60
 8001458:	461a      	mov	r2, r3
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	431a      	orrs	r2, r3
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001472:	bf00      	nop
 8001474:	371c      	adds	r7, #28
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800147e:	b480      	push	{r7}
 8001480:	b083      	sub	sp, #12
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	431a      	orrs	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	615a      	str	r2, [r3, #20]
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	3330      	adds	r3, #48	; 0x30
 80014b4:	461a      	mov	r2, r3
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	f003 030c 	and.w	r3, r3, #12
 80014c0:	4413      	add	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	f003 031f 	and.w	r3, r3, #31
 80014ce:	211f      	movs	r1, #31
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	401a      	ands	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	0e9b      	lsrs	r3, r3, #26
 80014dc:	f003 011f 	and.w	r1, r3, #31
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	f003 031f 	and.w	r3, r3, #31
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	431a      	orrs	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014f0:	bf00      	nop
 80014f2:	371c      	adds	r7, #28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b087      	sub	sp, #28
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3314      	adds	r3, #20
 800150c:	461a      	mov	r2, r3
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	0e5b      	lsrs	r3, r3, #25
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	4413      	add	r3, r2
 800151a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	0d1b      	lsrs	r3, r3, #20
 8001524:	f003 031f 	and.w	r3, r3, #31
 8001528:	2107      	movs	r1, #7
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	401a      	ands	r2, r3
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	0d1b      	lsrs	r3, r3, #20
 8001536:	f003 031f 	and.w	r3, r3, #31
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	fa01 f303 	lsl.w	r3, r1, r3
 8001540:	431a      	orrs	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001546:	bf00      	nop
 8001548:	371c      	adds	r7, #28
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800156c:	43db      	mvns	r3, r3
 800156e:	401a      	ands	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0318 	and.w	r3, r3, #24
 8001576:	4908      	ldr	r1, [pc, #32]	; (8001598 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001578:	40d9      	lsrs	r1, r3
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	400b      	ands	r3, r1
 800157e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001582:	431a      	orrs	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	0007ffff 	.word	0x0007ffff

0800159c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80015ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6093      	str	r3, [r2, #8]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80015d4:	d101      	bne.n	80015da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80015f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001620:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001624:	d101      	bne.n	800162a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <LL_ADC_IsEnabled+0x18>
 800164c:	2301      	movs	r3, #1
 800164e:	e000      	b.n	8001652 <LL_ADC_IsEnabled+0x1a>
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	2b04      	cmp	r3, #4
 8001670:	d101      	bne.n	8001676 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 0308 	and.w	r3, r3, #8
 8001694:	2b08      	cmp	r3, #8
 8001696:	d101      	bne.n	800169c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001698:	2301      	movs	r3, #1
 800169a:	e000      	b.n	800169e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016ac:	b590      	push	{r4, r7, lr}
 80016ae:	b089      	sub	sp, #36	; 0x24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e12e      	b.n	8001924 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d109      	bne.n	80016e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff facf 	bl	8000c78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ff67 	bl	80015c0 <LL_ADC_IsDeepPowerDownEnabled>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d004      	beq.n	8001702 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff4d 	bl	800159c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff82 	bl	8001610 <LL_ADC_IsInternalRegulatorEnabled>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d115      	bne.n	800173e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ff66 	bl	80015e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800171c:	4b83      	ldr	r3, [pc, #524]	; (800192c <HAL_ADC_Init+0x280>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	099b      	lsrs	r3, r3, #6
 8001722:	4a83      	ldr	r2, [pc, #524]	; (8001930 <HAL_ADC_Init+0x284>)
 8001724:	fba2 2303 	umull	r2, r3, r2, r3
 8001728:	099b      	lsrs	r3, r3, #6
 800172a:	3301      	adds	r3, #1
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001730:	e002      	b.n	8001738 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	3b01      	subs	r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f9      	bne.n	8001732 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff64 	bl	8001610 <LL_ADC_IsInternalRegulatorEnabled>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10d      	bne.n	800176a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001752:	f043 0210 	orr.w	r2, r3, #16
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175e:	f043 0201 	orr.w	r2, r3, #1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff ff75 	bl	800165e <LL_ADC_REG_IsConversionOngoing>
 8001774:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800177a:	f003 0310 	and.w	r3, r3, #16
 800177e:	2b00      	cmp	r3, #0
 8001780:	f040 80c7 	bne.w	8001912 <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2b00      	cmp	r3, #0
 8001788:	f040 80c3 	bne.w	8001912 <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001790:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001794:	f043 0202 	orr.w	r2, r3, #2
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff49 	bl	8001638 <LL_ADC_IsEnabled>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d110      	bne.n	80017ce <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80017ac:	4861      	ldr	r0, [pc, #388]	; (8001934 <HAL_ADC_Init+0x288>)
 80017ae:	f7ff ff43 	bl	8001638 <LL_ADC_IsEnabled>
 80017b2:	4604      	mov	r4, r0
 80017b4:	4860      	ldr	r0, [pc, #384]	; (8001938 <HAL_ADC_Init+0x28c>)
 80017b6:	f7ff ff3f 	bl	8001638 <LL_ADC_IsEnabled>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4323      	orrs	r3, r4
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d105      	bne.n	80017ce <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4619      	mov	r1, r3
 80017c8:	485c      	ldr	r0, [pc, #368]	; (800193c <HAL_ADC_Init+0x290>)
 80017ca:	f7ff fdcf 	bl	800136c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7e5b      	ldrb	r3, [r3, #25]
 80017d2:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017d8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80017de:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80017e4:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ec:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d106      	bne.n	800180a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001800:	3b01      	subs	r3, #1
 8001802:	045b      	lsls	r3, r3, #17
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4313      	orrs	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180e:	2b00      	cmp	r3, #0
 8001810:	d009      	beq.n	8001826 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	68da      	ldr	r2, [r3, #12]
 800182c:	4b44      	ldr	r3, [pc, #272]	; (8001940 <HAL_ADC_Init+0x294>)
 800182e:	4013      	ands	r3, r2
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	69b9      	ldr	r1, [r7, #24]
 8001836:	430b      	orrs	r3, r1
 8001838:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff ff20 	bl	8001684 <LL_ADC_INJ_IsConversionOngoing>
 8001844:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d140      	bne.n	80018ce <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d13d      	bne.n	80018ce <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7e1b      	ldrb	r3, [r3, #24]
 800185a:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800185c:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001864:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001874:	f023 0306 	bic.w	r3, r3, #6
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6812      	ldr	r2, [r2, #0]
 800187c:	69b9      	ldr	r1, [r7, #24]
 800187e:	430b      	orrs	r3, r1
 8001880:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001888:	2b01      	cmp	r3, #1
 800188a:	d118      	bne.n	80018be <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001896:	f023 0304 	bic.w	r3, r3, #4
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018a2:	4311      	orrs	r1, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018a8:	4311      	orrs	r1, r2
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80018ae:	430a      	orrs	r2, r1
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0201 	orr.w	r2, r2, #1
 80018ba:	611a      	str	r2, [r3, #16]
 80018bc:	e007      	b.n	80018ce <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	691a      	ldr	r2, [r3, #16]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f022 0201 	bic.w	r2, r2, #1
 80018cc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d10c      	bne.n	80018f0 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018dc:	f023 010f 	bic.w	r1, r3, #15
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	1e5a      	subs	r2, r3, #1
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	430a      	orrs	r2, r1
 80018ec:	631a      	str	r2, [r3, #48]	; 0x30
 80018ee:	e007      	b.n	8001900 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 020f 	bic.w	r2, r2, #15
 80018fe:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001904:	f023 0303 	bic.w	r3, r3, #3
 8001908:	f043 0201 	orr.w	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	659a      	str	r2, [r3, #88]	; 0x58
 8001910:	e007      	b.n	8001922 <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001916:	f043 0210 	orr.w	r2, r3, #16
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001922:	7ffb      	ldrb	r3, [r7, #31]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3724      	adds	r7, #36	; 0x24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd90      	pop	{r4, r7, pc}
 800192c:	20000010 	.word	0x20000010
 8001930:	053e2d63 	.word	0x053e2d63
 8001934:	42028000 	.word	0x42028000
 8001938:	42028100 	.word	0x42028100
 800193c:	42028300 	.word	0x42028300
 8001940:	fff0c007 	.word	0xfff0c007

08001944 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b0b7      	sub	sp, #220	; 0xdc
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800195e:	2b01      	cmp	r3, #1
 8001960:	d101      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x22>
 8001962:	2302      	movs	r3, #2
 8001964:	e3c1      	b.n	80020ea <HAL_ADC_ConfigChannel+0x7a6>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fe73 	bl	800165e <LL_ADC_REG_IsConversionOngoing>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	f040 83a6 	bne.w	80020cc <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6818      	ldr	r0, [r3, #0]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	6859      	ldr	r1, [r3, #4]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	f7ff fd89 	bl	80014a4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fe61 	bl	800165e <LL_ADC_REG_IsConversionOngoing>
 800199c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fe6d 	bl	8001684 <LL_ADC_INJ_IsConversionOngoing>
 80019aa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f040 81c1 	bne.w	8001d3a <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f040 81bc 	bne.w	8001d3a <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80019ca:	d10f      	bne.n	80019ec <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2200      	movs	r2, #0
 80019d6:	4619      	mov	r1, r3
 80019d8:	f7ff fd90 	bl	80014fc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fd4a 	bl	800147e <LL_ADC_SetSamplingTimeCommonConfig>
 80019ea:	e00e      	b.n	8001a0a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6818      	ldr	r0, [r3, #0]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	6819      	ldr	r1, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	461a      	mov	r2, r3
 80019fa:	f7ff fd7f 	bl	80014fc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2100      	movs	r1, #0
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fd3a 	bl	800147e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	695a      	ldr	r2, [r3, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	08db      	lsrs	r3, r3, #3
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d00a      	beq.n	8001a42 <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	6919      	ldr	r1, [r3, #16]
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a3c:	f7ff fcca 	bl	80013d4 <LL_ADC_SetOffset>
 8001a40:	e17b      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2100      	movs	r1, #0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fce7 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10a      	bne.n	8001a6e <HAL_ADC_ConfigChannel+0x12a>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fcdc 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001a64:	4603      	mov	r3, r0
 8001a66:	0e9b      	lsrs	r3, r3, #26
 8001a68:	f003 021f 	and.w	r2, r3, #31
 8001a6c:	e01e      	b.n	8001aac <HAL_ADC_ConfigChannel+0x168>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fcd1 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001a84:	fa93 f3a3 	rbit	r3, r3
 8001a88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001a90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8001a9c:	2320      	movs	r3, #32
 8001a9e:	e004      	b.n	8001aaa <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 8001aa0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d105      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x180>
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	0e9b      	lsrs	r3, r3, #26
 8001abe:	f003 031f 	and.w	r3, r3, #31
 8001ac2:	e018      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x1b2>
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001acc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001ad8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001adc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001ae0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8001ae8:	2320      	movs	r3, #32
 8001aea:	e004      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8001aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d106      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2200      	movs	r2, #0
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fca0 	bl	8001448 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc84 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001b14:	4603      	mov	r3, r0
 8001b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10a      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x1f0>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2101      	movs	r1, #1
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fc79 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	0e9b      	lsrs	r3, r3, #26
 8001b2e:	f003 021f 	and.w	r2, r3, #31
 8001b32:	e01e      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x22e>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fc6e 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b4a:	fa93 f3a3 	rbit	r3, r3
 8001b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001b56:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001b5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 8001b62:	2320      	movs	r3, #32
 8001b64:	e004      	b.n	8001b70 <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8001b66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b6a:	fab3 f383 	clz	r3, r3
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x246>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	0e9b      	lsrs	r3, r3, #26
 8001b84:	f003 031f 	and.w	r3, r3, #31
 8001b88:	e018      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x278>
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001b9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001ba2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 8001bae:	2320      	movs	r3, #32
 8001bb0:	e004      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 8001bb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d106      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fc3d 	bl	8001448 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fc21 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10a      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2b6>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2102      	movs	r1, #2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fc16 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	0e9b      	lsrs	r3, r3, #26
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	e01e      	b.n	8001c38 <HAL_ADC_ConfigChannel+0x2f4>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2102      	movs	r1, #2
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fc0b 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001c18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001c20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8001c28:	2320      	movs	r3, #32
 8001c2a:	e004      	b.n	8001c36 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8001c2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c30:	fab3 f383 	clz	r3, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d105      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x30c>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	0e9b      	lsrs	r3, r3, #26
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	e016      	b.n	8001c7e <HAL_ADC_ConfigChannel+0x33a>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c5c:	fa93 f3a3 	rbit	r3, r3
 8001c60:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001c62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d101      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 8001c70:	2320      	movs	r3, #32
 8001c72:	e004      	b.n	8001c7e <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8001c74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d106      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2200      	movs	r2, #0
 8001c88:	2102      	movs	r1, #2
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fbdc 	bl	8001448 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2103      	movs	r1, #3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fbc0 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10a      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x378>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2103      	movs	r1, #3
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fbb5 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	0e9b      	lsrs	r3, r3, #26
 8001cb6:	f003 021f 	and.w	r2, r3, #31
 8001cba:	e017      	b.n	8001cec <HAL_ADC_ConfigChannel+0x3a8>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2103      	movs	r1, #3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fbaa 	bl	800141c <LL_ADC_GetOffsetChannel>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001cd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cd6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001cd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 8001ce2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d105      	bne.n	8001d04 <HAL_ADC_ConfigChannel+0x3c0>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	0e9b      	lsrs	r3, r3, #26
 8001cfe:	f003 031f 	and.w	r3, r3, #31
 8001d02:	e011      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x3e4>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d0c:	fa93 f3a3 	rbit	r3, r3
 8001d10:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001d12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d14:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8001d1c:	2320      	movs	r3, #32
 8001d1e:	e003      	b.n	8001d28 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8001d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d22:	fab3 f383 	clz	r3, r3
 8001d26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d106      	bne.n	8001d3a <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2200      	movs	r2, #0
 8001d32:	2103      	movs	r1, #3
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fb87 	bl	8001448 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fc7a 	bl	8001638 <LL_ADC_IsEnabled>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f040 81c9 	bne.w	80020de <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6819      	ldr	r1, [r3, #0]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	f7ff fbfb 	bl	8001554 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	4a8f      	ldr	r2, [pc, #572]	; (8001fa0 <HAL_ADC_ConfigChannel+0x65c>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	f040 8131 	bne.w	8001fcc <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10b      	bne.n	8001d92 <HAL_ADC_ConfigChannel+0x44e>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	0e9b      	lsrs	r3, r3, #26
 8001d80:	3301      	adds	r3, #1
 8001d82:	f003 031f 	and.w	r3, r3, #31
 8001d86:	2b09      	cmp	r3, #9
 8001d88:	bf94      	ite	ls
 8001d8a:	2301      	movls	r3, #1
 8001d8c:	2300      	movhi	r3, #0
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	e019      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x482>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001da0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001da2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001da4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8001daa:	2320      	movs	r3, #32
 8001dac:	e003      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 8001dae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001db0:	fab3 f383 	clz	r3, r3
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	3301      	adds	r3, #1
 8001db8:	f003 031f 	and.w	r3, r3, #31
 8001dbc:	2b09      	cmp	r3, #9
 8001dbe:	bf94      	ite	ls
 8001dc0:	2301      	movls	r3, #1
 8001dc2:	2300      	movhi	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d079      	beq.n	8001ebe <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d107      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x4a2>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	0e9b      	lsrs	r3, r3, #26
 8001ddc:	3301      	adds	r3, #1
 8001dde:	069b      	lsls	r3, r3, #26
 8001de0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001de4:	e015      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x4ce>
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001df6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001df8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8001dfe:	2320      	movs	r3, #32
 8001e00:	e003      	b.n	8001e0a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8001e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	069b      	lsls	r3, r3, #26
 8001e0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d109      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x4ee>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	0e9b      	lsrs	r3, r3, #26
 8001e24:	3301      	adds	r3, #1
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	e017      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x51e>
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e3a:	fa93 f3a3 	rbit	r3, r3
 8001e3e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e42:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 8001e4a:	2320      	movs	r3, #32
 8001e4c:	e003      	b.n	8001e56 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 8001e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e50:	fab3 f383 	clz	r3, r3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	3301      	adds	r3, #1
 8001e58:	f003 031f 	and.w	r3, r3, #31
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	ea42 0103 	orr.w	r1, r2, r3
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10a      	bne.n	8001e88 <HAL_ADC_ConfigChannel+0x544>
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	0e9b      	lsrs	r3, r3, #26
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f003 021f 	and.w	r2, r3, #31
 8001e7e:	4613      	mov	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	4413      	add	r3, r2
 8001e84:	051b      	lsls	r3, r3, #20
 8001e86:	e018      	b.n	8001eba <HAL_ADC_ConfigChannel+0x576>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e90:	fa93 f3a3 	rbit	r3, r3
 8001e94:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e98:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	e003      	b.n	8001eac <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	3301      	adds	r3, #1
 8001eae:	f003 021f 	and.w	r2, r3, #31
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eba:	430b      	orrs	r3, r1
 8001ebc:	e081      	b.n	8001fc2 <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d107      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x596>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	0e9b      	lsrs	r3, r3, #26
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	069b      	lsls	r3, r3, #26
 8001ed4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ed8:	e015      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x5c2>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee2:	fa93 f3a3 	rbit	r3, r3
 8001ee6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eea:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8001ef2:	2320      	movs	r3, #32
 8001ef4:	e003      	b.n	8001efe <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8001ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef8:	fab3 f383 	clz	r3, r3
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	3301      	adds	r3, #1
 8001f00:	069b      	lsls	r3, r3, #26
 8001f02:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d109      	bne.n	8001f26 <HAL_ADC_ConfigChannel+0x5e2>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	0e9b      	lsrs	r3, r3, #26
 8001f18:	3301      	adds	r3, #1
 8001f1a:	f003 031f 	and.w	r3, r3, #31
 8001f1e:	2101      	movs	r1, #1
 8001f20:	fa01 f303 	lsl.w	r3, r1, r3
 8001f24:	e017      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x612>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	61fb      	str	r3, [r7, #28]
  return result;
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d101      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 8001f3e:	2320      	movs	r3, #32
 8001f40:	e003      	b.n	8001f4a <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	fab3 f383 	clz	r3, r3
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2101      	movs	r1, #1
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	ea42 0103 	orr.w	r1, r2, r3
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10d      	bne.n	8001f82 <HAL_ADC_ConfigChannel+0x63e>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	0e9b      	lsrs	r3, r3, #26
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f003 021f 	and.w	r2, r3, #31
 8001f72:	4613      	mov	r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4413      	add	r3, r2
 8001f78:	3b1e      	subs	r3, #30
 8001f7a:	051b      	lsls	r3, r3, #20
 8001f7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f80:	e01e      	b.n	8001fc0 <HAL_ADC_ConfigChannel+0x67c>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	fa93 f3a3 	rbit	r3, r3
 8001f8e:	613b      	str	r3, [r7, #16]
  return result;
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d104      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8001f9a:	2320      	movs	r3, #32
 8001f9c:	e006      	b.n	8001fac <HAL_ADC_ConfigChannel+0x668>
 8001f9e:	bf00      	nop
 8001fa0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	fab3 f383 	clz	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	3301      	adds	r3, #1
 8001fae:	f003 021f 	and.w	r2, r3, #31
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b1e      	subs	r3, #30
 8001fba:	051b      	lsls	r3, r3, #20
 8001fbc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fc0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f7ff fa98 	bl	80014fc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b48      	ldr	r3, [pc, #288]	; (80020f4 <HAL_ADC_ConfigChannel+0x7b0>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 8082 	beq.w	80020de <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fda:	4847      	ldr	r0, [pc, #284]	; (80020f8 <HAL_ADC_ConfigChannel+0x7b4>)
 8001fdc:	f7ff f9ec 	bl	80013b8 <LL_ADC_GetCommonPathInternalCh>
 8001fe0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fe4:	4845      	ldr	r0, [pc, #276]	; (80020fc <HAL_ADC_ConfigChannel+0x7b8>)
 8001fe6:	f7ff fb27 	bl	8001638 <LL_ADC_IsEnabled>
 8001fea:	4604      	mov	r4, r0
 8001fec:	4844      	ldr	r0, [pc, #272]	; (8002100 <HAL_ADC_ConfigChannel+0x7bc>)
 8001fee:	f7ff fb23 	bl	8001638 <LL_ADC_IsEnabled>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	4323      	orrs	r3, r4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d15e      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a41      	ldr	r2, [pc, #260]	; (8002104 <HAL_ADC_ConfigChannel+0x7c0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d127      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002004:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002008:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d121      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a39      	ldr	r2, [pc, #228]	; (80020fc <HAL_ADC_ConfigChannel+0x7b8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d161      	bne.n	80020de <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800201a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800201e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002022:	4619      	mov	r1, r3
 8002024:	4834      	ldr	r0, [pc, #208]	; (80020f8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002026:	f7ff f9b4 	bl	8001392 <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800202a:	4b37      	ldr	r3, [pc, #220]	; (8002108 <HAL_ADC_ConfigChannel+0x7c4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	099b      	lsrs	r3, r3, #6
 8002030:	4a36      	ldr	r2, [pc, #216]	; (800210c <HAL_ADC_ConfigChannel+0x7c8>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	099b      	lsrs	r3, r3, #6
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002042:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002044:	e002      	b.n	800204c <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	3b01      	subs	r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1f9      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002052:	e044      	b.n	80020de <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a2d      	ldr	r2, [pc, #180]	; (8002110 <HAL_ADC_ConfigChannel+0x7cc>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d113      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800205e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002062:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10d      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a23      	ldr	r2, [pc, #140]	; (80020fc <HAL_ADC_ConfigChannel+0x7b8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d134      	bne.n	80020de <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002074:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002078:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800207c:	4619      	mov	r1, r3
 800207e:	481e      	ldr	r0, [pc, #120]	; (80020f8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002080:	f7ff f987 	bl	8001392 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002084:	e02b      	b.n	80020de <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a22      	ldr	r2, [pc, #136]	; (8002114 <HAL_ADC_ConfigChannel+0x7d0>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d126      	bne.n	80020de <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002090:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d120      	bne.n	80020de <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a16      	ldr	r2, [pc, #88]	; (80020fc <HAL_ADC_ConfigChannel+0x7b8>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d11b      	bne.n	80020de <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020ae:	4619      	mov	r1, r3
 80020b0:	4811      	ldr	r0, [pc, #68]	; (80020f8 <HAL_ADC_ConfigChannel+0x7b4>)
 80020b2:	f7ff f96e 	bl	8001392 <LL_ADC_SetCommonPathInternalCh>
 80020b6:	e012      	b.n	80020de <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020bc:	f043 0220 	orr.w	r2, r3, #32
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	659a      	str	r2, [r3, #88]	; 0x58

          tmp_hal_status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80020ca:	e008      	b.n	80020de <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d0:	f043 0220 	orr.w	r2, r3, #32
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80020e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	37dc      	adds	r7, #220	; 0xdc
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd90      	pop	{r4, r7, pc}
 80020f2:	bf00      	nop
 80020f4:	80080000 	.word	0x80080000
 80020f8:	42028300 	.word	0x42028300
 80020fc:	42028000 	.word	0x42028000
 8002100:	42028100 	.word	0x42028100
 8002104:	c7520000 	.word	0xc7520000
 8002108:	20000010 	.word	0x20000010
 800210c:	053e2d63 	.word	0x053e2d63
 8002110:	cb840000 	.word	0xcb840000
 8002114:	80000001 	.word	0x80000001

08002118 <LL_ADC_IsEnabled>:
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	2b01      	cmp	r3, #1
 800212a:	d101      	bne.n	8002130 <LL_ADC_IsEnabled+0x18>
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <LL_ADC_IsEnabled+0x1a>
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <LL_ADC_REG_IsConversionOngoing>:
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	2b04      	cmp	r3, #4
 8002150:	d101      	bne.n	8002156 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002152:	2301      	movs	r3, #1
 8002154:	e000      	b.n	8002158 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002164:	b590      	push	{r4, r7, lr}
 8002166:	b0a1      	sub	sp, #132	; 0x84
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800217a:	2b01      	cmp	r3, #1
 800217c:	d101      	bne.n	8002182 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800217e:	2302      	movs	r3, #2
 8002180:	e089      	b.n	8002296 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2201      	movs	r2, #1
 8002186:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800218a:	2300      	movs	r3, #0
 800218c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800218e:	2300      	movs	r3, #0
 8002190:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a42      	ldr	r2, [pc, #264]	; (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d102      	bne.n	80021a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800219c:	4b41      	ldr	r3, [pc, #260]	; (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	e001      	b.n	80021a6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10b      	bne.n	80021c4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b0:	f043 0220 	orr.w	r2, r3, #32
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e068      	b.n	8002296 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff ffb9 	bl	800213e <LL_ADC_REG_IsConversionOngoing>
 80021cc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ffb3 	bl	800213e <LL_ADC_REG_IsConversionOngoing>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d14a      	bne.n	8002274 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80021de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d147      	bne.n	8002274 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80021e4:	4b30      	ldr	r3, [pc, #192]	; (80022a8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80021e6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d027      	beq.n	8002240 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80021f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	6859      	ldr	r1, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002202:	035b      	lsls	r3, r3, #13
 8002204:	430b      	orrs	r3, r1
 8002206:	431a      	orrs	r2, r3
 8002208:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800220a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800220c:	4824      	ldr	r0, [pc, #144]	; (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800220e:	f7ff ff83 	bl	8002118 <LL_ADC_IsEnabled>
 8002212:	4604      	mov	r4, r0
 8002214:	4823      	ldr	r0, [pc, #140]	; (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002216:	f7ff ff7f 	bl	8002118 <LL_ADC_IsEnabled>
 800221a:	4603      	mov	r3, r0
 800221c:	4323      	orrs	r3, r4
 800221e:	2b00      	cmp	r3, #0
 8002220:	d132      	bne.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800222a:	f023 030f 	bic.w	r3, r3, #15
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	6811      	ldr	r1, [r2, #0]
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	6892      	ldr	r2, [r2, #8]
 8002236:	430a      	orrs	r2, r1
 8002238:	431a      	orrs	r2, r3
 800223a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800223c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800223e:	e023      	b.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002248:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800224a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800224c:	4814      	ldr	r0, [pc, #80]	; (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800224e:	f7ff ff63 	bl	8002118 <LL_ADC_IsEnabled>
 8002252:	4604      	mov	r4, r0
 8002254:	4813      	ldr	r0, [pc, #76]	; (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002256:	f7ff ff5f 	bl	8002118 <LL_ADC_IsEnabled>
 800225a:	4603      	mov	r3, r0
 800225c:	4323      	orrs	r3, r4
 800225e:	2b00      	cmp	r3, #0
 8002260:	d112      	bne.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002262:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800226a:	f023 030f 	bic.w	r3, r3, #15
 800226e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002270:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002272:	e009      	b.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002278:	f043 0220 	orr.w	r2, r3, #32
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002286:	e000      	b.n	800228a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002288:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002292:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002296:	4618      	mov	r0, r3
 8002298:	3784      	adds	r7, #132	; 0x84
 800229a:	46bd      	mov	sp, r7
 800229c:	bd90      	pop	{r4, r7, pc}
 800229e:	bf00      	nop
 80022a0:	42028000 	.word	0x42028000
 80022a4:	42028100 	.word	0x42028100
 80022a8:	42028300 	.word	0x42028300

080022ac <__NVIC_SetPriorityGrouping>:
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <__NVIC_SetPriorityGrouping+0x44>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022c8:	4013      	ands	r3, r2
 80022ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022de:	4a04      	ldr	r2, [pc, #16]	; (80022f0 <__NVIC_SetPriorityGrouping+0x44>)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	60d3      	str	r3, [r2, #12]
}
 80022e4:	bf00      	nop
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <__NVIC_GetPriorityGrouping>:
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f8:	4b04      	ldr	r3, [pc, #16]	; (800230c <__NVIC_GetPriorityGrouping+0x18>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	f003 0307 	and.w	r3, r3, #7
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_EnableIRQ>:
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	2b00      	cmp	r3, #0
 8002320:	db0b      	blt.n	800233a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	f003 021f 	and.w	r2, r3, #31
 8002328:	4907      	ldr	r1, [pc, #28]	; (8002348 <__NVIC_EnableIRQ+0x38>)
 800232a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	2001      	movs	r0, #1
 8002332:	fa00 f202 	lsl.w	r2, r0, r2
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000e100 	.word	0xe000e100

0800234c <__NVIC_SetPriority>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	6039      	str	r1, [r7, #0]
 8002356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	2b00      	cmp	r3, #0
 800235e:	db0a      	blt.n	8002376 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	b2da      	uxtb	r2, r3
 8002364:	490c      	ldr	r1, [pc, #48]	; (8002398 <__NVIC_SetPriority+0x4c>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	0152      	lsls	r2, r2, #5
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	440b      	add	r3, r1
 8002370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002374:	e00a      	b.n	800238c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4908      	ldr	r1, [pc, #32]	; (800239c <__NVIC_SetPriority+0x50>)
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	3b04      	subs	r3, #4
 8002384:	0152      	lsls	r2, r2, #5
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	440b      	add	r3, r1
 800238a:	761a      	strb	r2, [r3, #24]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000e100 	.word	0xe000e100
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <NVIC_EncodePriority>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	; 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f1c3 0307 	rsb	r3, r3, #7
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	bf28      	it	cs
 80023be:	2303      	movcs	r3, #3
 80023c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3303      	adds	r3, #3
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d902      	bls.n	80023d0 <NVIC_EncodePriority+0x30>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3b04      	subs	r3, #4
 80023ce:	e000      	b.n	80023d2 <NVIC_EncodePriority+0x32>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	401a      	ands	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	4313      	orrs	r3, r2
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	; 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <SysTick_Config>:
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002418:	d301      	bcc.n	800241e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a0a      	ldr	r2, [pc, #40]	; (8002448 <SysTick_Config+0x40>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002426:	2107      	movs	r1, #7
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f7ff ff8e 	bl	800234c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <SysTick_Config+0x40>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	4b04      	ldr	r3, [pc, #16]	; (8002448 <SysTick_Config+0x40>)
 8002438:	2207      	movs	r2, #7
 800243a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	e000e010 	.word	0xe000e010

0800244c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff29 	bl	80022ac <__NVIC_SetPriorityGrouping>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002470:	f7ff ff40 	bl	80022f4 <__NVIC_GetPriorityGrouping>
 8002474:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	68b9      	ldr	r1, [r7, #8]
 800247a:	6978      	ldr	r0, [r7, #20]
 800247c:	f7ff ff90 	bl	80023a0 <NVIC_EncodePriority>
 8002480:	4602      	mov	r2, r0
 8002482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002486:	4611      	mov	r1, r2
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff5f 	bl	800234c <__NVIC_SetPriority>
}
 800248e:	bf00      	nop
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff ff33 	bl	8002310 <__NVIC_EnableIRQ>
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff ffa4 	bl	8002408 <SysTick_Config>
 80024c0:	4603      	mov	r3, r0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024da:	e158      	b.n	800278e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2101      	movs	r1, #1
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	fa01 f303 	lsl.w	r3, r1, r3
 80024e8:	4013      	ands	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 814a 	beq.w	8002788 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d005      	beq.n	800250c <HAL_GPIO_Init+0x40>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d130      	bne.n	800256e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	2203      	movs	r2, #3
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002542:	2201      	movs	r2, #1
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	091b      	lsrs	r3, r3, #4
 8002558:	f003 0201 	and.w	r2, r3, #1
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	2b03      	cmp	r3, #3
 8002578:	d017      	beq.n	80025aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	2203      	movs	r2, #3
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d123      	bne.n	80025fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	08da      	lsrs	r2, r3, #3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3208      	adds	r2, #8
 80025be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	220f      	movs	r2, #15
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	08da      	lsrs	r2, r3, #3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3208      	adds	r2, #8
 80025f8:	6939      	ldr	r1, [r7, #16]
 80025fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	2203      	movs	r2, #3
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 0203 	and.w	r2, r3, #3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 80a4 	beq.w	8002788 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8002640:	4a5a      	ldr	r2, [pc, #360]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	089b      	lsrs	r3, r3, #2
 8002646:	3318      	adds	r3, #24
 8002648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f003 0303 	and.w	r3, r3, #3
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	220f      	movs	r2, #15
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43db      	mvns	r3, r3
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4013      	ands	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a52      	ldr	r2, [pc, #328]	; (80027b0 <HAL_GPIO_Init+0x2e4>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d025      	beq.n	80026b8 <HAL_GPIO_Init+0x1ec>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a51      	ldr	r2, [pc, #324]	; (80027b4 <HAL_GPIO_Init+0x2e8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d01f      	beq.n	80026b4 <HAL_GPIO_Init+0x1e8>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a50      	ldr	r2, [pc, #320]	; (80027b8 <HAL_GPIO_Init+0x2ec>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d019      	beq.n	80026b0 <HAL_GPIO_Init+0x1e4>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a4f      	ldr	r2, [pc, #316]	; (80027bc <HAL_GPIO_Init+0x2f0>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d013      	beq.n	80026ac <HAL_GPIO_Init+0x1e0>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a4e      	ldr	r2, [pc, #312]	; (80027c0 <HAL_GPIO_Init+0x2f4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d00d      	beq.n	80026a8 <HAL_GPIO_Init+0x1dc>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a4d      	ldr	r2, [pc, #308]	; (80027c4 <HAL_GPIO_Init+0x2f8>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d007      	beq.n	80026a4 <HAL_GPIO_Init+0x1d8>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a4c      	ldr	r2, [pc, #304]	; (80027c8 <HAL_GPIO_Init+0x2fc>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d101      	bne.n	80026a0 <HAL_GPIO_Init+0x1d4>
 800269c:	2306      	movs	r3, #6
 800269e:	e00c      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026a0:	2307      	movs	r3, #7
 80026a2:	e00a      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026a4:	2305      	movs	r3, #5
 80026a6:	e008      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026a8:	2304      	movs	r3, #4
 80026aa:	e006      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026ac:	2303      	movs	r3, #3
 80026ae:	e004      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e002      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026b4:	2301      	movs	r3, #1
 80026b6:	e000      	b.n	80026ba <HAL_GPIO_Init+0x1ee>
 80026b8:	2300      	movs	r3, #0
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	f002 0203 	and.w	r2, r2, #3
 80026c0:	00d2      	lsls	r2, r2, #3
 80026c2:	4093      	lsls	r3, r2
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80026ca:	4938      	ldr	r1, [pc, #224]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	089b      	lsrs	r3, r3, #2
 80026d0:	3318      	adds	r3, #24
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026d8:	4b34      	ldr	r3, [pc, #208]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	43db      	mvns	r3, r3
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4013      	ands	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026fc:	4a2b      	ldr	r2, [pc, #172]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002702:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	43db      	mvns	r3, r3
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	4013      	ands	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002726:	4a21      	ldr	r2, [pc, #132]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800272c:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 800272e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	43db      	mvns	r3, r3
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4013      	ands	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4313      	orrs	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002752:	4a16      	ldr	r2, [pc, #88]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 800275a:	4b14      	ldr	r3, [pc, #80]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 800275c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	43db      	mvns	r3, r3
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4013      	ands	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4313      	orrs	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002780:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <HAL_GPIO_Init+0x2e0>)
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	3301      	adds	r3, #1
 800278c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f47f ae9f 	bne.w	80024dc <HAL_GPIO_Init+0x10>
  }
}
 800279e:	bf00      	nop
 80027a0:	bf00      	nop
 80027a2:	371c      	adds	r7, #28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	4002f400 	.word	0x4002f400
 80027b0:	42020000 	.word	0x42020000
 80027b4:	42020400 	.word	0x42020400
 80027b8:	42020800 	.word	0x42020800
 80027bc:	42020c00 	.word	0x42020c00
 80027c0:	42021000 	.word	0x42021000
 80027c4:	42021400 	.word	0x42021400
 80027c8:	42021800 	.word	0x42021800

080027cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	460b      	mov	r3, r1
 80027d6:	807b      	strh	r3, [r7, #2]
 80027d8:	4613      	mov	r3, r2
 80027da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027dc:	787b      	ldrb	r3, [r7, #1]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027e2:	887a      	ldrh	r2, [r7, #2]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027e8:	e002      	b.n	80027f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027ea:	887a      	ldrh	r2, [r7, #2]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002806:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	4013      	ands	r3, r2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d006      	beq.n	8002820 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002812:	4a0c      	ldr	r2, [pc, #48]	; (8002844 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	4618      	mov	r0, r3
 800281c:	f000 f814 	bl	8002848 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002820:	4b08      	ldr	r3, [pc, #32]	; (8002844 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002822:	691a      	ldr	r2, [r3, #16]
 8002824:	88fb      	ldrh	r3, [r7, #6]
 8002826:	4013      	ands	r3, r2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d006      	beq.n	800283a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800282c:	4a05      	ldr	r2, [pc, #20]	; (8002844 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002832:	88fb      	ldrh	r3, [r7, #6]
 8002834:	4618      	mov	r0, r3
 8002836:	f000 f812 	bl	800285e <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	4002f400 	.word	0x4002f400

08002848 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	4603      	mov	r3, r0
 8002866:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002880:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
 8002890:	e007      	b.n	80028a2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f023 0204 	bic.w	r2, r3, #4
 800289a:	4905      	ldr	r1, [pc, #20]	; (80028b0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4313      	orrs	r3, r2
 80028a0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	40030400 	.word	0x40030400

080028b4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <HAL_ICACHE_Enable+0x1c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a04      	ldr	r2, [pc, #16]	; (80028d0 <HAL_ICACHE_Enable+0x1c>)
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40030400 	.word	0x40030400

080028d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	b08b      	sub	sp, #44	; 0x2c
 80028d8:	af06      	add	r7, sp, #24
 80028da:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e0cb      	b.n	8002a7e <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d106      	bne.n	8002900 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fe fab4 	bl	8000e68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2203      	movs	r2, #3
 8002904:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f002 ffc1 	bl	8005894 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002912:	2300      	movs	r3, #0
 8002914:	73fb      	strb	r3, [r7, #15]
 8002916:	e040      	b.n	800299a <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	4613      	mov	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	440b      	add	r3, r1
 8002928:	3301      	adds	r3, #1
 800292a:	2201      	movs	r2, #1
 800292c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	4613      	mov	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	440b      	add	r3, r1
 800293e:	7bfa      	ldrb	r2, [r7, #15]
 8002940:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	1c5a      	adds	r2, r3, #1
 8002948:	4613      	mov	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4413      	add	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	440b      	add	r3, r1
 8002952:	3303      	adds	r3, #3
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002958:	7bfa      	ldrb	r2, [r7, #15]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	440b      	add	r3, r1
 8002966:	3338      	adds	r3, #56	; 0x38
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800296c:	7bfa      	ldrb	r2, [r7, #15]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	440b      	add	r3, r1
 800297a:	333c      	adds	r3, #60	; 0x3c
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002980:	7bfa      	ldrb	r2, [r7, #15]
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	440b      	add	r3, r1
 800298e:	3340      	adds	r3, #64	; 0x40
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002994:	7bfb      	ldrb	r3, [r7, #15]
 8002996:	3301      	adds	r3, #1
 8002998:	73fb      	strb	r3, [r7, #15]
 800299a:	7bfa      	ldrb	r2, [r7, #15]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d3b9      	bcc.n	8002918 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a4:	2300      	movs	r3, #0
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	e044      	b.n	8002a34 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029aa:	7bfa      	ldrb	r2, [r7, #15]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	440b      	add	r3, r1
 80029b8:	f203 1369 	addw	r3, r3, #361	; 0x169
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029c0:	7bfa      	ldrb	r2, [r7, #15]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	440b      	add	r3, r1
 80029ce:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80029d2:	7bfa      	ldrb	r2, [r7, #15]
 80029d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029d6:	7bfa      	ldrb	r2, [r7, #15]
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	4613      	mov	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	4413      	add	r3, r2
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	440b      	add	r3, r1
 80029e4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029ec:	7bfa      	ldrb	r2, [r7, #15]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	440b      	add	r3, r1
 80029fa:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a02:	7bfa      	ldrb	r2, [r7, #15]
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	4613      	mov	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4413      	add	r3, r2
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	440b      	add	r3, r1
 8002a10:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a18:	7bfa      	ldrb	r2, [r7, #15]
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	440b      	add	r3, r1
 8002a26:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	3301      	adds	r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	7bfa      	ldrb	r2, [r7, #15]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d3b5      	bcc.n	80029aa <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	687e      	ldr	r6, [r7, #4]
 8002a46:	466d      	mov	r5, sp
 8002a48:	f106 0410 	add.w	r4, r6, #16
 8002a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	602b      	str	r3, [r5, #0]
 8002a54:	1d33      	adds	r3, r6, #4
 8002a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a58:	6838      	ldr	r0, [r7, #0]
 8002a5a:	f002 ff36 	bl	80058ca <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d102      	bne.n	8002a7c <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f805 	bl	8002a86 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a86 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b085      	sub	sp, #20
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
	...

08002adc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ae0:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aea:	6013      	str	r3, [r2, #0]
}
 8002aec:	bf00      	nop
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40007000 	.word	0x40007000

08002afc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002b00:	4b04      	ldr	r3, [pc, #16]	; (8002b14 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40007000 	.word	0x40007000

08002b18 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8002b20:	4b27      	ldr	r3, [pc, #156]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b28:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8002b2a:	f000 f861 	bl	8002bf0 <HAL_PWREx_SMPS_GetEffectiveMode>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b34:	d101      	bne.n	8002b3a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e03e      	b.n	8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8002b3a:	4b21      	ldr	r3, [pc, #132]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b46:	d101      	bne.n	8002b4c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e035      	b.n	8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d101      	bne.n	8002b58 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	e02f      	b.n	8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b58:	4b19      	ldr	r3, [pc, #100]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8002b60:	4917      	ldr	r1, [pc, #92]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8002b68:	4b16      	ldr	r3, [pc, #88]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	4a16      	ldr	r2, [pc, #88]	; (8002bc8 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	09db      	lsrs	r3, r3, #7
 8002b76:	2232      	movs	r2, #50	; 0x32
 8002b78:	fb02 f303 	mul.w	r3, r2, r3
 8002b7c:	4a13      	ldr	r2, [pc, #76]	; (8002bcc <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	08db      	lsrs	r3, r3, #3
 8002b84:	3301      	adds	r3, #1
 8002b86:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b88:	e002      	b.n	8002b90 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b90:	4b0b      	ldr	r3, [pc, #44]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b9c:	d102      	bne.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1f2      	bne.n	8002b8a <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ba4:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb0:	d101      	bne.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e000      	b.n	8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	20000010 	.word	0x20000010
 8002bc8:	0a7c5ac5 	.word	0x0a7c5ac5
 8002bcc:	cccccccd 	.word	0xcccccccd

08002bd0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	4a04      	ldr	r2, [pc, #16]	; (8002bec <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bde:	6053      	str	r3, [r2, #4]
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40007000 	.word	0x40007000

08002bf0 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8002c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c0a:	607b      	str	r3, [r7, #4]
 8002c0c:	e00a      	b.n	8002c24 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d103      	bne.n	8002c20 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8002c18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	e001      	b.n	8002c24 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8002c20:	2300      	movs	r3, #0
 8002c22:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8002c24:	687b      	ldr	r3, [r7, #4]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	40007000 	.word	0x40007000

08002c38 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b088      	sub	sp, #32
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d102      	bne.n	8002c4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	f000 bcc2 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c4c:	4b99      	ldr	r3, [pc, #612]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 030c 	and.w	r3, r3, #12
 8002c54:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c56:	4b97      	ldr	r3, [pc, #604]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 80e9 	beq.w	8002e40 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d006      	beq.n	8002c82 <HAL_RCC_OscConfig+0x4a>
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2b0c      	cmp	r3, #12
 8002c78:	f040 8083 	bne.w	8002d82 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d17f      	bne.n	8002d82 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c82:	4b8c      	ldr	r3, [pc, #560]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d006      	beq.n	8002c9c <HAL_RCC_OscConfig+0x64>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d102      	bne.n	8002c9c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	f000 bc9a 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ca0:	4b84      	ldr	r3, [pc, #528]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d004      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x7e>
 8002cac:	4b81      	ldr	r3, [pc, #516]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cb4:	e005      	b.n	8002cc2 <HAL_RCC_OscConfig+0x8a>
 8002cb6:	4b7f      	ldr	r3, [pc, #508]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cbc:	091b      	lsrs	r3, r3, #4
 8002cbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d224      	bcs.n	8002d10 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 fe9c 	bl	8003a08 <RCC_SetFlashLatencyFromMSIRange>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d002      	beq.n	8002cdc <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f000 bc7a 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cdc:	4b75      	ldr	r3, [pc, #468]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a74      	ldr	r2, [pc, #464]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002ce2:	f043 0308 	orr.w	r3, r3, #8
 8002ce6:	6013      	str	r3, [r2, #0]
 8002ce8:	4b72      	ldr	r3, [pc, #456]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf4:	496f      	ldr	r1, [pc, #444]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cfa:	4b6e      	ldr	r3, [pc, #440]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	021b      	lsls	r3, r3, #8
 8002d08:	496a      	ldr	r1, [pc, #424]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	604b      	str	r3, [r1, #4]
 8002d0e:	e026      	b.n	8002d5e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d10:	4b68      	ldr	r3, [pc, #416]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a67      	ldr	r2, [pc, #412]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d16:	f043 0308 	orr.w	r3, r3, #8
 8002d1a:	6013      	str	r3, [r2, #0]
 8002d1c:	4b65      	ldr	r3, [pc, #404]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	4962      	ldr	r1, [pc, #392]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d2e:	4b61      	ldr	r3, [pc, #388]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	495d      	ldr	r1, [pc, #372]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10a      	bne.n	8002d5e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 fe5b 	bl	8003a08 <RCC_SetFlashLatencyFromMSIRange>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f000 bc39 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002d5e:	f000 fe17 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 8002d62:	4603      	mov	r3, r0
 8002d64:	4a54      	ldr	r2, [pc, #336]	; (8002eb8 <HAL_RCC_OscConfig+0x280>)
 8002d66:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d68:	4b54      	ldr	r3, [pc, #336]	; (8002ebc <HAL_RCC_OscConfig+0x284>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fe faa1 	bl	80012b4 <HAL_InitTick>
 8002d72:	4603      	mov	r3, r0
 8002d74:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d060      	beq.n	8002e3e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	f000 bc27 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d039      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d8a:	4b4a      	ldr	r3, [pc, #296]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a49      	ldr	r2, [pc, #292]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d90:	f043 0301 	orr.w	r3, r3, #1
 8002d94:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d96:	f7fe fadd 	bl	8001354 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d9c:	e00f      	b.n	8002dbe <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d9e:	f7fe fad9 	bl	8001354 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d908      	bls.n	8002dbe <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dac:	4b41      	ldr	r3, [pc, #260]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	f000 bc09 	b.w	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dbe:	4b3d      	ldr	r3, [pc, #244]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0e9      	beq.n	8002d9e <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dca:	4b3a      	ldr	r3, [pc, #232]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a39      	ldr	r2, [pc, #228]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	4b37      	ldr	r3, [pc, #220]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	4934      	ldr	r1, [pc, #208]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002de8:	4b32      	ldr	r3, [pc, #200]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	492f      	ldr	r1, [pc, #188]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	604b      	str	r3, [r1, #4]
 8002dfc:	e020      	b.n	8002e40 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dfe:	4b2d      	ldr	r3, [pc, #180]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a2c      	ldr	r2, [pc, #176]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e0a:	f7fe faa3 	bl	8001354 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e10:	e00e      	b.n	8002e30 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e12:	f7fe fa9f 	bl	8001354 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d907      	bls.n	8002e30 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e20:	4b24      	ldr	r3, [pc, #144]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e3cf      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e30:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1ea      	bne.n	8002e12 <HAL_RCC_OscConfig+0x1da>
 8002e3c:	e000      	b.n	8002e40 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e3e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d07e      	beq.n	8002f4a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d005      	beq.n	8002e5e <HAL_RCC_OscConfig+0x226>
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	2b0c      	cmp	r3, #12
 8002e56:	d10e      	bne.n	8002e76 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	2b03      	cmp	r3, #3
 8002e5c:	d10b      	bne.n	8002e76 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e5e:	4b15      	ldr	r3, [pc, #84]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d06e      	beq.n	8002f48 <HAL_RCC_OscConfig+0x310>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d16a      	bne.n	8002f48 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e3ac      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e7e:	d106      	bne.n	8002e8e <HAL_RCC_OscConfig+0x256>
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0b      	ldr	r2, [pc, #44]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	e024      	b.n	8002ed8 <HAL_RCC_OscConfig+0x2a0>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e96:	d113      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x288>
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a05      	ldr	r2, [pc, #20]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002e9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ea2:	6013      	str	r3, [r2, #0]
 8002ea4:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a02      	ldr	r2, [pc, #8]	; (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002eaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	e012      	b.n	8002ed8 <HAL_RCC_OscConfig+0x2a0>
 8002eb2:	bf00      	nop
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	20000010 	.word	0x20000010
 8002ebc:	20000014 	.word	0x20000014
 8002ec0:	4b8b      	ldr	r3, [pc, #556]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a8a      	ldr	r2, [pc, #552]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	4b88      	ldr	r3, [pc, #544]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a87      	ldr	r2, [pc, #540]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d019      	beq.n	8002f14 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee0:	f7fe fa38 	bl	8001354 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ee6:	e00e      	b.n	8002f06 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee8:	f7fe fa34 	bl	8001354 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b64      	cmp	r3, #100	; 0x64
 8002ef4:	d907      	bls.n	8002f06 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef6:	4b7e      	ldr	r3, [pc, #504]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e364      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f06:	4b7a      	ldr	r3, [pc, #488]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0ea      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x2b0>
 8002f12:	e01a      	b.n	8002f4a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f14:	f7fe fa1e 	bl	8001354 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1a:	e00e      	b.n	8002f3a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7fe fa1a 	bl	8001354 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	; 0x64
 8002f28:	d907      	bls.n	8002f3a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f2a:	4b71      	ldr	r3, [pc, #452]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e34a      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f3a:	4b6d      	ldr	r3, [pc, #436]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1ea      	bne.n	8002f1c <HAL_RCC_OscConfig+0x2e4>
 8002f46:	e000      	b.n	8002f4a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d06c      	beq.n	8003030 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_OscConfig+0x330>
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	2b0c      	cmp	r3, #12
 8002f60:	d119      	bne.n	8002f96 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d116      	bne.n	8002f96 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f68:	4b61      	ldr	r3, [pc, #388]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_OscConfig+0x348>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e327      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f80:	4b5b      	ldr	r3, [pc, #364]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	061b      	lsls	r3, r3, #24
 8002f8e:	4958      	ldr	r1, [pc, #352]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f94:	e04c      	b.n	8003030 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d029      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f9e:	4b54      	ldr	r3, [pc, #336]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a53      	ldr	r2, [pc, #332]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7fe f9d3 	bl	8001354 <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb0:	e00e      	b.n	8002fd0 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb2:	f7fe f9cf 	bl	8001354 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d907      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc0:	4b4b      	ldr	r3, [pc, #300]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e2ff      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd0:	4b47      	ldr	r3, [pc, #284]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ea      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fdc:	4b44      	ldr	r3, [pc, #272]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	061b      	lsls	r3, r3, #24
 8002fea:	4941      	ldr	r1, [pc, #260]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	604b      	str	r3, [r1, #4]
 8002ff0:	e01e      	b.n	8003030 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ff2:	4b3f      	ldr	r3, [pc, #252]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a3e      	ldr	r2, [pc, #248]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8002ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fe f9a9 	bl	8001354 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003004:	e00e      	b.n	8003024 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003006:	f7fe f9a5 	bl	8001354 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d907      	bls.n	8003024 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003014:	4b36      	ldr	r3, [pc, #216]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e2d5      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003024:	4b32      	ldr	r3, [pc, #200]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1ea      	bne.n	8003006 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d062      	beq.n	8003102 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d038      	beq.n	80030b6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d108      	bne.n	800305e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800304c:	4b28      	ldr	r3, [pc, #160]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 800304e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003052:	4a27      	ldr	r2, [pc, #156]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003054:	f023 0310 	bic.w	r3, r3, #16
 8003058:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800305c:	e007      	b.n	800306e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800305e:	4b24      	ldr	r3, [pc, #144]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003060:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003064:	4a22      	ldr	r2, [pc, #136]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003066:	f043 0310 	orr.w	r3, r3, #16
 800306a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800306e:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003074:	4a1e      	ldr	r2, [pc, #120]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003076:	f043 0301 	orr.w	r3, r3, #1
 800307a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307e:	f7fe f969 	bl	8001354 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003084:	e00f      	b.n	80030a6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003086:	f7fe f965 	bl	8001354 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b07      	cmp	r3, #7
 8003092:	d908      	bls.n	80030a6 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003094:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 8003096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e294      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030a6:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 80030a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0e8      	beq.n	8003086 <HAL_RCC_OscConfig+0x44e>
 80030b4:	e025      	b.n	8003102 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b6:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 80030b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030bc:	4a0c      	ldr	r2, [pc, #48]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c6:	f7fe f945 	bl	8001354 <HAL_GetTick>
 80030ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030cc:	e012      	b.n	80030f4 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ce:	f7fe f941 	bl	8001354 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b07      	cmp	r3, #7
 80030da:	d90b      	bls.n	80030f4 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <HAL_RCC_OscConfig+0x4b8>)
 80030de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d004      	beq.n	80030f4 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e270      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
 80030ee:	bf00      	nop
 80030f0:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030f4:	4ba8      	ldr	r3, [pc, #672]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80030f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1e5      	bne.n	80030ce <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 812d 	beq.w	800336a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003110:	2300      	movs	r3, #0
 8003112:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003114:	4ba0      	ldr	r3, [pc, #640]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10d      	bne.n	800313c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003120:	4b9d      	ldr	r3, [pc, #628]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003124:	4a9c      	ldr	r2, [pc, #624]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800312a:	6593      	str	r3, [r2, #88]	; 0x58
 800312c:	4b9a      	ldr	r3, [pc, #616]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 800312e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003138:	2301      	movs	r3, #1
 800313a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800313c:	4b97      	ldr	r3, [pc, #604]	; (800339c <HAL_RCC_OscConfig+0x764>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d11e      	bne.n	8003186 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003148:	4b94      	ldr	r3, [pc, #592]	; (800339c <HAL_RCC_OscConfig+0x764>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a93      	ldr	r2, [pc, #588]	; (800339c <HAL_RCC_OscConfig+0x764>)
 800314e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003152:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003154:	f7fe f8fe 	bl	8001354 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800315a:	e00e      	b.n	800317a <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315c:	f7fe f8fa 	bl	8001354 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d907      	bls.n	800317a <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800316a:	4b8c      	ldr	r3, [pc, #560]	; (800339c <HAL_RCC_OscConfig+0x764>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e22a      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800317a:	4b88      	ldr	r3, [pc, #544]	; (800339c <HAL_RCC_OscConfig+0x764>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0ea      	beq.n	800315c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01f      	beq.n	80031d2 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 0304 	and.w	r3, r3, #4
 800319a:	2b00      	cmp	r3, #0
 800319c:	d010      	beq.n	80031c0 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800319e:	4b7e      	ldr	r3, [pc, #504]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a4:	4a7c      	ldr	r2, [pc, #496]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031a6:	f043 0304 	orr.w	r3, r3, #4
 80031aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031ae:	4b7a      	ldr	r3, [pc, #488]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b4:	4a78      	ldr	r2, [pc, #480]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031b6:	f043 0301 	orr.w	r3, r3, #1
 80031ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031be:	e018      	b.n	80031f2 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031c0:	4b75      	ldr	r3, [pc, #468]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c6:	4a74      	ldr	r2, [pc, #464]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031d0:	e00f      	b.n	80031f2 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031d2:	4b71      	ldr	r3, [pc, #452]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d8:	4a6f      	ldr	r2, [pc, #444]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80031e2:	4b6d      	ldr	r3, [pc, #436]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e8:	4a6b      	ldr	r2, [pc, #428]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80031ea:	f023 0304 	bic.w	r3, r3, #4
 80031ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d068      	beq.n	80032cc <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fa:	f7fe f8ab 	bl	8001354 <HAL_GetTick>
 80031fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003200:	e011      	b.n	8003226 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7fe f8a7 	bl	8001354 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003210:	4293      	cmp	r3, r2
 8003212:	d908      	bls.n	8003226 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003214:	4b60      	ldr	r3, [pc, #384]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1d4      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003226:	4b5c      	ldr	r3, [pc, #368]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d0e6      	beq.n	8003202 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800323c:	2b00      	cmp	r3, #0
 800323e:	d022      	beq.n	8003286 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003240:	4b55      	ldr	r3, [pc, #340]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003246:	4a54      	ldr	r2, [pc, #336]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800324c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003250:	e011      	b.n	8003276 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003252:	f7fe f87f 	bl	8001354 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003260:	4293      	cmp	r3, r2
 8003262:	d908      	bls.n	8003276 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003264:	4b4c      	ldr	r3, [pc, #304]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e1ac      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003276:	4b48      	ldr	r3, [pc, #288]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003278:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0e6      	beq.n	8003252 <HAL_RCC_OscConfig+0x61a>
 8003284:	e068      	b.n	8003358 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003286:	4b44      	ldr	r3, [pc, #272]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328c:	4a42      	ldr	r2, [pc, #264]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 800328e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003292:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003296:	e011      	b.n	80032bc <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003298:	f7fe f85c 	bl	8001354 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d908      	bls.n	80032bc <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80032aa:	4b3b      	ldr	r3, [pc, #236]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80032ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e189      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80032bc:	4b36      	ldr	r3, [pc, #216]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1e6      	bne.n	8003298 <HAL_RCC_OscConfig+0x660>
 80032ca:	e045      	b.n	8003358 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032cc:	f7fe f842 	bl	8001354 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032d2:	e011      	b.n	80032f8 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d4:	f7fe f83e 	bl	8001354 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d908      	bls.n	80032f8 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032e6:	4b2c      	ldr	r3, [pc, #176]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80032e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e16b      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032f8:	4b27      	ldr	r3, [pc, #156]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1e6      	bne.n	80032d4 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003306:	4b24      	ldr	r3, [pc, #144]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003308:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003310:	2b00      	cmp	r3, #0
 8003312:	d021      	beq.n	8003358 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003314:	4b20      	ldr	r3, [pc, #128]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331a:	4a1f      	ldr	r2, [pc, #124]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 800331c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003324:	e011      	b.n	800334a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003326:	f7fe f815 	bl	8001354 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f241 3288 	movw	r2, #5000	; 0x1388
 8003334:	4293      	cmp	r3, r2
 8003336:	d908      	bls.n	800334a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003338:	4b17      	ldr	r3, [pc, #92]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e142      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800334a:	4b13      	ldr	r3, [pc, #76]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 800334c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003350:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e6      	bne.n	8003326 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003358:	7ffb      	ldrb	r3, [r7, #31]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d105      	bne.n	800336a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003362:	4a0d      	ldr	r2, [pc, #52]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003364:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003368:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	d04f      	beq.n	8003416 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337a:	2b00      	cmp	r3, #0
 800337c:	d028      	beq.n	80033d0 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003380:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003384:	4a04      	ldr	r2, [pc, #16]	; (8003398 <HAL_RCC_OscConfig+0x760>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338e:	f7fd ffe1 	bl	8001354 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003394:	e014      	b.n	80033c0 <HAL_RCC_OscConfig+0x788>
 8003396:	bf00      	nop
 8003398:	40021000 	.word	0x40021000
 800339c:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033a0:	f7fd ffd8 	bl	8001354 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d908      	bls.n	80033c0 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033ae:	4b8a      	ldr	r3, [pc, #552]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80033b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e107      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033c0:	4b85      	ldr	r3, [pc, #532]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80033c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0e8      	beq.n	80033a0 <HAL_RCC_OscConfig+0x768>
 80033ce:	e022      	b.n	8003416 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033d0:	4b81      	ldr	r3, [pc, #516]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80033d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033d6:	4a80      	ldr	r2, [pc, #512]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7fd ffb8 	bl	8001354 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033e6:	e00f      	b.n	8003408 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033e8:	f7fd ffb4 	bl	8001354 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d908      	bls.n	8003408 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033f6:	4b78      	ldr	r3, [pc, #480]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80033f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e0e3      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003408:	4b73      	ldr	r3, [pc, #460]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800340a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1e8      	bne.n	80033e8 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 80d7 	beq.w	80035ce <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003420:	4b6d      	ldr	r3, [pc, #436]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 030c 	and.w	r3, r3, #12
 8003428:	2b0c      	cmp	r3, #12
 800342a:	f000 8091 	beq.w	8003550 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	2b02      	cmp	r3, #2
 8003434:	d166      	bne.n	8003504 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003436:	4b68      	ldr	r3, [pc, #416]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a67      	ldr	r2, [pc, #412]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800343c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003440:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003442:	f7fd ff87 	bl	8001354 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003448:	e00e      	b.n	8003468 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344a:	f7fd ff83 	bl	8001354 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d907      	bls.n	8003468 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003458:	4b5f      	ldr	r3, [pc, #380]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0b3      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003468:	4b5b      	ldr	r3, [pc, #364]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1ea      	bne.n	800344a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003474:	4b58      	ldr	r3, [pc, #352]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	4b58      	ldr	r3, [pc, #352]	; (80035dc <HAL_RCC_OscConfig+0x9a4>)
 800347a:	4013      	ands	r3, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003484:	3a01      	subs	r2, #1
 8003486:	0112      	lsls	r2, r2, #4
 8003488:	4311      	orrs	r1, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800348e:	0212      	lsls	r2, r2, #8
 8003490:	4311      	orrs	r1, r2
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003496:	0852      	lsrs	r2, r2, #1
 8003498:	3a01      	subs	r2, #1
 800349a:	0552      	lsls	r2, r2, #21
 800349c:	4311      	orrs	r1, r2
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034a2:	0852      	lsrs	r2, r2, #1
 80034a4:	3a01      	subs	r2, #1
 80034a6:	0652      	lsls	r2, r2, #25
 80034a8:	4311      	orrs	r1, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034ae:	06d2      	lsls	r2, r2, #27
 80034b0:	430a      	orrs	r2, r1
 80034b2:	4949      	ldr	r1, [pc, #292]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034b8:	4b47      	ldr	r3, [pc, #284]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a46      	ldr	r2, [pc, #280]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034c4:	4b44      	ldr	r3, [pc, #272]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	4a43      	ldr	r2, [pc, #268]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d0:	f7fd ff40 	bl	8001354 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034d6:	e00e      	b.n	80034f6 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d8:	f7fd ff3c 	bl	8001354 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d907      	bls.n	80034f6 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034e6:	4b3c      	ldr	r3, [pc, #240]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e06c      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f6:	4b38      	ldr	r3, [pc, #224]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0ea      	beq.n	80034d8 <HAL_RCC_OscConfig+0x8a0>
 8003502:	e064      	b.n	80035ce <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003504:	4b34      	ldr	r3, [pc, #208]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a33      	ldr	r2, [pc, #204]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800350a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800350e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003510:	f7fd ff20 	bl	8001354 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003516:	e00e      	b.n	8003536 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003518:	f7fd ff1c 	bl	8001354 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d907      	bls.n	8003536 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003526:	4b2c      	ldr	r3, [pc, #176]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e04c      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003536:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1ea      	bne.n	8003518 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003542:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	4924      	ldr	r1, [pc, #144]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <HAL_RCC_OscConfig+0x9a8>)
 800354a:	4013      	ands	r3, r2
 800354c:	60cb      	str	r3, [r1, #12]
 800354e:	e03e      	b.n	80035ce <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e039      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800355c:	4b1e      	ldr	r3, [pc, #120]	; (80035d8 <HAL_RCC_OscConfig+0x9a0>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f003 0203 	and.w	r2, r3, #3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356c:	429a      	cmp	r2, r3
 800356e:	d12c      	bne.n	80035ca <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800357a:	3b01      	subs	r3, #1
 800357c:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	429a      	cmp	r2, r3
 8003580:	d123      	bne.n	80035ca <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358c:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800358e:	429a      	cmp	r2, r3
 8003590:	d11b      	bne.n	80035ca <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359c:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d113      	bne.n	80035ca <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	085b      	lsrs	r3, r3, #1
 80035ae:	3b01      	subs	r3, #1
 80035b0:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d109      	bne.n	80035ca <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c0:	085b      	lsrs	r3, r3, #1
 80035c2:	3b01      	subs	r3, #1
 80035c4:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d001      	beq.n	80035ce <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3720      	adds	r7, #32
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40021000 	.word	0x40021000
 80035dc:	019f800c 	.word	0x019f800c
 80035e0:	feeefffc 	.word	0xfeeefffc

080035e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80035ee:	2300      	movs	r3, #0
 80035f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d101      	bne.n	80035fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e11c      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035fc:	4b90      	ldr	r3, [pc, #576]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 030f 	and.w	r3, r3, #15
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	429a      	cmp	r2, r3
 8003608:	d910      	bls.n	800362c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800360a:	4b8d      	ldr	r3, [pc, #564]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f023 020f 	bic.w	r2, r3, #15
 8003612:	498b      	ldr	r1, [pc, #556]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	4313      	orrs	r3, r2
 8003618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361a:	4b89      	ldr	r3, [pc, #548]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d001      	beq.n	800362c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e104      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d010      	beq.n	800365a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	4b81      	ldr	r3, [pc, #516]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003644:	429a      	cmp	r2, r3
 8003646:	d908      	bls.n	800365a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003648:	4b7e      	ldr	r3, [pc, #504]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	497b      	ldr	r1, [pc, #492]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 8085 	beq.w	8003772 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b03      	cmp	r3, #3
 800366e:	d11f      	bne.n	80036b0 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003670:	4b74      	ldr	r3, [pc, #464]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d101      	bne.n	8003680 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0da      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003680:	f000 fa26 	bl	8003ad0 <RCC_GetSysClockFreqFromPLLSource>
 8003684:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4a6f      	ldr	r2, [pc, #444]	; (8003848 <HAL_RCC_ClockConfig+0x264>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d947      	bls.n	800371e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800368e:	4b6d      	ldr	r3, [pc, #436]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d141      	bne.n	800371e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800369a:	4b6a      	ldr	r3, [pc, #424]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036a2:	4a68      	ldr	r2, [pc, #416]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80036a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80036aa:	2380      	movs	r3, #128	; 0x80
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	e036      	b.n	800371e <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d107      	bne.n	80036c8 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036b8:	4b62      	ldr	r3, [pc, #392]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d115      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0b6      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036d0:	4b5c      	ldr	r3, [pc, #368]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d109      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0aa      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e0:	4b58      	ldr	r3, [pc, #352]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0a2      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80036f0:	f000 f8b0 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 80036f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4a53      	ldr	r2, [pc, #332]	; (8003848 <HAL_RCC_ClockConfig+0x264>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d90f      	bls.n	800371e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80036fe:	4b51      	ldr	r3, [pc, #324]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d109      	bne.n	800371e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800370a:	4b4e      	ldr	r3, [pc, #312]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003712:	4a4c      	ldr	r2, [pc, #304]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003718:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800371e:	4b49      	ldr	r3, [pc, #292]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f023 0203 	bic.w	r2, r3, #3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	4946      	ldr	r1, [pc, #280]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800372c:	4313      	orrs	r3, r2
 800372e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003730:	f7fd fe10 	bl	8001354 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003736:	e013      	b.n	8003760 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003738:	f7fd fe0c 	bl	8001354 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	; 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d90a      	bls.n	8003760 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374a:	4b3e      	ldr	r3, [pc, #248]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 020c 	and.w	r2, r3, #12
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e06a      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003760:	4b38      	ldr	r3, [pc, #224]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 020c 	and.w	r2, r3, #12
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	429a      	cmp	r2, r3
 8003770:	d1e2      	bne.n	8003738 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b80      	cmp	r3, #128	; 0x80
 8003776:	d105      	bne.n	8003784 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003778:	4b32      	ldr	r3, [pc, #200]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4a31      	ldr	r2, [pc, #196]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800377e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003782:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d010      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	4b2b      	ldr	r3, [pc, #172]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800379c:	429a      	cmp	r2, r3
 800379e:	d208      	bcs.n	80037b2 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037a0:	4b28      	ldr	r3, [pc, #160]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	4925      	ldr	r1, [pc, #148]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037b2:	4b23      	ldr	r3, [pc, #140]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d210      	bcs.n	80037e2 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c0:	4b1f      	ldr	r3, [pc, #124]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f023 020f 	bic.w	r2, r3, #15
 80037c8:	491d      	ldr	r1, [pc, #116]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d0:	4b1b      	ldr	r3, [pc, #108]	; (8003840 <HAL_RCC_ClockConfig+0x25c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 030f 	and.w	r3, r3, #15
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d001      	beq.n	80037e2 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e029      	b.n	8003836 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d008      	beq.n	8003800 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ee:	4b15      	ldr	r3, [pc, #84]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	4912      	ldr	r1, [pc, #72]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0308 	and.w	r3, r3, #8
 8003808:	2b00      	cmp	r3, #0
 800380a:	d009      	beq.n	8003820 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800380c:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	490a      	ldr	r1, [pc, #40]	; (8003844 <HAL_RCC_ClockConfig+0x260>)
 800381c:	4313      	orrs	r3, r2
 800381e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003820:	f000 f8b6 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 8003824:	4603      	mov	r3, r0
 8003826:	4a09      	ldr	r2, [pc, #36]	; (800384c <HAL_RCC_ClockConfig+0x268>)
 8003828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800382a:	4b09      	ldr	r3, [pc, #36]	; (8003850 <HAL_RCC_ClockConfig+0x26c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fd fd40 	bl	80012b4 <HAL_InitTick>
 8003834:	4603      	mov	r3, r0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40022000 	.word	0x40022000
 8003844:	40021000 	.word	0x40021000
 8003848:	04c4b400 	.word	0x04c4b400
 800384c:	20000010 	.word	0x20000010
 8003850:	20000014 	.word	0x20000014

08003854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003854:	b480      	push	{r7}
 8003856:	b089      	sub	sp, #36	; 0x24
 8003858:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	2300      	movs	r3, #0
 8003860:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003862:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 030c 	and.w	r3, r3, #12
 800386a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800386c:	4b44      	ldr	r3, [pc, #272]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_GetSysClockFreq+0x34>
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	2b0c      	cmp	r3, #12
 8003880:	d121      	bne.n	80038c6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d11e      	bne.n	80038c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003888:	4b3d      	ldr	r3, [pc, #244]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003894:	4b3a      	ldr	r3, [pc, #232]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800389a:	0a1b      	lsrs	r3, r3, #8
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	61fb      	str	r3, [r7, #28]
 80038a2:	e005      	b.n	80038b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038a4:	4b36      	ldr	r3, [pc, #216]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	091b      	lsrs	r3, r3, #4
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80038b0:	4a34      	ldr	r2, [pc, #208]	; (8003984 <HAL_RCC_GetSysClockFreq+0x130>)
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038b8:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10d      	bne.n	80038dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80038c4:	e00a      	b.n	80038dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d102      	bne.n	80038d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80038cc:	4b2e      	ldr	r3, [pc, #184]	; (8003988 <HAL_RCC_GetSysClockFreq+0x134>)
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	e004      	b.n	80038dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d101      	bne.n	80038dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038d8:	4b2c      	ldr	r3, [pc, #176]	; (800398c <HAL_RCC_GetSysClockFreq+0x138>)
 80038da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	2b0c      	cmp	r3, #12
 80038e0:	d146      	bne.n	8003970 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80038e2:	4b27      	ldr	r3, [pc, #156]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038ec:	4b24      	ldr	r3, [pc, #144]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	091b      	lsrs	r3, r3, #4
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	3301      	adds	r3, #1
 80038f8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d003      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0xb4>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b03      	cmp	r3, #3
 8003904:	d00d      	beq.n	8003922 <HAL_RCC_GetSysClockFreq+0xce>
 8003906:	e019      	b.n	800393c <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003908:	4a1f      	ldr	r2, [pc, #124]	; (8003988 <HAL_RCC_GetSysClockFreq+0x134>)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003910:	4a1b      	ldr	r2, [pc, #108]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003912:	68d2      	ldr	r2, [r2, #12]
 8003914:	0a12      	lsrs	r2, r2, #8
 8003916:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	617b      	str	r3, [r7, #20]
        break;
 8003920:	e019      	b.n	8003956 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003922:	4a1a      	ldr	r2, [pc, #104]	; (800398c <HAL_RCC_GetSysClockFreq+0x138>)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 800392c:	68d2      	ldr	r2, [r2, #12]
 800392e:	0a12      	lsrs	r2, r2, #8
 8003930:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003934:	fb02 f303 	mul.w	r3, r2, r3
 8003938:	617b      	str	r3, [r7, #20]
        break;
 800393a:	e00c      	b.n	8003956 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800393c:	69fa      	ldr	r2, [r7, #28]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003946:	68d2      	ldr	r2, [r2, #12]
 8003948:	0a12      	lsrs	r2, r2, #8
 800394a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	617b      	str	r3, [r7, #20]
        break;
 8003954:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8003956:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	0e5b      	lsrs	r3, r3, #25
 800395c:	f003 0303 	and.w	r3, r3, #3
 8003960:	3301      	adds	r3, #1
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	fbb2 f3f3 	udiv	r3, r2, r3
 800396e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003970:	69bb      	ldr	r3, [r7, #24]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3724      	adds	r7, #36	; 0x24
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	0800627c 	.word	0x0800627c
 8003988:	00f42400 	.word	0x00f42400
 800398c:	007a1200 	.word	0x007a1200

08003990 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8003994:	f7ff ff5e 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <HAL_RCC_GetHCLKFreq+0x20>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	091b      	lsrs	r3, r3, #4
 80039a0:	f003 030f 	and.w	r3, r3, #15
 80039a4:	4903      	ldr	r1, [pc, #12]	; (80039b4 <HAL_RCC_GetHCLKFreq+0x24>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40021000 	.word	0x40021000
 80039b4:	08006264 	.word	0x08006264

080039b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039bc:	f7ff ffe8 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0a1b      	lsrs	r3, r3, #8
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4903      	ldr	r1, [pc, #12]	; (80039dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40021000 	.word	0x40021000
 80039dc:	08006274 	.word	0x08006274

080039e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039e4:	f7ff ffd4 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039e8:	4602      	mov	r2, r0
 80039ea:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	0adb      	lsrs	r3, r3, #11
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	4903      	ldr	r1, [pc, #12]	; (8003a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039f6:	5ccb      	ldrb	r3, [r1, r3]
 80039f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40021000 	.word	0x40021000
 8003a04:	08006274 	.word	0x08006274

08003a08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a14:	4b2c      	ldr	r3, [pc, #176]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a20:	f7ff f86c 	bl	8002afc <HAL_PWREx_GetVoltageRange>
 8003a24:	6138      	str	r0, [r7, #16]
 8003a26:	e014      	b.n	8003a52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a28:	4b27      	ldr	r3, [pc, #156]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2c:	4a26      	ldr	r2, [pc, #152]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a32:	6593      	str	r3, [r2, #88]	; 0x58
 8003a34:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a40:	f7ff f85c 	bl	8002afc <HAL_PWREx_GetVoltageRange>
 8003a44:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a46:	4b20      	ldr	r3, [pc, #128]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	4a1f      	ldr	r2, [pc, #124]	; (8003ac8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003a4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a50:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a5e:	d10b      	bne.n	8003a78 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b80      	cmp	r3, #128	; 0x80
 8003a64:	d919      	bls.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2ba0      	cmp	r3, #160	; 0xa0
 8003a6a:	d902      	bls.n	8003a72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8003a70:	e013      	b.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a72:	2301      	movs	r3, #1
 8003a74:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8003a76:	e010      	b.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b80      	cmp	r3, #128	; 0x80
 8003a7c:	d902      	bls.n	8003a84 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a7e:	2303      	movs	r3, #3
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	e00a      	b.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b80      	cmp	r3, #128	; 0x80
 8003a88:	d102      	bne.n	8003a90 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	e004      	b.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b70      	cmp	r3, #112	; 0x70
 8003a94:	d101      	bne.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a96:	2301      	movs	r3, #1
 8003a98:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a9a:	4b0c      	ldr	r3, [pc, #48]	; (8003acc <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f023 020f 	bic.w	r2, r3, #15
 8003aa2:	490a      	ldr	r1, [pc, #40]	; (8003acc <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003aaa:	4b08      	ldr	r3, [pc, #32]	; (8003acc <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d001      	beq.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e000      	b.n	8003abe <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40022000 	.word	0x40022000

08003ad0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ad6:	4b31      	ldr	r3, [pc, #196]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ae0:	4b2e      	ldr	r3, [pc, #184]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3301      	adds	r3, #1
 8003aec:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d015      	beq.n	8003b20 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d839      	bhi.n	8003b6e <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d01c      	beq.n	8003b3a <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d133      	bne.n	8003b6e <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b06:	4a26      	ldr	r2, [pc, #152]	; (8003ba0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0e:	4a23      	ldr	r2, [pc, #140]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b10:	68d2      	ldr	r2, [r2, #12]
 8003b12:	0a12      	lsrs	r2, r2, #8
 8003b14:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b18:	fb02 f303 	mul.w	r3, r2, r3
 8003b1c:	613b      	str	r3, [r7, #16]
      break;
 8003b1e:	e029      	b.n	8003b74 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b20:	4a20      	ldr	r2, [pc, #128]	; (8003ba4 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b28:	4a1c      	ldr	r2, [pc, #112]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b2a:	68d2      	ldr	r2, [r2, #12]
 8003b2c:	0a12      	lsrs	r2, r2, #8
 8003b2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b32:	fb02 f303 	mul.w	r3, r2, r3
 8003b36:	613b      	str	r3, [r7, #16]
      break;
 8003b38:	e01c      	b.n	8003b74 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b3a:	4b18      	ldr	r3, [pc, #96]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d107      	bne.n	8003b56 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b46:	4b15      	ldr	r3, [pc, #84]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b4c:	0a1b      	lsrs	r3, r3, #8
 8003b4e:	f003 030f 	and.w	r3, r3, #15
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	e005      	b.n	8003b62 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b56:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	091b      	lsrs	r3, r3, #4
 8003b5c:	f003 030f 	and.w	r3, r3, #15
 8003b60:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8003b62:	4a11      	ldr	r2, [pc, #68]	; (8003ba8 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b6a:	613b      	str	r3, [r7, #16]
        break;
 8003b6c:	e002      	b.n	8003b74 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	613b      	str	r3, [r7, #16]
      break;
 8003b72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8003b74:	4b09      	ldr	r3, [pc, #36]	; (8003b9c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	0e5b      	lsrs	r3, r3, #25
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	3301      	adds	r3, #1
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003b8e:	683b      	ldr	r3, [r7, #0]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	371c      	adds	r7, #28
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	00f42400 	.word	0x00f42400
 8003ba4:	007a1200 	.word	0x007a1200
 8003ba8:	0800627c 	.word	0x0800627c

08003bac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bb8:	2300      	movs	r3, #0
 8003bba:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d040      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bcc:	2b80      	cmp	r3, #128	; 0x80
 8003bce:	d02a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003bd0:	2b80      	cmp	r3, #128	; 0x80
 8003bd2:	d825      	bhi.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003bd4:	2b60      	cmp	r3, #96	; 0x60
 8003bd6:	d026      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003bd8:	2b60      	cmp	r3, #96	; 0x60
 8003bda:	d821      	bhi.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003bdc:	2b40      	cmp	r3, #64	; 0x40
 8003bde:	d006      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003be0:	2b40      	cmp	r3, #64	; 0x40
 8003be2:	d81d      	bhi.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d009      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d010      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003bec:	e018      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bee:	4b8f      	ldr	r3, [pc, #572]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	4a8e      	ldr	r2, [pc, #568]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf8:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003bfa:	e015      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3304      	adds	r3, #4
 8003c00:	2100      	movs	r1, #0
 8003c02:	4618      	mov	r0, r3
 8003c04:	f000 fb56 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003c0c:	e00c      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	3320      	adds	r3, #32
 8003c12:	2100      	movs	r1, #0
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 fc33 	bl	8004480 <RCCEx_PLLSAI2_Config>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003c1e:	e003      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	77fb      	strb	r3, [r7, #31]
        break;
 8003c24:	e000      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8003c26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c28:	7ffb      	ldrb	r3, [r7, #31]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10b      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c2e:	4b7f      	ldr	r3, [pc, #508]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c34:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c3c:	497b      	ldr	r1, [pc, #492]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003c44:	e001      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c46:	7ffb      	ldrb	r3, [r7, #31]
 8003c48:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d047      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5e:	d030      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c64:	d82a      	bhi.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003c66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c6a:	d02a      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003c6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c70:	d824      	bhi.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003c72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c76:	d008      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c7c:	d81e      	bhi.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c86:	d010      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003c88:	e018      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c8a:	4b68      	ldr	r3, [pc, #416]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	4a67      	ldr	r2, [pc, #412]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c94:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003c96:	e015      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 fb08 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003ca8:	e00c      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	3320      	adds	r3, #32
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fbe5 	bl	8004480 <RCCEx_PLLSAI2_Config>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003cba:	e003      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	77fb      	strb	r3, [r7, #31]
        break;
 8003cc0:	e000      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8003cc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc4:	7ffb      	ldrb	r3, [r7, #31]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10b      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003cca:	4b58      	ldr	r3, [pc, #352]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003cd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd8:	4954      	ldr	r1, [pc, #336]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ce0:	e001      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce2:	7ffb      	ldrb	r3, [r7, #31]
 8003ce4:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 80ab 	beq.w	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cf8:	4b4c      	ldr	r3, [pc, #304]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10d      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d04:	4b49      	ldr	r3, [pc, #292]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d08:	4a48      	ldr	r2, [pc, #288]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d0e:	6593      	str	r3, [r2, #88]	; 0x58
 8003d10:	4b46      	ldr	r3, [pc, #280]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d20:	4b43      	ldr	r3, [pc, #268]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a42      	ldr	r2, [pc, #264]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d2c:	f7fd fb12 	bl	8001354 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d32:	e00f      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d34:	f7fd fb0e 	bl	8001354 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d908      	bls.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d42:	4b3b      	ldr	r3, [pc, #236]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d109      	bne.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8003d52:	e006      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d54:	4b36      	ldr	r3, [pc, #216]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0e9      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8003d60:	e000      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8003d62:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8003d64:	7ffb      	ldrb	r3, [r7, #31]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d164      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d74:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01f      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d019      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d88:	4b28      	ldr	r3, [pc, #160]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d92:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d94:	4b25      	ldr	r3, [pc, #148]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9a:	4a24      	ldr	r2, [pc, #144]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003da4:	4b21      	ldr	r3, [pc, #132]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003daa:	4a20      	ldr	r2, [pc, #128]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003db4:	4a1d      	ldr	r2, [pc, #116]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01f      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7fd fac5 	bl	8001354 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dcc:	e012      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dce:	f7fd fac1 	bl	8001354 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d909      	bls.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003de0:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10a      	bne.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8003df2:	e007      	b.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df4:	4b0d      	ldr	r3, [pc, #52]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0e5      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x222>
 8003e02:	e000      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8003e04:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8003e06:	7ffb      	ldrb	r3, [r7, #31]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10c      	bne.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e0c:	4b07      	ldr	r3, [pc, #28]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1c:	4903      	ldr	r1, [pc, #12]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e24:	e008      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e26:	7ffb      	ldrb	r3, [r7, #31]
 8003e28:	77bb      	strb	r3, [r7, #30]
 8003e2a:	e005      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e34:	7ffb      	ldrb	r3, [r7, #31]
 8003e36:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e38:	7dfb      	ldrb	r3, [r7, #23]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d105      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3e:	4b9c      	ldr	r3, [pc, #624]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e42:	4a9b      	ldr	r2, [pc, #620]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00a      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e56:	4b96      	ldr	r3, [pc, #600]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5c:	f023 0203 	bic.w	r2, r3, #3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e64:	4992      	ldr	r1, [pc, #584]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00a      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e78:	4b8d      	ldr	r3, [pc, #564]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e7e:	f023 020c 	bic.w	r2, r3, #12
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e86:	498a      	ldr	r1, [pc, #552]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00a      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e9a:	4b85      	ldr	r3, [pc, #532]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea8:	4981      	ldr	r1, [pc, #516]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0308 	and.w	r3, r3, #8
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00a      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ebc:	4b7c      	ldr	r3, [pc, #496]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	4979      	ldr	r1, [pc, #484]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0310 	and.w	r3, r3, #16
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ede:	4b74      	ldr	r3, [pc, #464]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eec:	4970      	ldr	r1, [pc, #448]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0320 	and.w	r3, r3, #32
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f00:	4b6b      	ldr	r3, [pc, #428]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f0e:	4968      	ldr	r1, [pc, #416]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00a      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f22:	4b63      	ldr	r3, [pc, #396]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f30:	495f      	ldr	r1, [pc, #380]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00a      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f44:	4b5a      	ldr	r3, [pc, #360]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f52:	4957      	ldr	r1, [pc, #348]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00a      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003f66:	4b52      	ldr	r3, [pc, #328]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f74:	494e      	ldr	r1, [pc, #312]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d031      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f90:	d00e      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003f92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f96:	d814      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d015      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003f9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fa0:	d10f      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fa2:	4b43      	ldr	r3, [pc, #268]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4a42      	ldr	r2, [pc, #264]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003fa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fac:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003fae:	e00c      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 f97c 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003fc0:	e003      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	77fb      	strb	r3, [r7, #31]
        break;
 8003fc6:	e000      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8003fc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fca:	7ffb      	ldrb	r3, [r7, #31]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fd0:	4b37      	ldr	r3, [pc, #220]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fde:	4934      	ldr	r1, [pc, #208]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003fe6:	e001      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe8:	7ffb      	ldrb	r3, [r7, #31]
 8003fea:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00a      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ff8:	4b2d      	ldr	r3, [pc, #180]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ffe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004006:	492a      	ldr	r1, [pc, #168]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800401a:	4b25      	ldr	r3, [pc, #148]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800401c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004020:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004028:	4921      	ldr	r1, [pc, #132]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800402a:	4313      	orrs	r3, r2
 800402c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800403c:	4b1c      	ldr	r3, [pc, #112]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004042:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404a:	4919      	ldr	r1, [pc, #100]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800405e:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004060:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004064:	f023 0203 	bic.w	r2, r3, #3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406c:	4910      	ldr	r1, [pc, #64]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d02b      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004086:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800408e:	4908      	ldr	r1, [pc, #32]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800409a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800409e:	d109      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040a0:	4b03      	ldr	r3, [pc, #12]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4a02      	ldr	r2, [pc, #8]	; (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80040a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040aa:	60d3      	str	r3, [r2, #12]
 80040ac:	e014      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80040ae:	bf00      	nop
 80040b0:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80040bc:	d10c      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3304      	adds	r3, #4
 80040c2:	2101      	movs	r1, #1
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 f8f5 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 80040ce:	7ffb      	ldrb	r3, [r7, #31]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 80040d4:	7ffb      	ldrb	r3, [r7, #31]
 80040d6:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d04a      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040ec:	d108      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x554>
 80040ee:	4b70      	ldr	r3, [pc, #448]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80040f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040f4:	4a6e      	ldr	r2, [pc, #440]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80040f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040fa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80040fe:	e012      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004100:	4b6b      	ldr	r3, [pc, #428]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004106:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800410e:	4968      	ldr	r1, [pc, #416]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004110:	4313      	orrs	r3, r2
 8004112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004116:	4b66      	ldr	r3, [pc, #408]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004118:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800411c:	4a64      	ldr	r2, [pc, #400]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800411e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004122:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800412a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800412e:	d10d      	bne.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3304      	adds	r3, #4
 8004134:	2101      	movs	r1, #1
 8004136:	4618      	mov	r0, r3
 8004138:	f000 f8bc 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 800413c:	4603      	mov	r3, r0
 800413e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004140:	7ffb      	ldrb	r3, [r7, #31]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d019      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8004146:	7ffb      	ldrb	r3, [r7, #31]
 8004148:	77bb      	strb	r3, [r7, #30]
 800414a:	e016      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004150:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004154:	d106      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004156:	4b56      	ldr	r3, [pc, #344]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	4a55      	ldr	r2, [pc, #340]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800415c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004160:	60d3      	str	r3, [r2, #12]
 8004162:	e00a      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004168:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800416c:	d105      	bne.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800416e:	4b50      	ldr	r3, [pc, #320]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	4a4f      	ldr	r2, [pc, #316]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004178:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d028      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004186:	4b4a      	ldr	r3, [pc, #296]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800418c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004194:	4946      	ldr	r1, [pc, #280]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041a4:	d106      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041a6:	4b42      	ldr	r3, [pc, #264]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	4a41      	ldr	r2, [pc, #260]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80041ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041b0:	60d3      	str	r3, [r2, #12]
 80041b2:	e011      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3304      	adds	r3, #4
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 f875 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 80041ca:	4603      	mov	r3, r0
 80041cc:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80041ce:	7ffb      	ldrb	r3, [r7, #31]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 80041d4:	7ffb      	ldrb	r3, [r7, #31]
 80041d6:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d01e      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e4:	4b32      	ldr	r3, [pc, #200]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041f4:	492e      	ldr	r1, [pc, #184]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004202:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004206:	d10c      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3304      	adds	r3, #4
 800420c:	2102      	movs	r1, #2
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f850 	bl	80042b4 <RCCEx_PLLSAI1_Config>
 8004214:	4603      	mov	r3, r0
 8004216:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004218:	7ffb      	ldrb	r3, [r7, #31]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 800421e:	7ffb      	ldrb	r3, [r7, #31]
 8004220:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00b      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800422e:	4b20      	ldr	r3, [pc, #128]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004230:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004234:	f023 0204 	bic.w	r2, r3, #4
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800423e:	491c      	ldr	r1, [pc, #112]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00b      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004252:	4b17      	ldr	r3, [pc, #92]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004254:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004258:	f023 0218 	bic.w	r2, r3, #24
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004262:	4913      	ldr	r1, [pc, #76]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d017      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004276:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004278:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800427c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004286:	490a      	ldr	r1, [pc, #40]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004294:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004298:	d105      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800429a:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80042a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042a4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80042a6:	7fbb      	ldrb	r3, [r7, #30]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3720      	adds	r7, #32
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40021000 	.word	0x40021000

080042b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d018      	beq.n	80042fc <RCCEx_PLLSAI1_Config+0x48>
 80042ca:	2b03      	cmp	r3, #3
 80042cc:	d81f      	bhi.n	800430e <RCCEx_PLLSAI1_Config+0x5a>
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d002      	beq.n	80042d8 <RCCEx_PLLSAI1_Config+0x24>
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d009      	beq.n	80042ea <RCCEx_PLLSAI1_Config+0x36>
 80042d6:	e01a      	b.n	800430e <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042d8:	4b65      	ldr	r3, [pc, #404]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d117      	bne.n	8004314 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042e8:	e014      	b.n	8004314 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042ea:	4b61      	ldr	r3, [pc, #388]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d110      	bne.n	8004318 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042fa:	e00d      	b.n	8004318 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80042fc:	4b5c      	ldr	r3, [pc, #368]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d109      	bne.n	800431c <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800430c:	e006      	b.n	800431c <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	73fb      	strb	r3, [r7, #15]
      break;
 8004312:	e004      	b.n	800431e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004314:	bf00      	nop
 8004316:	e002      	b.n	800431e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004318:	bf00      	nop
 800431a:	e000      	b.n	800431e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 800431c:	bf00      	nop
  }

  if (status == HAL_OK)
 800431e:	7bfb      	ldrb	r3, [r7, #15]
 8004320:	2b00      	cmp	r3, #0
 8004322:	f040 809f 	bne.w	8004464 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004326:	4b52      	ldr	r3, [pc, #328]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a51      	ldr	r2, [pc, #324]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 800432c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004330:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004332:	f7fd f80f 	bl	8001354 <HAL_GetTick>
 8004336:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004338:	e00f      	b.n	800435a <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800433a:	f7fd f80b 	bl	8001354 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d908      	bls.n	800435a <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004348:	4b49      	ldr	r3, [pc, #292]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d009      	beq.n	8004368 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004358:	e006      	b.n	8004368 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800435a:	4b45      	ldr	r3, [pc, #276]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1e9      	bne.n	800433a <RCCEx_PLLSAI1_Config+0x86>
 8004366:	e000      	b.n	800436a <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8004368:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 800436a:	7bfb      	ldrb	r3, [r7, #15]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d179      	bne.n	8004464 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d116      	bne.n	80043a4 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004376:	4b3e      	ldr	r3, [pc, #248]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004378:	691a      	ldr	r2, [r3, #16]
 800437a:	4b3e      	ldr	r3, [pc, #248]	; (8004474 <RCCEx_PLLSAI1_Config+0x1c0>)
 800437c:	4013      	ands	r3, r2
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6892      	ldr	r2, [r2, #8]
 8004382:	0211      	lsls	r1, r2, #8
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	68d2      	ldr	r2, [r2, #12]
 8004388:	06d2      	lsls	r2, r2, #27
 800438a:	4311      	orrs	r1, r2
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6852      	ldr	r2, [r2, #4]
 8004390:	3a01      	subs	r2, #1
 8004392:	0112      	lsls	r2, r2, #4
 8004394:	4311      	orrs	r1, r2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6812      	ldr	r2, [r2, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	4934      	ldr	r1, [pc, #208]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	610b      	str	r3, [r1, #16]
 80043a2:	e033      	b.n	800440c <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d118      	bne.n	80043dc <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043aa:	4b31      	ldr	r3, [pc, #196]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	4b32      	ldr	r3, [pc, #200]	; (8004478 <RCCEx_PLLSAI1_Config+0x1c4>)
 80043b0:	4013      	ands	r3, r2
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6892      	ldr	r2, [r2, #8]
 80043b6:	0211      	lsls	r1, r2, #8
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6912      	ldr	r2, [r2, #16]
 80043bc:	0852      	lsrs	r2, r2, #1
 80043be:	3a01      	subs	r2, #1
 80043c0:	0552      	lsls	r2, r2, #21
 80043c2:	4311      	orrs	r1, r2
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	6852      	ldr	r2, [r2, #4]
 80043c8:	3a01      	subs	r2, #1
 80043ca:	0112      	lsls	r2, r2, #4
 80043cc:	4311      	orrs	r1, r2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6812      	ldr	r2, [r2, #0]
 80043d2:	430a      	orrs	r2, r1
 80043d4:	4926      	ldr	r1, [pc, #152]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	610b      	str	r3, [r1, #16]
 80043da:	e017      	b.n	800440c <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043dc:	4b24      	ldr	r3, [pc, #144]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	4b26      	ldr	r3, [pc, #152]	; (800447c <RCCEx_PLLSAI1_Config+0x1c8>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	6892      	ldr	r2, [r2, #8]
 80043e8:	0211      	lsls	r1, r2, #8
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6952      	ldr	r2, [r2, #20]
 80043ee:	0852      	lsrs	r2, r2, #1
 80043f0:	3a01      	subs	r2, #1
 80043f2:	0652      	lsls	r2, r2, #25
 80043f4:	4311      	orrs	r1, r2
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6852      	ldr	r2, [r2, #4]
 80043fa:	3a01      	subs	r2, #1
 80043fc:	0112      	lsls	r2, r2, #4
 80043fe:	4311      	orrs	r1, r2
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	491a      	ldr	r1, [pc, #104]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004408:	4313      	orrs	r3, r2
 800440a:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800440c:	4b18      	ldr	r3, [pc, #96]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a17      	ldr	r2, [pc, #92]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004412:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004416:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004418:	f7fc ff9c 	bl	8001354 <HAL_GetTick>
 800441c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800441e:	e00f      	b.n	8004440 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004420:	f7fc ff98 	bl	8001354 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d908      	bls.n	8004440 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800442e:	4b10      	ldr	r3, [pc, #64]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d109      	bne.n	800444e <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 800443e:	e006      	b.n	800444e <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004440:	4b0b      	ldr	r3, [pc, #44]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0e9      	beq.n	8004420 <RCCEx_PLLSAI1_Config+0x16c>
 800444c:	e000      	b.n	8004450 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 800444e:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8004456:	4b06      	ldr	r3, [pc, #24]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004458:	691a      	ldr	r2, [r3, #16]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	4904      	ldr	r1, [pc, #16]	; (8004470 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004460:	4313      	orrs	r3, r2
 8004462:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004464:	7bfb      	ldrb	r3, [r7, #15]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	40021000 	.word	0x40021000
 8004474:	07ff800c 	.word	0x07ff800c
 8004478:	ff9f800c 	.word	0xff9f800c
 800447c:	f9ff800c 	.word	0xf9ff800c

08004480 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b03      	cmp	r3, #3
 8004494:	d018      	beq.n	80044c8 <RCCEx_PLLSAI2_Config+0x48>
 8004496:	2b03      	cmp	r3, #3
 8004498:	d81f      	bhi.n	80044da <RCCEx_PLLSAI2_Config+0x5a>
 800449a:	2b01      	cmp	r3, #1
 800449c:	d002      	beq.n	80044a4 <RCCEx_PLLSAI2_Config+0x24>
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d009      	beq.n	80044b6 <RCCEx_PLLSAI2_Config+0x36>
 80044a2:	e01a      	b.n	80044da <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044a4:	4b4a      	ldr	r3, [pc, #296]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d117      	bne.n	80044e0 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b4:	e014      	b.n	80044e0 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044b6:	4b46      	ldr	r3, [pc, #280]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d110      	bne.n	80044e4 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c6:	e00d      	b.n	80044e4 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80044c8:	4b41      	ldr	r3, [pc, #260]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d109      	bne.n	80044e8 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044d8:	e006      	b.n	80044e8 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	73fb      	strb	r3, [r7, #15]
      break;
 80044de:	e004      	b.n	80044ea <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80044e0:	bf00      	nop
 80044e2:	e002      	b.n	80044ea <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80044e4:	bf00      	nop
 80044e6:	e000      	b.n	80044ea <RCCEx_PLLSAI2_Config+0x6a>
      break;
 80044e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80044ea:	7bfb      	ldrb	r3, [r7, #15]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d169      	bne.n	80045c4 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80044f0:	4b37      	ldr	r3, [pc, #220]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a36      	ldr	r2, [pc, #216]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80044f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044fc:	f7fc ff2a 	bl	8001354 <HAL_GetTick>
 8004500:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004502:	e00f      	b.n	8004524 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004504:	f7fc ff26 	bl	8001354 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d908      	bls.n	8004524 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004512:	4b2f      	ldr	r3, [pc, #188]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004522:	e006      	b.n	8004532 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004524:	4b2a      	ldr	r3, [pc, #168]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e9      	bne.n	8004504 <RCCEx_PLLSAI2_Config+0x84>
 8004530:	e000      	b.n	8004534 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8004532:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004534:	7bfb      	ldrb	r3, [r7, #15]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d144      	bne.n	80045c4 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d115      	bne.n	800456c <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004540:	4b23      	ldr	r3, [pc, #140]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	4b23      	ldr	r3, [pc, #140]	; (80045d4 <RCCEx_PLLSAI2_Config+0x154>)
 8004546:	4013      	ands	r3, r2
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6892      	ldr	r2, [r2, #8]
 800454c:	0211      	lsls	r1, r2, #8
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	68d2      	ldr	r2, [r2, #12]
 8004552:	06d2      	lsls	r2, r2, #27
 8004554:	4311      	orrs	r1, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6852      	ldr	r2, [r2, #4]
 800455a:	3a01      	subs	r2, #1
 800455c:	0112      	lsls	r2, r2, #4
 800455e:	4311      	orrs	r1, r2
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	491a      	ldr	r1, [pc, #104]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004568:	4313      	orrs	r3, r2
 800456a:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800456c:	4b18      	ldr	r3, [pc, #96]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a17      	ldr	r2, [pc, #92]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004576:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004578:	f7fc feec 	bl	8001354 <HAL_GetTick>
 800457c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800457e:	e00f      	b.n	80045a0 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004580:	f7fc fee8 	bl	8001354 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d908      	bls.n	80045a0 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800458e:	4b10      	ldr	r3, [pc, #64]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d109      	bne.n	80045ae <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 800459e:	e006      	b.n	80045ae <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80045a0:	4b0b      	ldr	r3, [pc, #44]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0e9      	beq.n	8004580 <RCCEx_PLLSAI2_Config+0x100>
 80045ac:	e000      	b.n	80045b0 <RCCEx_PLLSAI2_Config+0x130>
          break;
 80045ae:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80045b8:	695a      	ldr	r2, [r3, #20]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	4904      	ldr	r1, [pc, #16]	; (80045d0 <RCCEx_PLLSAI2_Config+0x150>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40021000 	.word	0x40021000
 80045d4:	07ff800c 	.word	0x07ff800c

080045d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d066      	beq.n	80046b8 <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d106      	bne.n	8004604 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fc fbf4 	bl	8000dec <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	2b10      	cmp	r3, #16
 8004618:	d045      	beq.n	80046a6 <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800461a:	4b2a      	ldr	r3, [pc, #168]	; (80046c4 <HAL_RTC_Init+0xec>)
 800461c:	22ca      	movs	r2, #202	; 0xca
 800461e:	625a      	str	r2, [r3, #36]	; 0x24
 8004620:	4b28      	ldr	r3, [pc, #160]	; (80046c4 <HAL_RTC_Init+0xec>)
 8004622:	2253      	movs	r2, #83	; 0x53
 8004624:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f872 	bl	8004710 <RTC_EnterInitMode>
 800462c:	4603      	mov	r3, r0
 800462e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d121      	bne.n	800467a <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8004636:	4b23      	ldr	r3, [pc, #140]	; (80046c4 <HAL_RTC_Init+0xec>)
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	4a22      	ldr	r2, [pc, #136]	; (80046c4 <HAL_RTC_Init+0xec>)
 800463c:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8004640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004644:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8004646:	4b1f      	ldr	r3, [pc, #124]	; (80046c4 <HAL_RTC_Init+0xec>)
 8004648:	699a      	ldr	r2, [r3, #24]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6859      	ldr	r1, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	4319      	orrs	r1, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	430b      	orrs	r3, r1
 800465a:	491a      	ldr	r1, [pc, #104]	; (80046c4 <HAL_RTC_Init+0xec>)
 800465c:	4313      	orrs	r3, r2
 800465e:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	041b      	lsls	r3, r3, #16
 800466a:	4916      	ldr	r1, [pc, #88]	; (80046c4 <HAL_RTC_Init+0xec>)
 800466c:	4313      	orrs	r3, r2
 800466e:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f881 	bl	8004778 <RTC_ExitInitMode>
 8004676:	4603      	mov	r3, r0
 8004678:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10e      	bne.n	800469e <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 8004680:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <HAL_RTC_Init+0xec>)
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a19      	ldr	r1, [r3, #32]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	4319      	orrs	r1, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	430b      	orrs	r3, r1
 8004698:	490a      	ldr	r1, [pc, #40]	; (80046c4 <HAL_RTC_Init+0xec>)
 800469a:	4313      	orrs	r3, r2
 800469c:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800469e:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <HAL_RTC_Init+0xec>)
 80046a0:	22ff      	movs	r2, #255	; 0xff
 80046a2:	625a      	str	r2, [r3, #36]	; 0x24
 80046a4:	e001      	b.n	80046aa <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d103      	bne.n	80046b8 <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40002800 	.word	0x40002800

080046c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 80046d0:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <HAL_RTC_WaitForSynchro+0x40>)
 80046d2:	4a0e      	ldr	r2, [pc, #56]	; (800470c <HAL_RTC_WaitForSynchro+0x44>)
 80046d4:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80046d6:	f7fc fe3d 	bl	8001354 <HAL_GetTick>
 80046da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80046dc:	e009      	b.n	80046f2 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046de:	f7fc fe39 	bl	8001354 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046ec:	d901      	bls.n	80046f2 <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e006      	b.n	8004700 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <HAL_RTC_WaitForSynchro+0x40>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f003 0320 	and.w	r3, r3, #32
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d0ef      	beq.n	80046de <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40002800 	.word	0x40002800
 800470c:	0001005c 	.word	0x0001005c

08004710 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004718:	2300      	movs	r3, #0
 800471a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800471c:	4b15      	ldr	r3, [pc, #84]	; (8004774 <RTC_EnterInitMode+0x64>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004724:	2b00      	cmp	r3, #0
 8004726:	d120      	bne.n	800476a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004728:	4b12      	ldr	r3, [pc, #72]	; (8004774 <RTC_EnterInitMode+0x64>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	4a11      	ldr	r2, [pc, #68]	; (8004774 <RTC_EnterInitMode+0x64>)
 800472e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004732:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8004734:	f7fc fe0e 	bl	8001354 <HAL_GetTick>
 8004738:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800473a:	e00d      	b.n	8004758 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800473c:	f7fc fe0a 	bl	8001354 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800474a:	d905      	bls.n	8004758 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2203      	movs	r2, #3
 8004754:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004758:	4b06      	ldr	r3, [pc, #24]	; (8004774 <RTC_EnterInitMode+0x64>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004760:	2b00      	cmp	r3, #0
 8004762:	d102      	bne.n	800476a <RTC_EnterInitMode+0x5a>
 8004764:	7bfb      	ldrb	r3, [r7, #15]
 8004766:	2b03      	cmp	r3, #3
 8004768:	d1e8      	bne.n	800473c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800476a:	7bfb      	ldrb	r3, [r7, #15]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40002800 	.word	0x40002800

08004778 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004780:	2300      	movs	r3, #0
 8004782:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004784:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <RTC_ExitInitMode+0x78>)
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	4a19      	ldr	r2, [pc, #100]	; (80047f0 <RTC_ExitInitMode+0x78>)
 800478a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800478e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004790:	4b17      	ldr	r3, [pc, #92]	; (80047f0 <RTC_ExitInitMode+0x78>)
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10c      	bne.n	80047b6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f7ff ff93 	bl	80046c8 <HAL_RTC_WaitForSynchro>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d01e      	beq.n	80047e6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2203      	movs	r2, #3
 80047ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	73fb      	strb	r3, [r7, #15]
 80047b4:	e017      	b.n	80047e6 <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80047b6:	4b0e      	ldr	r3, [pc, #56]	; (80047f0 <RTC_ExitInitMode+0x78>)
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	4a0d      	ldr	r2, [pc, #52]	; (80047f0 <RTC_ExitInitMode+0x78>)
 80047bc:	f023 0320 	bic.w	r3, r3, #32
 80047c0:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7ff ff80 	bl	80046c8 <HAL_RTC_WaitForSynchro>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2203      	movs	r2, #3
 80047d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80047da:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <RTC_ExitInitMode+0x78>)
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	4a04      	ldr	r2, [pc, #16]	; (80047f0 <RTC_ExitInitMode+0x78>)
 80047e0:	f043 0320 	orr.w	r3, r3, #32
 80047e4:	6193      	str	r3, [r2, #24]
  }

  return status;
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40002800 	.word	0x40002800

080047f4 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	490f      	ldr	r1, [pc, #60]	; (8004844 <HAL_RTCEx_PrivilegeModeSet+0x50>)
 8004808:	4313      	orrs	r3, r2
 800480a:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	490c      	ldr	r1, [pc, #48]	; (8004848 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8004816:	4313      	orrs	r3, r2
 8004818:	624b      	str	r3, [r1, #36]	; 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 800481a:	4b0b      	ldr	r3, [pc, #44]	; (8004848 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f003 22ff 	and.w	r2, r3, #4278255360	; 0xff00ff00
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	6919      	ldr	r1, [r3, #16]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	041b      	lsls	r3, r3, #16
 800482c:	430b      	orrs	r3, r1
 800482e:	4906      	ldr	r1, [pc, #24]	; (8004848 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8004830:	4313      	orrs	r3, r2
 8004832:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40002800 	.word	0x40002800
 8004848:	40003400 	.word	0x40003400

0800484c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e042      	b.n	80048e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004864:	2b00      	cmp	r3, #0
 8004866:	d106      	bne.n	8004876 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f7fc fa5b 	bl	8000d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2224      	movs	r2, #36	; 0x24
 800487a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0201 	bic.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f82c 	bl	80048ec <UART_SetConfig>
 8004894:	4603      	mov	r3, r0
 8004896:	2b01      	cmp	r3, #1
 8004898:	d101      	bne.n	800489e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e022      	b.n	80048e4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fb20 	bl	8004eec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0201 	orr.w	r2, r2, #1
 80048da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fba7 	bl	8005030 <UART_CheckIdleState>
 80048e2:	4603      	mov	r3, r0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3708      	adds	r7, #8
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048f0:	b08c      	sub	sp, #48	; 0x30
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	689a      	ldr	r2, [r3, #8]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	431a      	orrs	r2, r3
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	431a      	orrs	r2, r3
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	4313      	orrs	r3, r2
 8004912:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4baa      	ldr	r3, [pc, #680]	; (8004bc4 <UART_SetConfig+0x2d8>)
 800491c:	4013      	ands	r3, r2
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004924:	430b      	orrs	r3, r1
 8004926:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	68da      	ldr	r2, [r3, #12]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a9f      	ldr	r2, [pc, #636]	; (8004bc8 <UART_SetConfig+0x2dc>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d004      	beq.n	8004958 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004954:	4313      	orrs	r3, r2
 8004956:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004962:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	6812      	ldr	r2, [r2, #0]
 800496a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800496c:	430b      	orrs	r3, r1
 800496e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004976:	f023 010f 	bic.w	r1, r3, #15
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a90      	ldr	r2, [pc, #576]	; (8004bcc <UART_SetConfig+0x2e0>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d125      	bne.n	80049dc <UART_SetConfig+0xf0>
 8004990:	4b8f      	ldr	r3, [pc, #572]	; (8004bd0 <UART_SetConfig+0x2e4>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	2b03      	cmp	r3, #3
 800499c:	d81a      	bhi.n	80049d4 <UART_SetConfig+0xe8>
 800499e:	a201      	add	r2, pc, #4	; (adr r2, 80049a4 <UART_SetConfig+0xb8>)
 80049a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a4:	080049b5 	.word	0x080049b5
 80049a8:	080049c5 	.word	0x080049c5
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049cd 	.word	0x080049cd
 80049b4:	2301      	movs	r3, #1
 80049b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ba:	e116      	b.n	8004bea <UART_SetConfig+0x2fe>
 80049bc:	2302      	movs	r3, #2
 80049be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049c2:	e112      	b.n	8004bea <UART_SetConfig+0x2fe>
 80049c4:	2304      	movs	r3, #4
 80049c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ca:	e10e      	b.n	8004bea <UART_SetConfig+0x2fe>
 80049cc:	2308      	movs	r3, #8
 80049ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049d2:	e10a      	b.n	8004bea <UART_SetConfig+0x2fe>
 80049d4:	2310      	movs	r3, #16
 80049d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049da:	e106      	b.n	8004bea <UART_SetConfig+0x2fe>
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a7c      	ldr	r2, [pc, #496]	; (8004bd4 <UART_SetConfig+0x2e8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d138      	bne.n	8004a58 <UART_SetConfig+0x16c>
 80049e6:	4b7a      	ldr	r3, [pc, #488]	; (8004bd0 <UART_SetConfig+0x2e4>)
 80049e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ec:	f003 030c 	and.w	r3, r3, #12
 80049f0:	2b0c      	cmp	r3, #12
 80049f2:	d82d      	bhi.n	8004a50 <UART_SetConfig+0x164>
 80049f4:	a201      	add	r2, pc, #4	; (adr r2, 80049fc <UART_SetConfig+0x110>)
 80049f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fa:	bf00      	nop
 80049fc:	08004a31 	.word	0x08004a31
 8004a00:	08004a51 	.word	0x08004a51
 8004a04:	08004a51 	.word	0x08004a51
 8004a08:	08004a51 	.word	0x08004a51
 8004a0c:	08004a41 	.word	0x08004a41
 8004a10:	08004a51 	.word	0x08004a51
 8004a14:	08004a51 	.word	0x08004a51
 8004a18:	08004a51 	.word	0x08004a51
 8004a1c:	08004a39 	.word	0x08004a39
 8004a20:	08004a51 	.word	0x08004a51
 8004a24:	08004a51 	.word	0x08004a51
 8004a28:	08004a51 	.word	0x08004a51
 8004a2c:	08004a49 	.word	0x08004a49
 8004a30:	2300      	movs	r3, #0
 8004a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a36:	e0d8      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a3e:	e0d4      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a40:	2304      	movs	r3, #4
 8004a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a46:	e0d0      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a48:	2308      	movs	r3, #8
 8004a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a4e:	e0cc      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a50:	2310      	movs	r3, #16
 8004a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a56:	e0c8      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a5e      	ldr	r2, [pc, #376]	; (8004bd8 <UART_SetConfig+0x2ec>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d125      	bne.n	8004aae <UART_SetConfig+0x1c2>
 8004a62:	4b5b      	ldr	r3, [pc, #364]	; (8004bd0 <UART_SetConfig+0x2e4>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a6c:	2b30      	cmp	r3, #48	; 0x30
 8004a6e:	d016      	beq.n	8004a9e <UART_SetConfig+0x1b2>
 8004a70:	2b30      	cmp	r3, #48	; 0x30
 8004a72:	d818      	bhi.n	8004aa6 <UART_SetConfig+0x1ba>
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	d00a      	beq.n	8004a8e <UART_SetConfig+0x1a2>
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	d814      	bhi.n	8004aa6 <UART_SetConfig+0x1ba>
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d002      	beq.n	8004a86 <UART_SetConfig+0x19a>
 8004a80:	2b10      	cmp	r3, #16
 8004a82:	d008      	beq.n	8004a96 <UART_SetConfig+0x1aa>
 8004a84:	e00f      	b.n	8004aa6 <UART_SetConfig+0x1ba>
 8004a86:	2300      	movs	r3, #0
 8004a88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a8c:	e0ad      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a94:	e0a9      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a96:	2304      	movs	r3, #4
 8004a98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a9c:	e0a5      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004a9e:	2308      	movs	r3, #8
 8004aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aa4:	e0a1      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004aa6:	2310      	movs	r3, #16
 8004aa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aac:	e09d      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a4a      	ldr	r2, [pc, #296]	; (8004bdc <UART_SetConfig+0x2f0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d125      	bne.n	8004b04 <UART_SetConfig+0x218>
 8004ab8:	4b45      	ldr	r3, [pc, #276]	; (8004bd0 <UART_SetConfig+0x2e4>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ac2:	2bc0      	cmp	r3, #192	; 0xc0
 8004ac4:	d016      	beq.n	8004af4 <UART_SetConfig+0x208>
 8004ac6:	2bc0      	cmp	r3, #192	; 0xc0
 8004ac8:	d818      	bhi.n	8004afc <UART_SetConfig+0x210>
 8004aca:	2b80      	cmp	r3, #128	; 0x80
 8004acc:	d00a      	beq.n	8004ae4 <UART_SetConfig+0x1f8>
 8004ace:	2b80      	cmp	r3, #128	; 0x80
 8004ad0:	d814      	bhi.n	8004afc <UART_SetConfig+0x210>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <UART_SetConfig+0x1f0>
 8004ad6:	2b40      	cmp	r3, #64	; 0x40
 8004ad8:	d008      	beq.n	8004aec <UART_SetConfig+0x200>
 8004ada:	e00f      	b.n	8004afc <UART_SetConfig+0x210>
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ae2:	e082      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aea:	e07e      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004aec:	2304      	movs	r3, #4
 8004aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004af2:	e07a      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004af4:	2308      	movs	r3, #8
 8004af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004afa:	e076      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004afc:	2310      	movs	r3, #16
 8004afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b02:	e072      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a35      	ldr	r2, [pc, #212]	; (8004be0 <UART_SetConfig+0x2f4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d12a      	bne.n	8004b64 <UART_SetConfig+0x278>
 8004b0e:	4b30      	ldr	r3, [pc, #192]	; (8004bd0 <UART_SetConfig+0x2e4>)
 8004b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b1c:	d01a      	beq.n	8004b54 <UART_SetConfig+0x268>
 8004b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b22:	d81b      	bhi.n	8004b5c <UART_SetConfig+0x270>
 8004b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b28:	d00c      	beq.n	8004b44 <UART_SetConfig+0x258>
 8004b2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b2e:	d815      	bhi.n	8004b5c <UART_SetConfig+0x270>
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <UART_SetConfig+0x250>
 8004b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b38:	d008      	beq.n	8004b4c <UART_SetConfig+0x260>
 8004b3a:	e00f      	b.n	8004b5c <UART_SetConfig+0x270>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b42:	e052      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b44:	2302      	movs	r3, #2
 8004b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b4a:	e04e      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b4c:	2304      	movs	r3, #4
 8004b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b52:	e04a      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b54:	2308      	movs	r3, #8
 8004b56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b5a:	e046      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b5c:	2310      	movs	r3, #16
 8004b5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b62:	e042      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a17      	ldr	r2, [pc, #92]	; (8004bc8 <UART_SetConfig+0x2dc>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d13a      	bne.n	8004be4 <UART_SetConfig+0x2f8>
 8004b6e:	4b18      	ldr	r3, [pc, #96]	; (8004bd0 <UART_SetConfig+0x2e4>)
 8004b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004b78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b7c:	d01a      	beq.n	8004bb4 <UART_SetConfig+0x2c8>
 8004b7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b82:	d81b      	bhi.n	8004bbc <UART_SetConfig+0x2d0>
 8004b84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b88:	d00c      	beq.n	8004ba4 <UART_SetConfig+0x2b8>
 8004b8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b8e:	d815      	bhi.n	8004bbc <UART_SetConfig+0x2d0>
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <UART_SetConfig+0x2b0>
 8004b94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b98:	d008      	beq.n	8004bac <UART_SetConfig+0x2c0>
 8004b9a:	e00f      	b.n	8004bbc <UART_SetConfig+0x2d0>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ba2:	e022      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004baa:	e01e      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004bac:	2304      	movs	r3, #4
 8004bae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bb2:	e01a      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004bb4:	2308      	movs	r3, #8
 8004bb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bba:	e016      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004bbc:	2310      	movs	r3, #16
 8004bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bc2:	e012      	b.n	8004bea <UART_SetConfig+0x2fe>
 8004bc4:	cfff69f3 	.word	0xcfff69f3
 8004bc8:	40008000 	.word	0x40008000
 8004bcc:	40013800 	.word	0x40013800
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	40004400 	.word	0x40004400
 8004bd8:	40004800 	.word	0x40004800
 8004bdc:	40004c00 	.word	0x40004c00
 8004be0:	40005000 	.word	0x40005000
 8004be4:	2310      	movs	r3, #16
 8004be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4ab0      	ldr	r2, [pc, #704]	; (8004eb0 <UART_SetConfig+0x5c4>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	f040 809b 	bne.w	8004d2c <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bf6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d827      	bhi.n	8004c4e <UART_SetConfig+0x362>
 8004bfe:	a201      	add	r2, pc, #4	; (adr r2, 8004c04 <UART_SetConfig+0x318>)
 8004c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c04:	08004c29 	.word	0x08004c29
 8004c08:	08004c31 	.word	0x08004c31
 8004c0c:	08004c39 	.word	0x08004c39
 8004c10:	08004c4f 	.word	0x08004c4f
 8004c14:	08004c3f 	.word	0x08004c3f
 8004c18:	08004c4f 	.word	0x08004c4f
 8004c1c:	08004c4f 	.word	0x08004c4f
 8004c20:	08004c4f 	.word	0x08004c4f
 8004c24:	08004c47 	.word	0x08004c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c28:	f7fe fec6 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004c2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c2e:	e014      	b.n	8004c5a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c30:	f7fe fed6 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004c34:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c36:	e010      	b.n	8004c5a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c38:	4b9e      	ldr	r3, [pc, #632]	; (8004eb4 <UART_SetConfig+0x5c8>)
 8004c3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c3c:	e00d      	b.n	8004c5a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c3e:	f7fe fe09 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8004c42:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c44:	e009      	b.n	8004c5a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c4c:	e005      	b.n	8004c5a <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004c58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 8130 	beq.w	8004ec2 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	4a94      	ldr	r2, [pc, #592]	; (8004eb8 <UART_SetConfig+0x5cc>)
 8004c68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c74:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	4413      	add	r3, r2
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d305      	bcc.n	8004c92 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c8c:	69ba      	ldr	r2, [r7, #24]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d903      	bls.n	8004c9a <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004c98:	e113      	b.n	8004ec2 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	60bb      	str	r3, [r7, #8]
 8004ca0:	60fa      	str	r2, [r7, #12]
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	4a84      	ldr	r2, [pc, #528]	; (8004eb8 <UART_SetConfig+0x5cc>)
 8004ca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	2200      	movs	r2, #0
 8004cb0:	603b      	str	r3, [r7, #0]
 8004cb2:	607a      	str	r2, [r7, #4]
 8004cb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cbc:	f7fb faba 	bl	8000234 <__aeabi_uldivmod>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	020b      	lsls	r3, r1, #8
 8004cd2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004cd6:	0202      	lsls	r2, r0, #8
 8004cd8:	6979      	ldr	r1, [r7, #20]
 8004cda:	6849      	ldr	r1, [r1, #4]
 8004cdc:	0849      	lsrs	r1, r1, #1
 8004cde:	2000      	movs	r0, #0
 8004ce0:	460c      	mov	r4, r1
 8004ce2:	4605      	mov	r5, r0
 8004ce4:	eb12 0804 	adds.w	r8, r2, r4
 8004ce8:	eb43 0905 	adc.w	r9, r3, r5
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	469a      	mov	sl, r3
 8004cf4:	4693      	mov	fp, r2
 8004cf6:	4652      	mov	r2, sl
 8004cf8:	465b      	mov	r3, fp
 8004cfa:	4640      	mov	r0, r8
 8004cfc:	4649      	mov	r1, r9
 8004cfe:	f7fb fa99 	bl	8000234 <__aeabi_uldivmod>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	4613      	mov	r3, r2
 8004d08:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d10:	d308      	bcc.n	8004d24 <UART_SetConfig+0x438>
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d18:	d204      	bcs.n	8004d24 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6a3a      	ldr	r2, [r7, #32]
 8004d20:	60da      	str	r2, [r3, #12]
 8004d22:	e0ce      	b.n	8004ec2 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004d2a:	e0ca      	b.n	8004ec2 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d34:	d166      	bne.n	8004e04 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8004d36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d827      	bhi.n	8004d8e <UART_SetConfig+0x4a2>
 8004d3e:	a201      	add	r2, pc, #4	; (adr r2, 8004d44 <UART_SetConfig+0x458>)
 8004d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d44:	08004d69 	.word	0x08004d69
 8004d48:	08004d71 	.word	0x08004d71
 8004d4c:	08004d79 	.word	0x08004d79
 8004d50:	08004d8f 	.word	0x08004d8f
 8004d54:	08004d7f 	.word	0x08004d7f
 8004d58:	08004d8f 	.word	0x08004d8f
 8004d5c:	08004d8f 	.word	0x08004d8f
 8004d60:	08004d8f 	.word	0x08004d8f
 8004d64:	08004d87 	.word	0x08004d87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d68:	f7fe fe26 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004d6c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d6e:	e014      	b.n	8004d9a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d70:	f7fe fe36 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004d74:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d76:	e010      	b.n	8004d9a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d78:	4b4e      	ldr	r3, [pc, #312]	; (8004eb4 <UART_SetConfig+0x5c8>)
 8004d7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d7c:	e00d      	b.n	8004d9a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d7e:	f7fe fd69 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8004d82:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d84:	e009      	b.n	8004d9a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d8c:	e005      	b.n	8004d9a <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004d98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 8090 	beq.w	8004ec2 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	4a44      	ldr	r2, [pc, #272]	; (8004eb8 <UART_SetConfig+0x5cc>)
 8004da8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dac:	461a      	mov	r2, r3
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004db4:	005a      	lsls	r2, r3, #1
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	441a      	add	r2, r3
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	2b0f      	cmp	r3, #15
 8004dcc:	d916      	bls.n	8004dfc <UART_SetConfig+0x510>
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dd4:	d212      	bcs.n	8004dfc <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	f023 030f 	bic.w	r3, r3, #15
 8004dde:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	085b      	lsrs	r3, r3, #1
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	8bfb      	ldrh	r3, [r7, #30]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	8bfa      	ldrh	r2, [r7, #30]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	e062      	b.n	8004ec2 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004e02:	e05e      	b.n	8004ec2 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e04:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d828      	bhi.n	8004e5e <UART_SetConfig+0x572>
 8004e0c:	a201      	add	r2, pc, #4	; (adr r2, 8004e14 <UART_SetConfig+0x528>)
 8004e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e12:	bf00      	nop
 8004e14:	08004e39 	.word	0x08004e39
 8004e18:	08004e41 	.word	0x08004e41
 8004e1c:	08004e49 	.word	0x08004e49
 8004e20:	08004e5f 	.word	0x08004e5f
 8004e24:	08004e4f 	.word	0x08004e4f
 8004e28:	08004e5f 	.word	0x08004e5f
 8004e2c:	08004e5f 	.word	0x08004e5f
 8004e30:	08004e5f 	.word	0x08004e5f
 8004e34:	08004e57 	.word	0x08004e57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e38:	f7fe fdbe 	bl	80039b8 <HAL_RCC_GetPCLK1Freq>
 8004e3c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e3e:	e014      	b.n	8004e6a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e40:	f7fe fdce 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004e44:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e46:	e010      	b.n	8004e6a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e48:	4b1a      	ldr	r3, [pc, #104]	; (8004eb4 <UART_SetConfig+0x5c8>)
 8004e4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004e4c:	e00d      	b.n	8004e6a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e4e:	f7fe fd01 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8004e52:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e54:	e009      	b.n	8004e6a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004e5c:	e005      	b.n	8004e6a <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004e68:	bf00      	nop
    }

    if (pclk != 0U)
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d028      	beq.n	8004ec2 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e74:	4a10      	ldr	r2, [pc, #64]	; (8004eb8 <UART_SetConfig+0x5cc>)
 8004e76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	441a      	add	r2, r3
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	2b0f      	cmp	r3, #15
 8004e98:	d910      	bls.n	8004ebc <UART_SetConfig+0x5d0>
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ea0:	d20c      	bcs.n	8004ebc <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60da      	str	r2, [r3, #12]
 8004eac:	e009      	b.n	8004ec2 <UART_SetConfig+0x5d6>
 8004eae:	bf00      	nop
 8004eb0:	40008000 	.word	0x40008000
 8004eb4:	00f42400 	.word	0x00f42400
 8004eb8:	080062bc 	.word	0x080062bc
      }
      else
      {
        ret = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2200      	movs	r2, #0
 8004edc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004ede:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3730      	adds	r7, #48	; 0x30
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004eec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00a      	beq.n	8004f5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00a      	beq.n	8004f7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00a      	beq.n	8004f9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa2:	f003 0320 	and.w	r3, r3, #32
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00a      	beq.n	8004fc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d01a      	beq.n	8005002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fea:	d10a      	bne.n	8005002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	605a      	str	r2, [r3, #4]
  }
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b098      	sub	sp, #96	; 0x60
 8005034:	af02      	add	r7, sp, #8
 8005036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005040:	f7fc f988 	bl	8001354 <HAL_GetTick>
 8005044:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b08      	cmp	r3, #8
 8005052:	d12f      	bne.n	80050b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005054:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800505c:	2200      	movs	r2, #0
 800505e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f88e 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d022      	beq.n	80050b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005076:	e853 3f00 	ldrex	r3, [r3]
 800507a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800507c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800507e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005082:	653b      	str	r3, [r7, #80]	; 0x50
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800508c:	647b      	str	r3, [r7, #68]	; 0x44
 800508e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005090:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005092:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005094:	e841 2300 	strex	r3, r2, [r1]
 8005098:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800509a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e6      	bne.n	800506e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e063      	b.n	800517c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d149      	bne.n	8005156 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050c6:	9300      	str	r3, [sp, #0]
 80050c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050ca:	2200      	movs	r2, #0
 80050cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 f857 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d03c      	beq.n	8005156 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	623b      	str	r3, [r7, #32]
   return(result);
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050fa:	633b      	str	r3, [r7, #48]	; 0x30
 80050fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e6      	bne.n	80050dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3308      	adds	r3, #8
 8005114:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	60fb      	str	r3, [r7, #12]
   return(result);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	64bb      	str	r3, [r7, #72]	; 0x48
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3308      	adds	r3, #8
 800512c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800512e:	61fa      	str	r2, [r7, #28]
 8005130:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	69b9      	ldr	r1, [r7, #24]
 8005134:	69fa      	ldr	r2, [r7, #28]
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	617b      	str	r3, [r7, #20]
   return(result);
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e5      	bne.n	800510e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e012      	b.n	800517c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2220      	movs	r2, #32
 800515a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2220      	movs	r2, #32
 8005162:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3758      	adds	r7, #88	; 0x58
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	4613      	mov	r3, r2
 8005192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005194:	e049      	b.n	800522a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519c:	d045      	beq.n	800522a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519e:	f7fc f8d9 	bl	8001354 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d302      	bcc.n	80051b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e048      	b.n	800524a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d031      	beq.n	800522a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d110      	bne.n	80051f6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2208      	movs	r2, #8
 80051da:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 f838 	bl	8005252 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2208      	movs	r2, #8
 80051e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e029      	b.n	800524a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005204:	d111      	bne.n	800522a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800520e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005210:	68f8      	ldr	r0, [r7, #12]
 8005212:	f000 f81e 	bl	8005252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2220      	movs	r2, #32
 800521a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e00f      	b.n	800524a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	4013      	ands	r3, r2
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	429a      	cmp	r2, r3
 8005238:	bf0c      	ite	eq
 800523a:	2301      	moveq	r3, #1
 800523c:	2300      	movne	r3, #0
 800523e:	b2db      	uxtb	r3, r3
 8005240:	461a      	mov	r2, r3
 8005242:	79fb      	ldrb	r3, [r7, #7]
 8005244:	429a      	cmp	r2, r3
 8005246:	d0a6      	beq.n	8005196 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005252:	b480      	push	{r7}
 8005254:	b095      	sub	sp, #84	; 0x54
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005262:	e853 3f00 	ldrex	r3, [r3]
 8005266:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800526e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	461a      	mov	r2, r3
 8005276:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005278:	643b      	str	r3, [r7, #64]	; 0x40
 800527a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800527e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005280:	e841 2300 	strex	r3, r2, [r1]
 8005284:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1e6      	bne.n	800525a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3308      	adds	r3, #8
 8005292:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	61fb      	str	r3, [r7, #28]
   return(result);
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052a2:	f023 0301 	bic.w	r3, r3, #1
 80052a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	3308      	adds	r3, #8
 80052ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80052b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052b8:	e841 2300 	strex	r3, r2, [r1]
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1e3      	bne.n	800528c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d118      	bne.n	80052fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	e853 3f00 	ldrex	r3, [r3]
 80052d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	f023 0310 	bic.w	r3, r3, #16
 80052e0:	647b      	str	r3, [r7, #68]	; 0x44
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	461a      	mov	r2, r3
 80052e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ea:	61bb      	str	r3, [r7, #24]
 80052ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ee:	6979      	ldr	r1, [r7, #20]
 80052f0:	69ba      	ldr	r2, [r7, #24]
 80052f2:	e841 2300 	strex	r3, r2, [r1]
 80052f6:	613b      	str	r3, [r7, #16]
   return(result);
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1e6      	bne.n	80052cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2220      	movs	r2, #32
 8005302:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005312:	bf00      	nop
 8005314:	3754      	adds	r7, #84	; 0x54
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800531e:	b480      	push	{r7}
 8005320:	b085      	sub	sp, #20
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_UARTEx_DisableFifoMode+0x16>
 8005330:	2302      	movs	r3, #2
 8005332:	e027      	b.n	8005384 <HAL_UARTEx_DisableFifoMode+0x66>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2224      	movs	r2, #36	; 0x24
 8005340:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 0201 	bic.w	r2, r2, #1
 800535a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005362:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3714      	adds	r7, #20
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d101      	bne.n	80053a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80053a4:	2302      	movs	r3, #2
 80053a6:	e02d      	b.n	8005404 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2224      	movs	r2, #36	; 0x24
 80053b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 0201 	bic.w	r2, r2, #1
 80053ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f84f 	bl	8005488 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005420:	2302      	movs	r3, #2
 8005422:	e02d      	b.n	8005480 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2224      	movs	r2, #36	; 0x24
 8005430:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0201 	bic.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f811 	bl	8005488 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2220      	movs	r2, #32
 8005472:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800547e:	2300      	movs	r3, #0
}
 8005480:	4618      	mov	r0, r3
 8005482:	3710      	adds	r7, #16
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005494:	2b00      	cmp	r3, #0
 8005496:	d108      	bne.n	80054aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80054a8:	e031      	b.n	800550e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80054aa:	2308      	movs	r3, #8
 80054ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054ae:	2308      	movs	r3, #8
 80054b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	0e5b      	lsrs	r3, r3, #25
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	0f5b      	lsrs	r3, r3, #29
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	f003 0307 	and.w	r3, r3, #7
 80054d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054d2:	7bbb      	ldrb	r3, [r7, #14]
 80054d4:	7b3a      	ldrb	r2, [r7, #12]
 80054d6:	4911      	ldr	r1, [pc, #68]	; (800551c <UARTEx_SetNbDataToProcess+0x94>)
 80054d8:	5c8a      	ldrb	r2, [r1, r2]
 80054da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80054de:	7b3a      	ldrb	r2, [r7, #12]
 80054e0:	490f      	ldr	r1, [pc, #60]	; (8005520 <UARTEx_SetNbDataToProcess+0x98>)
 80054e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	7b7a      	ldrb	r2, [r7, #13]
 80054f4:	4909      	ldr	r1, [pc, #36]	; (800551c <UARTEx_SetNbDataToProcess+0x94>)
 80054f6:	5c8a      	ldrb	r2, [r1, r2]
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80054fc:	7b7a      	ldrb	r2, [r7, #13]
 80054fe:	4908      	ldr	r1, [pc, #32]	; (8005520 <UARTEx_SetNbDataToProcess+0x98>)
 8005500:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005502:	fb93 f3f2 	sdiv	r3, r3, r2
 8005506:	b29a      	uxth	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800550e:	bf00      	nop
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	080062d4 	.word	0x080062d4
 8005520:	080062dc 	.word	0x080062dc

08005524 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8005524:	b480      	push	{r7}
 8005526:	b08b      	sub	sp, #44	; 0x2c
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	fa93 f3a3 	rbit	r3, r3
 800553e:	613b      	str	r3, [r7, #16]
  return result;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800554a:	2320      	movs	r3, #32
 800554c:	e003      	b.n	8005556 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	fab3 f383 	clz	r3, r3
 8005554:	b2db      	uxtb	r3, r3
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	2103      	movs	r1, #3
 800555a:	fa01 f303 	lsl.w	r3, r1, r3
 800555e:	43db      	mvns	r3, r3
 8005560:	401a      	ands	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	fa93 f3a3 	rbit	r3, r3
 800556c:	61fb      	str	r3, [r7, #28]
  return result;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005578:	2320      	movs	r3, #32
 800557a:	e003      	b.n	8005584 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	fab3 f383 	clz	r3, r3
 8005582:	b2db      	uxtb	r3, r3
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	431a      	orrs	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	601a      	str	r2, [r3, #0]
}
 8005592:	bf00      	nop
 8005594:	372c      	adds	r7, #44	; 0x2c
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800559e:	b480      	push	{r7}
 80055a0:	b085      	sub	sp, #20
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	43db      	mvns	r3, r3
 80055b2:	401a      	ands	r2, r3
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	6879      	ldr	r1, [r7, #4]
 80055b8:	fb01 f303 	mul.w	r3, r1, r3
 80055bc:	431a      	orrs	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	605a      	str	r2, [r3, #4]
}
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b08b      	sub	sp, #44	; 0x2c
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	60f8      	str	r0, [r7, #12]
 80055d6:	60b9      	str	r1, [r7, #8]
 80055d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689a      	ldr	r2, [r3, #8]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	fa93 f3a3 	rbit	r3, r3
 80055e8:	613b      	str	r3, [r7, #16]
  return result;
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80055f4:	2320      	movs	r3, #32
 80055f6:	e003      	b.n	8005600 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	fab3 f383 	clz	r3, r3
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	2103      	movs	r1, #3
 8005604:	fa01 f303 	lsl.w	r3, r1, r3
 8005608:	43db      	mvns	r3, r3
 800560a:	401a      	ands	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	fa93 f3a3 	rbit	r3, r3
 8005616:	61fb      	str	r3, [r7, #28]
  return result;
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005622:	2320      	movs	r3, #32
 8005624:	e003      	b.n	800562e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	fab3 f383 	clz	r3, r3
 800562c:	b2db      	uxtb	r3, r3
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	fa01 f303 	lsl.w	r3, r1, r3
 8005636:	431a      	orrs	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800563c:	bf00      	nop
 800563e:	372c      	adds	r7, #44	; 0x2c
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005648:	b480      	push	{r7}
 800564a:	b08b      	sub	sp, #44	; 0x2c
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	68da      	ldr	r2, [r3, #12]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	fa93 f3a3 	rbit	r3, r3
 8005662:	613b      	str	r3, [r7, #16]
  return result;
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800566e:	2320      	movs	r3, #32
 8005670:	e003      	b.n	800567a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	fab3 f383 	clz	r3, r3
 8005678:	b2db      	uxtb	r3, r3
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	2103      	movs	r1, #3
 800567e:	fa01 f303 	lsl.w	r3, r1, r3
 8005682:	43db      	mvns	r3, r3
 8005684:	401a      	ands	r2, r3
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	fa93 f3a3 	rbit	r3, r3
 8005690:	61fb      	str	r3, [r7, #28]
  return result;
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800569c:	2320      	movs	r3, #32
 800569e:	e003      	b.n	80056a8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	fab3 f383 	clz	r3, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	fa01 f303 	lsl.w	r3, r1, r3
 80056b0:	431a      	orrs	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	60da      	str	r2, [r3, #12]
}
 80056b6:	bf00      	nop
 80056b8:	372c      	adds	r7, #44	; 0x2c
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b08b      	sub	sp, #44	; 0x2c
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a1a      	ldr	r2, [r3, #32]
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	fa93 f3a3 	rbit	r3, r3
 80056dc:	613b      	str	r3, [r7, #16]
  return result;
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80056e8:	2320      	movs	r3, #32
 80056ea:	e003      	b.n	80056f4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	fab3 f383 	clz	r3, r3
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	210f      	movs	r1, #15
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	401a      	ands	r2, r3
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	fa93 f3a3 	rbit	r3, r3
 800570a:	61fb      	str	r3, [r7, #28]
  return result;
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8005716:	2320      	movs	r3, #32
 8005718:	e003      	b.n	8005722 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	fab3 f383 	clz	r3, r3
 8005720:	b2db      	uxtb	r3, r3
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	6879      	ldr	r1, [r7, #4]
 8005726:	fa01 f303 	lsl.w	r3, r1, r3
 800572a:	431a      	orrs	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005730:	bf00      	nop
 8005732:	372c      	adds	r7, #44	; 0x2c
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800573c:	b480      	push	{r7}
 800573e:	b08b      	sub	sp, #44	; 0x2c
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	0a1b      	lsrs	r3, r3, #8
 8005750:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	fa93 f3a3 	rbit	r3, r3
 8005758:	613b      	str	r3, [r7, #16]
  return result;
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8005764:	2320      	movs	r3, #32
 8005766:	e003      	b.n	8005770 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	fab3 f383 	clz	r3, r3
 800576e:	b2db      	uxtb	r3, r3
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	210f      	movs	r1, #15
 8005774:	fa01 f303 	lsl.w	r3, r1, r3
 8005778:	43db      	mvns	r3, r3
 800577a:	401a      	ands	r2, r3
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	0a1b      	lsrs	r3, r3, #8
 8005780:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	fa93 f3a3 	rbit	r3, r3
 8005788:	61fb      	str	r3, [r7, #28]
  return result;
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005794:	2320      	movs	r3, #32
 8005796:	e003      	b.n	80057a0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	fab3 f383 	clz	r3, r3
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	6879      	ldr	r1, [r7, #4]
 80057a4:	fa01 f303 	lsl.w	r3, r1, r3
 80057a8:	431a      	orrs	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80057ae:	bf00      	nop
 80057b0:	372c      	adds	r7, #44	; 0x2c
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b088      	sub	sp, #32
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	fa93 f3a3 	rbit	r3, r3
 80057d0:	60fb      	str	r3, [r7, #12]
  return result;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <LL_GPIO_Init+0x26>
    return 32U;
 80057dc:	2320      	movs	r3, #32
 80057de:	e003      	b.n	80057e8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	fab3 f383 	clz	r3, r3
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80057ea:	e047      	b.n	800587c <LL_GPIO_Init+0xc2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	2101      	movs	r1, #1
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	fa01 f303 	lsl.w	r3, r1, r3
 80057f8:	4013      	ands	r3, r2
 80057fa:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0U)
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d039      	beq.n	8005876 <LL_GPIO_Init+0xbc>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d003      	beq.n	8005812 <LL_GPIO_Init+0x58>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d10d      	bne.n	800582e <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	461a      	mov	r2, r3
 8005818:	69b9      	ldr	r1, [r7, #24]
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff fed7 	bl	80055ce <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	461a      	mov	r2, r3
 8005826:	69b9      	ldr	r1, [r7, #24]
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7ff feb8 	bl	800559e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	461a      	mov	r2, r3
 8005834:	69b9      	ldr	r1, [r7, #24]
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff ff06 	bl	8005648 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b02      	cmp	r3, #2
 8005842:	d111      	bne.n	8005868 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	2bff      	cmp	r3, #255	; 0xff
 8005848:	d807      	bhi.n	800585a <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	461a      	mov	r2, r3
 8005850:	69b9      	ldr	r1, [r7, #24]
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7ff ff35 	bl	80056c2 <LL_GPIO_SetAFPin_0_7>
 8005858:	e006      	b.n	8005868 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	461a      	mov	r2, r3
 8005860:	69b9      	ldr	r1, [r7, #24]
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7ff ff6a 	bl	800573c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	461a      	mov	r2, r3
 800586e:	69b9      	ldr	r1, [r7, #24]
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f7ff fe57 	bl	8005524 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	3301      	adds	r3, #1
 800587a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	fa22 f303 	lsr.w	r3, r2, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1b0      	bne.n	80057ec <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3720      	adds	r7, #32
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800589c:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80058a0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	43db      	mvns	r3, r3
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4013      	ands	r3, r2
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3714      	adds	r7, #20
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80058ca:	b084      	sub	sp, #16
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	f107 0014 	add.w	r0, r7, #20
 80058d8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	b004      	add	sp, #16
 800590a:	4770      	bx	lr

0800590c <std>:
 800590c:	2300      	movs	r3, #0
 800590e:	b510      	push	{r4, lr}
 8005910:	4604      	mov	r4, r0
 8005912:	6083      	str	r3, [r0, #8]
 8005914:	8181      	strh	r1, [r0, #12]
 8005916:	4619      	mov	r1, r3
 8005918:	6643      	str	r3, [r0, #100]	; 0x64
 800591a:	81c2      	strh	r2, [r0, #14]
 800591c:	2208      	movs	r2, #8
 800591e:	6183      	str	r3, [r0, #24]
 8005920:	e9c0 3300 	strd	r3, r3, [r0]
 8005924:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005928:	305c      	adds	r0, #92	; 0x5c
 800592a:	f000 f9d3 	bl	8005cd4 <memset>
 800592e:	4b05      	ldr	r3, [pc, #20]	; (8005944 <std+0x38>)
 8005930:	6224      	str	r4, [r4, #32]
 8005932:	6263      	str	r3, [r4, #36]	; 0x24
 8005934:	4b04      	ldr	r3, [pc, #16]	; (8005948 <std+0x3c>)
 8005936:	62a3      	str	r3, [r4, #40]	; 0x28
 8005938:	4b04      	ldr	r3, [pc, #16]	; (800594c <std+0x40>)
 800593a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800593c:	4b04      	ldr	r3, [pc, #16]	; (8005950 <std+0x44>)
 800593e:	6323      	str	r3, [r4, #48]	; 0x30
 8005940:	bd10      	pop	{r4, pc}
 8005942:	bf00      	nop
 8005944:	08005b25 	.word	0x08005b25
 8005948:	08005b47 	.word	0x08005b47
 800594c:	08005b7f 	.word	0x08005b7f
 8005950:	08005ba3 	.word	0x08005ba3

08005954 <stdio_exit_handler>:
 8005954:	4a02      	ldr	r2, [pc, #8]	; (8005960 <stdio_exit_handler+0xc>)
 8005956:	4903      	ldr	r1, [pc, #12]	; (8005964 <stdio_exit_handler+0x10>)
 8005958:	4803      	ldr	r0, [pc, #12]	; (8005968 <stdio_exit_handler+0x14>)
 800595a:	f000 b869 	b.w	8005a30 <_fwalk_sglue>
 800595e:	bf00      	nop
 8005960:	2000001c 	.word	0x2000001c
 8005964:	080060c1 	.word	0x080060c1
 8005968:	20000028 	.word	0x20000028

0800596c <cleanup_stdio>:
 800596c:	6841      	ldr	r1, [r0, #4]
 800596e:	4b0c      	ldr	r3, [pc, #48]	; (80059a0 <cleanup_stdio+0x34>)
 8005970:	4299      	cmp	r1, r3
 8005972:	b510      	push	{r4, lr}
 8005974:	4604      	mov	r4, r0
 8005976:	d001      	beq.n	800597c <cleanup_stdio+0x10>
 8005978:	f000 fba2 	bl	80060c0 <_fflush_r>
 800597c:	68a1      	ldr	r1, [r4, #8]
 800597e:	4b09      	ldr	r3, [pc, #36]	; (80059a4 <cleanup_stdio+0x38>)
 8005980:	4299      	cmp	r1, r3
 8005982:	d002      	beq.n	800598a <cleanup_stdio+0x1e>
 8005984:	4620      	mov	r0, r4
 8005986:	f000 fb9b 	bl	80060c0 <_fflush_r>
 800598a:	68e1      	ldr	r1, [r4, #12]
 800598c:	4b06      	ldr	r3, [pc, #24]	; (80059a8 <cleanup_stdio+0x3c>)
 800598e:	4299      	cmp	r1, r3
 8005990:	d004      	beq.n	800599c <cleanup_stdio+0x30>
 8005992:	4620      	mov	r0, r4
 8005994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005998:	f000 bb92 	b.w	80060c0 <_fflush_r>
 800599c:	bd10      	pop	{r4, pc}
 800599e:	bf00      	nop
 80059a0:	200004b4 	.word	0x200004b4
 80059a4:	2000051c 	.word	0x2000051c
 80059a8:	20000584 	.word	0x20000584

080059ac <global_stdio_init.part.0>:
 80059ac:	b510      	push	{r4, lr}
 80059ae:	4b0b      	ldr	r3, [pc, #44]	; (80059dc <global_stdio_init.part.0+0x30>)
 80059b0:	2104      	movs	r1, #4
 80059b2:	4c0b      	ldr	r4, [pc, #44]	; (80059e0 <global_stdio_init.part.0+0x34>)
 80059b4:	4a0b      	ldr	r2, [pc, #44]	; (80059e4 <global_stdio_init.part.0+0x38>)
 80059b6:	4620      	mov	r0, r4
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f7ff ffa6 	bl	800590c <std>
 80059c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80059c4:	2201      	movs	r2, #1
 80059c6:	2109      	movs	r1, #9
 80059c8:	f7ff ffa0 	bl	800590c <std>
 80059cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80059d0:	2202      	movs	r2, #2
 80059d2:	2112      	movs	r1, #18
 80059d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d8:	f7ff bf98 	b.w	800590c <std>
 80059dc:	200005ec 	.word	0x200005ec
 80059e0:	200004b4 	.word	0x200004b4
 80059e4:	08005955 	.word	0x08005955

080059e8 <__sfp_lock_acquire>:
 80059e8:	4801      	ldr	r0, [pc, #4]	; (80059f0 <__sfp_lock_acquire+0x8>)
 80059ea:	f000 b9eb 	b.w	8005dc4 <__retarget_lock_acquire_recursive>
 80059ee:	bf00      	nop
 80059f0:	200005f5 	.word	0x200005f5

080059f4 <__sfp_lock_release>:
 80059f4:	4801      	ldr	r0, [pc, #4]	; (80059fc <__sfp_lock_release+0x8>)
 80059f6:	f000 b9e6 	b.w	8005dc6 <__retarget_lock_release_recursive>
 80059fa:	bf00      	nop
 80059fc:	200005f5 	.word	0x200005f5

08005a00 <__sinit>:
 8005a00:	b510      	push	{r4, lr}
 8005a02:	4604      	mov	r4, r0
 8005a04:	f7ff fff0 	bl	80059e8 <__sfp_lock_acquire>
 8005a08:	6a23      	ldr	r3, [r4, #32]
 8005a0a:	b11b      	cbz	r3, 8005a14 <__sinit+0x14>
 8005a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a10:	f7ff bff0 	b.w	80059f4 <__sfp_lock_release>
 8005a14:	4b04      	ldr	r3, [pc, #16]	; (8005a28 <__sinit+0x28>)
 8005a16:	6223      	str	r3, [r4, #32]
 8005a18:	4b04      	ldr	r3, [pc, #16]	; (8005a2c <__sinit+0x2c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f5      	bne.n	8005a0c <__sinit+0xc>
 8005a20:	f7ff ffc4 	bl	80059ac <global_stdio_init.part.0>
 8005a24:	e7f2      	b.n	8005a0c <__sinit+0xc>
 8005a26:	bf00      	nop
 8005a28:	0800596d 	.word	0x0800596d
 8005a2c:	200005ec 	.word	0x200005ec

08005a30 <_fwalk_sglue>:
 8005a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a34:	4607      	mov	r7, r0
 8005a36:	4688      	mov	r8, r1
 8005a38:	4614      	mov	r4, r2
 8005a3a:	2600      	movs	r6, #0
 8005a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a40:	f1b9 0901 	subs.w	r9, r9, #1
 8005a44:	d505      	bpl.n	8005a52 <_fwalk_sglue+0x22>
 8005a46:	6824      	ldr	r4, [r4, #0]
 8005a48:	2c00      	cmp	r4, #0
 8005a4a:	d1f7      	bne.n	8005a3c <_fwalk_sglue+0xc>
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a52:	89ab      	ldrh	r3, [r5, #12]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d907      	bls.n	8005a68 <_fwalk_sglue+0x38>
 8005a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	d003      	beq.n	8005a68 <_fwalk_sglue+0x38>
 8005a60:	4629      	mov	r1, r5
 8005a62:	4638      	mov	r0, r7
 8005a64:	47c0      	blx	r8
 8005a66:	4306      	orrs	r6, r0
 8005a68:	3568      	adds	r5, #104	; 0x68
 8005a6a:	e7e9      	b.n	8005a40 <_fwalk_sglue+0x10>

08005a6c <_puts_r>:
 8005a6c:	6a03      	ldr	r3, [r0, #32]
 8005a6e:	b570      	push	{r4, r5, r6, lr}
 8005a70:	4605      	mov	r5, r0
 8005a72:	460e      	mov	r6, r1
 8005a74:	6884      	ldr	r4, [r0, #8]
 8005a76:	b90b      	cbnz	r3, 8005a7c <_puts_r+0x10>
 8005a78:	f7ff ffc2 	bl	8005a00 <__sinit>
 8005a7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a7e:	07db      	lsls	r3, r3, #31
 8005a80:	d405      	bmi.n	8005a8e <_puts_r+0x22>
 8005a82:	89a3      	ldrh	r3, [r4, #12]
 8005a84:	0598      	lsls	r0, r3, #22
 8005a86:	d402      	bmi.n	8005a8e <_puts_r+0x22>
 8005a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a8a:	f000 f99b 	bl	8005dc4 <__retarget_lock_acquire_recursive>
 8005a8e:	89a3      	ldrh	r3, [r4, #12]
 8005a90:	0719      	lsls	r1, r3, #28
 8005a92:	d513      	bpl.n	8005abc <_puts_r+0x50>
 8005a94:	6923      	ldr	r3, [r4, #16]
 8005a96:	b18b      	cbz	r3, 8005abc <_puts_r+0x50>
 8005a98:	3e01      	subs	r6, #1
 8005a9a:	68a3      	ldr	r3, [r4, #8]
 8005a9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	60a3      	str	r3, [r4, #8]
 8005aa4:	b9e9      	cbnz	r1, 8005ae2 <_puts_r+0x76>
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	da2e      	bge.n	8005b08 <_puts_r+0x9c>
 8005aaa:	4622      	mov	r2, r4
 8005aac:	210a      	movs	r1, #10
 8005aae:	4628      	mov	r0, r5
 8005ab0:	f000 f87b 	bl	8005baa <__swbuf_r>
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	d007      	beq.n	8005ac8 <_puts_r+0x5c>
 8005ab8:	250a      	movs	r5, #10
 8005aba:	e007      	b.n	8005acc <_puts_r+0x60>
 8005abc:	4621      	mov	r1, r4
 8005abe:	4628      	mov	r0, r5
 8005ac0:	f000 f8b0 	bl	8005c24 <__swsetup_r>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d0e7      	beq.n	8005a98 <_puts_r+0x2c>
 8005ac8:	f04f 35ff 	mov.w	r5, #4294967295
 8005acc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ace:	07da      	lsls	r2, r3, #31
 8005ad0:	d405      	bmi.n	8005ade <_puts_r+0x72>
 8005ad2:	89a3      	ldrh	r3, [r4, #12]
 8005ad4:	059b      	lsls	r3, r3, #22
 8005ad6:	d402      	bmi.n	8005ade <_puts_r+0x72>
 8005ad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ada:	f000 f974 	bl	8005dc6 <__retarget_lock_release_recursive>
 8005ade:	4628      	mov	r0, r5
 8005ae0:	bd70      	pop	{r4, r5, r6, pc}
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	da04      	bge.n	8005af0 <_puts_r+0x84>
 8005ae6:	69a2      	ldr	r2, [r4, #24]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	dc06      	bgt.n	8005afa <_puts_r+0x8e>
 8005aec:	290a      	cmp	r1, #10
 8005aee:	d004      	beq.n	8005afa <_puts_r+0x8e>
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	1c5a      	adds	r2, r3, #1
 8005af4:	6022      	str	r2, [r4, #0]
 8005af6:	7019      	strb	r1, [r3, #0]
 8005af8:	e7cf      	b.n	8005a9a <_puts_r+0x2e>
 8005afa:	4622      	mov	r2, r4
 8005afc:	4628      	mov	r0, r5
 8005afe:	f000 f854 	bl	8005baa <__swbuf_r>
 8005b02:	3001      	adds	r0, #1
 8005b04:	d1c9      	bne.n	8005a9a <_puts_r+0x2e>
 8005b06:	e7df      	b.n	8005ac8 <_puts_r+0x5c>
 8005b08:	6823      	ldr	r3, [r4, #0]
 8005b0a:	250a      	movs	r5, #10
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	6022      	str	r2, [r4, #0]
 8005b10:	701d      	strb	r5, [r3, #0]
 8005b12:	e7db      	b.n	8005acc <_puts_r+0x60>

08005b14 <puts>:
 8005b14:	4b02      	ldr	r3, [pc, #8]	; (8005b20 <puts+0xc>)
 8005b16:	4601      	mov	r1, r0
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	f7ff bfa7 	b.w	8005a6c <_puts_r>
 8005b1e:	bf00      	nop
 8005b20:	20000074 	.word	0x20000074

08005b24 <__sread>:
 8005b24:	b510      	push	{r4, lr}
 8005b26:	460c      	mov	r4, r1
 8005b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b2c:	f000 f8fc 	bl	8005d28 <_read_r>
 8005b30:	2800      	cmp	r0, #0
 8005b32:	bfab      	itete	ge
 8005b34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b36:	89a3      	ldrhlt	r3, [r4, #12]
 8005b38:	181b      	addge	r3, r3, r0
 8005b3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005b3e:	bfac      	ite	ge
 8005b40:	6563      	strge	r3, [r4, #84]	; 0x54
 8005b42:	81a3      	strhlt	r3, [r4, #12]
 8005b44:	bd10      	pop	{r4, pc}

08005b46 <__swrite>:
 8005b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4a:	461f      	mov	r7, r3
 8005b4c:	898b      	ldrh	r3, [r1, #12]
 8005b4e:	4605      	mov	r5, r0
 8005b50:	460c      	mov	r4, r1
 8005b52:	05db      	lsls	r3, r3, #23
 8005b54:	4616      	mov	r6, r2
 8005b56:	d505      	bpl.n	8005b64 <__swrite+0x1e>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b60:	f000 f8d0 	bl	8005d04 <_lseek_r>
 8005b64:	89a3      	ldrh	r3, [r4, #12]
 8005b66:	4632      	mov	r2, r6
 8005b68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b72:	81a3      	strh	r3, [r4, #12]
 8005b74:	463b      	mov	r3, r7
 8005b76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b7a:	f000 b8e7 	b.w	8005d4c <_write_r>

08005b7e <__sseek>:
 8005b7e:	b510      	push	{r4, lr}
 8005b80:	460c      	mov	r4, r1
 8005b82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b86:	f000 f8bd 	bl	8005d04 <_lseek_r>
 8005b8a:	1c43      	adds	r3, r0, #1
 8005b8c:	89a3      	ldrh	r3, [r4, #12]
 8005b8e:	bf15      	itete	ne
 8005b90:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b9a:	81a3      	strheq	r3, [r4, #12]
 8005b9c:	bf18      	it	ne
 8005b9e:	81a3      	strhne	r3, [r4, #12]
 8005ba0:	bd10      	pop	{r4, pc}

08005ba2 <__sclose>:
 8005ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ba6:	f000 b89d 	b.w	8005ce4 <_close_r>

08005baa <__swbuf_r>:
 8005baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bac:	460e      	mov	r6, r1
 8005bae:	4614      	mov	r4, r2
 8005bb0:	4605      	mov	r5, r0
 8005bb2:	b118      	cbz	r0, 8005bbc <__swbuf_r+0x12>
 8005bb4:	6a03      	ldr	r3, [r0, #32]
 8005bb6:	b90b      	cbnz	r3, 8005bbc <__swbuf_r+0x12>
 8005bb8:	f7ff ff22 	bl	8005a00 <__sinit>
 8005bbc:	69a3      	ldr	r3, [r4, #24]
 8005bbe:	60a3      	str	r3, [r4, #8]
 8005bc0:	89a3      	ldrh	r3, [r4, #12]
 8005bc2:	071a      	lsls	r2, r3, #28
 8005bc4:	d525      	bpl.n	8005c12 <__swbuf_r+0x68>
 8005bc6:	6923      	ldr	r3, [r4, #16]
 8005bc8:	b31b      	cbz	r3, 8005c12 <__swbuf_r+0x68>
 8005bca:	6823      	ldr	r3, [r4, #0]
 8005bcc:	b2f6      	uxtb	r6, r6
 8005bce:	6922      	ldr	r2, [r4, #16]
 8005bd0:	4637      	mov	r7, r6
 8005bd2:	1a98      	subs	r0, r3, r2
 8005bd4:	6963      	ldr	r3, [r4, #20]
 8005bd6:	4283      	cmp	r3, r0
 8005bd8:	dc04      	bgt.n	8005be4 <__swbuf_r+0x3a>
 8005bda:	4621      	mov	r1, r4
 8005bdc:	4628      	mov	r0, r5
 8005bde:	f000 fa6f 	bl	80060c0 <_fflush_r>
 8005be2:	b9e0      	cbnz	r0, 8005c1e <__swbuf_r+0x74>
 8005be4:	68a3      	ldr	r3, [r4, #8]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	60a3      	str	r3, [r4, #8]
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	6022      	str	r2, [r4, #0]
 8005bf0:	701e      	strb	r6, [r3, #0]
 8005bf2:	1c43      	adds	r3, r0, #1
 8005bf4:	6962      	ldr	r2, [r4, #20]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d004      	beq.n	8005c04 <__swbuf_r+0x5a>
 8005bfa:	89a3      	ldrh	r3, [r4, #12]
 8005bfc:	07db      	lsls	r3, r3, #31
 8005bfe:	d506      	bpl.n	8005c0e <__swbuf_r+0x64>
 8005c00:	2e0a      	cmp	r6, #10
 8005c02:	d104      	bne.n	8005c0e <__swbuf_r+0x64>
 8005c04:	4621      	mov	r1, r4
 8005c06:	4628      	mov	r0, r5
 8005c08:	f000 fa5a 	bl	80060c0 <_fflush_r>
 8005c0c:	b938      	cbnz	r0, 8005c1e <__swbuf_r+0x74>
 8005c0e:	4638      	mov	r0, r7
 8005c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c12:	4621      	mov	r1, r4
 8005c14:	4628      	mov	r0, r5
 8005c16:	f000 f805 	bl	8005c24 <__swsetup_r>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	d0d5      	beq.n	8005bca <__swbuf_r+0x20>
 8005c1e:	f04f 37ff 	mov.w	r7, #4294967295
 8005c22:	e7f4      	b.n	8005c0e <__swbuf_r+0x64>

08005c24 <__swsetup_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4b2a      	ldr	r3, [pc, #168]	; (8005cd0 <__swsetup_r+0xac>)
 8005c28:	4605      	mov	r5, r0
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	b118      	cbz	r0, 8005c38 <__swsetup_r+0x14>
 8005c30:	6a03      	ldr	r3, [r0, #32]
 8005c32:	b90b      	cbnz	r3, 8005c38 <__swsetup_r+0x14>
 8005c34:	f7ff fee4 	bl	8005a00 <__sinit>
 8005c38:	89a3      	ldrh	r3, [r4, #12]
 8005c3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c3e:	0718      	lsls	r0, r3, #28
 8005c40:	d422      	bmi.n	8005c88 <__swsetup_r+0x64>
 8005c42:	06d9      	lsls	r1, r3, #27
 8005c44:	d407      	bmi.n	8005c56 <__swsetup_r+0x32>
 8005c46:	2309      	movs	r3, #9
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c52:	81a3      	strh	r3, [r4, #12]
 8005c54:	e034      	b.n	8005cc0 <__swsetup_r+0x9c>
 8005c56:	0758      	lsls	r0, r3, #29
 8005c58:	d512      	bpl.n	8005c80 <__swsetup_r+0x5c>
 8005c5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c5c:	b141      	cbz	r1, 8005c70 <__swsetup_r+0x4c>
 8005c5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c62:	4299      	cmp	r1, r3
 8005c64:	d002      	beq.n	8005c6c <__swsetup_r+0x48>
 8005c66:	4628      	mov	r0, r5
 8005c68:	f000 f8ae 	bl	8005dc8 <_free_r>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	6363      	str	r3, [r4, #52]	; 0x34
 8005c70:	89a3      	ldrh	r3, [r4, #12]
 8005c72:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c76:	81a3      	strh	r3, [r4, #12]
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6063      	str	r3, [r4, #4]
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	6023      	str	r3, [r4, #0]
 8005c80:	89a3      	ldrh	r3, [r4, #12]
 8005c82:	f043 0308 	orr.w	r3, r3, #8
 8005c86:	81a3      	strh	r3, [r4, #12]
 8005c88:	6923      	ldr	r3, [r4, #16]
 8005c8a:	b94b      	cbnz	r3, 8005ca0 <__swsetup_r+0x7c>
 8005c8c:	89a3      	ldrh	r3, [r4, #12]
 8005c8e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c96:	d003      	beq.n	8005ca0 <__swsetup_r+0x7c>
 8005c98:	4621      	mov	r1, r4
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	f000 fa5d 	bl	800615a <__smakebuf_r>
 8005ca0:	89a0      	ldrh	r0, [r4, #12]
 8005ca2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ca6:	f010 0301 	ands.w	r3, r0, #1
 8005caa:	d00a      	beq.n	8005cc2 <__swsetup_r+0x9e>
 8005cac:	2300      	movs	r3, #0
 8005cae:	60a3      	str	r3, [r4, #8]
 8005cb0:	6963      	ldr	r3, [r4, #20]
 8005cb2:	425b      	negs	r3, r3
 8005cb4:	61a3      	str	r3, [r4, #24]
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	b943      	cbnz	r3, 8005ccc <__swsetup_r+0xa8>
 8005cba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005cbe:	d1c4      	bne.n	8005c4a <__swsetup_r+0x26>
 8005cc0:	bd38      	pop	{r3, r4, r5, pc}
 8005cc2:	0781      	lsls	r1, r0, #30
 8005cc4:	bf58      	it	pl
 8005cc6:	6963      	ldrpl	r3, [r4, #20]
 8005cc8:	60a3      	str	r3, [r4, #8]
 8005cca:	e7f4      	b.n	8005cb6 <__swsetup_r+0x92>
 8005ccc:	2000      	movs	r0, #0
 8005cce:	e7f7      	b.n	8005cc0 <__swsetup_r+0x9c>
 8005cd0:	20000074 	.word	0x20000074

08005cd4 <memset>:
 8005cd4:	4402      	add	r2, r0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d100      	bne.n	8005cde <memset+0xa>
 8005cdc:	4770      	bx	lr
 8005cde:	f803 1b01 	strb.w	r1, [r3], #1
 8005ce2:	e7f9      	b.n	8005cd8 <memset+0x4>

08005ce4 <_close_r>:
 8005ce4:	b538      	push	{r3, r4, r5, lr}
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	4d05      	ldr	r5, [pc, #20]	; (8005d00 <_close_r+0x1c>)
 8005cea:	4604      	mov	r4, r0
 8005cec:	4608      	mov	r0, r1
 8005cee:	602b      	str	r3, [r5, #0]
 8005cf0:	f7fb f971 	bl	8000fd6 <_close>
 8005cf4:	1c43      	adds	r3, r0, #1
 8005cf6:	d102      	bne.n	8005cfe <_close_r+0x1a>
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	b103      	cbz	r3, 8005cfe <_close_r+0x1a>
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	bd38      	pop	{r3, r4, r5, pc}
 8005d00:	200005f0 	.word	0x200005f0

08005d04 <_lseek_r>:
 8005d04:	b538      	push	{r3, r4, r5, lr}
 8005d06:	4604      	mov	r4, r0
 8005d08:	4d06      	ldr	r5, [pc, #24]	; (8005d24 <_lseek_r+0x20>)
 8005d0a:	4608      	mov	r0, r1
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	2200      	movs	r2, #0
 8005d10:	602a      	str	r2, [r5, #0]
 8005d12:	461a      	mov	r2, r3
 8005d14:	f7fb f986 	bl	8001024 <_lseek>
 8005d18:	1c43      	adds	r3, r0, #1
 8005d1a:	d102      	bne.n	8005d22 <_lseek_r+0x1e>
 8005d1c:	682b      	ldr	r3, [r5, #0]
 8005d1e:	b103      	cbz	r3, 8005d22 <_lseek_r+0x1e>
 8005d20:	6023      	str	r3, [r4, #0]
 8005d22:	bd38      	pop	{r3, r4, r5, pc}
 8005d24:	200005f0 	.word	0x200005f0

08005d28 <_read_r>:
 8005d28:	b538      	push	{r3, r4, r5, lr}
 8005d2a:	4604      	mov	r4, r0
 8005d2c:	4d06      	ldr	r5, [pc, #24]	; (8005d48 <_read_r+0x20>)
 8005d2e:	4608      	mov	r0, r1
 8005d30:	4611      	mov	r1, r2
 8005d32:	2200      	movs	r2, #0
 8005d34:	602a      	str	r2, [r5, #0]
 8005d36:	461a      	mov	r2, r3
 8005d38:	f7fb f930 	bl	8000f9c <_read>
 8005d3c:	1c43      	adds	r3, r0, #1
 8005d3e:	d102      	bne.n	8005d46 <_read_r+0x1e>
 8005d40:	682b      	ldr	r3, [r5, #0]
 8005d42:	b103      	cbz	r3, 8005d46 <_read_r+0x1e>
 8005d44:	6023      	str	r3, [r4, #0]
 8005d46:	bd38      	pop	{r3, r4, r5, pc}
 8005d48:	200005f0 	.word	0x200005f0

08005d4c <_write_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	4604      	mov	r4, r0
 8005d50:	4d06      	ldr	r5, [pc, #24]	; (8005d6c <_write_r+0x20>)
 8005d52:	4608      	mov	r0, r1
 8005d54:	4611      	mov	r1, r2
 8005d56:	2200      	movs	r2, #0
 8005d58:	602a      	str	r2, [r5, #0]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f7fa ff26 	bl	8000bac <_write>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	d102      	bne.n	8005d6a <_write_r+0x1e>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b103      	cbz	r3, 8005d6a <_write_r+0x1e>
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	200005f0 	.word	0x200005f0

08005d70 <__errno>:
 8005d70:	4b01      	ldr	r3, [pc, #4]	; (8005d78 <__errno+0x8>)
 8005d72:	6818      	ldr	r0, [r3, #0]
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000074 	.word	0x20000074

08005d7c <__libc_init_array>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	4d0d      	ldr	r5, [pc, #52]	; (8005db4 <__libc_init_array+0x38>)
 8005d80:	2600      	movs	r6, #0
 8005d82:	4c0d      	ldr	r4, [pc, #52]	; (8005db8 <__libc_init_array+0x3c>)
 8005d84:	1b64      	subs	r4, r4, r5
 8005d86:	10a4      	asrs	r4, r4, #2
 8005d88:	42a6      	cmp	r6, r4
 8005d8a:	d109      	bne.n	8005da0 <__libc_init_array+0x24>
 8005d8c:	4d0b      	ldr	r5, [pc, #44]	; (8005dbc <__libc_init_array+0x40>)
 8005d8e:	2600      	movs	r6, #0
 8005d90:	4c0b      	ldr	r4, [pc, #44]	; (8005dc0 <__libc_init_array+0x44>)
 8005d92:	f000 fa51 	bl	8006238 <_init>
 8005d96:	1b64      	subs	r4, r4, r5
 8005d98:	10a4      	asrs	r4, r4, #2
 8005d9a:	42a6      	cmp	r6, r4
 8005d9c:	d105      	bne.n	8005daa <__libc_init_array+0x2e>
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da4:	3601      	adds	r6, #1
 8005da6:	4798      	blx	r3
 8005da8:	e7ee      	b.n	8005d88 <__libc_init_array+0xc>
 8005daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dae:	3601      	adds	r6, #1
 8005db0:	4798      	blx	r3
 8005db2:	e7f2      	b.n	8005d9a <__libc_init_array+0x1e>
 8005db4:	080062ec 	.word	0x080062ec
 8005db8:	080062ec 	.word	0x080062ec
 8005dbc:	080062ec 	.word	0x080062ec
 8005dc0:	080062f0 	.word	0x080062f0

08005dc4 <__retarget_lock_acquire_recursive>:
 8005dc4:	4770      	bx	lr

08005dc6 <__retarget_lock_release_recursive>:
 8005dc6:	4770      	bx	lr

08005dc8 <_free_r>:
 8005dc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005dca:	2900      	cmp	r1, #0
 8005dcc:	d043      	beq.n	8005e56 <_free_r+0x8e>
 8005dce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dd2:	1f0c      	subs	r4, r1, #4
 8005dd4:	9001      	str	r0, [sp, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bfb8      	it	lt
 8005dda:	18e4      	addlt	r4, r4, r3
 8005ddc:	f000 f8e0 	bl	8005fa0 <__malloc_lock>
 8005de0:	4a1e      	ldr	r2, [pc, #120]	; (8005e5c <_free_r+0x94>)
 8005de2:	9801      	ldr	r0, [sp, #4]
 8005de4:	6813      	ldr	r3, [r2, #0]
 8005de6:	b933      	cbnz	r3, 8005df6 <_free_r+0x2e>
 8005de8:	6063      	str	r3, [r4, #4]
 8005dea:	6014      	str	r4, [r2, #0]
 8005dec:	b003      	add	sp, #12
 8005dee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005df2:	f000 b8db 	b.w	8005fac <__malloc_unlock>
 8005df6:	42a3      	cmp	r3, r4
 8005df8:	d908      	bls.n	8005e0c <_free_r+0x44>
 8005dfa:	6825      	ldr	r5, [r4, #0]
 8005dfc:	1961      	adds	r1, r4, r5
 8005dfe:	428b      	cmp	r3, r1
 8005e00:	bf01      	itttt	eq
 8005e02:	6819      	ldreq	r1, [r3, #0]
 8005e04:	685b      	ldreq	r3, [r3, #4]
 8005e06:	1949      	addeq	r1, r1, r5
 8005e08:	6021      	streq	r1, [r4, #0]
 8005e0a:	e7ed      	b.n	8005de8 <_free_r+0x20>
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	b10b      	cbz	r3, 8005e16 <_free_r+0x4e>
 8005e12:	42a3      	cmp	r3, r4
 8005e14:	d9fa      	bls.n	8005e0c <_free_r+0x44>
 8005e16:	6811      	ldr	r1, [r2, #0]
 8005e18:	1855      	adds	r5, r2, r1
 8005e1a:	42a5      	cmp	r5, r4
 8005e1c:	d10b      	bne.n	8005e36 <_free_r+0x6e>
 8005e1e:	6824      	ldr	r4, [r4, #0]
 8005e20:	4421      	add	r1, r4
 8005e22:	1854      	adds	r4, r2, r1
 8005e24:	6011      	str	r1, [r2, #0]
 8005e26:	42a3      	cmp	r3, r4
 8005e28:	d1e0      	bne.n	8005dec <_free_r+0x24>
 8005e2a:	681c      	ldr	r4, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	440c      	add	r4, r1
 8005e30:	6053      	str	r3, [r2, #4]
 8005e32:	6014      	str	r4, [r2, #0]
 8005e34:	e7da      	b.n	8005dec <_free_r+0x24>
 8005e36:	d902      	bls.n	8005e3e <_free_r+0x76>
 8005e38:	230c      	movs	r3, #12
 8005e3a:	6003      	str	r3, [r0, #0]
 8005e3c:	e7d6      	b.n	8005dec <_free_r+0x24>
 8005e3e:	6825      	ldr	r5, [r4, #0]
 8005e40:	1961      	adds	r1, r4, r5
 8005e42:	428b      	cmp	r3, r1
 8005e44:	bf02      	ittt	eq
 8005e46:	6819      	ldreq	r1, [r3, #0]
 8005e48:	685b      	ldreq	r3, [r3, #4]
 8005e4a:	1949      	addeq	r1, r1, r5
 8005e4c:	6063      	str	r3, [r4, #4]
 8005e4e:	bf08      	it	eq
 8005e50:	6021      	streq	r1, [r4, #0]
 8005e52:	6054      	str	r4, [r2, #4]
 8005e54:	e7ca      	b.n	8005dec <_free_r+0x24>
 8005e56:	b003      	add	sp, #12
 8005e58:	bd30      	pop	{r4, r5, pc}
 8005e5a:	bf00      	nop
 8005e5c:	200005f8 	.word	0x200005f8

08005e60 <sbrk_aligned>:
 8005e60:	b570      	push	{r4, r5, r6, lr}
 8005e62:	4e0e      	ldr	r6, [pc, #56]	; (8005e9c <sbrk_aligned+0x3c>)
 8005e64:	460c      	mov	r4, r1
 8005e66:	4605      	mov	r5, r0
 8005e68:	6831      	ldr	r1, [r6, #0]
 8005e6a:	b911      	cbnz	r1, 8005e72 <sbrk_aligned+0x12>
 8005e6c:	f000 f9d4 	bl	8006218 <_sbrk_r>
 8005e70:	6030      	str	r0, [r6, #0]
 8005e72:	4621      	mov	r1, r4
 8005e74:	4628      	mov	r0, r5
 8005e76:	f000 f9cf 	bl	8006218 <_sbrk_r>
 8005e7a:	1c43      	adds	r3, r0, #1
 8005e7c:	d00a      	beq.n	8005e94 <sbrk_aligned+0x34>
 8005e7e:	1cc4      	adds	r4, r0, #3
 8005e80:	f024 0403 	bic.w	r4, r4, #3
 8005e84:	42a0      	cmp	r0, r4
 8005e86:	d007      	beq.n	8005e98 <sbrk_aligned+0x38>
 8005e88:	1a21      	subs	r1, r4, r0
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	f000 f9c4 	bl	8006218 <_sbrk_r>
 8005e90:	3001      	adds	r0, #1
 8005e92:	d101      	bne.n	8005e98 <sbrk_aligned+0x38>
 8005e94:	f04f 34ff 	mov.w	r4, #4294967295
 8005e98:	4620      	mov	r0, r4
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	200005fc 	.word	0x200005fc

08005ea0 <_malloc_r>:
 8005ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ea4:	1ccd      	adds	r5, r1, #3
 8005ea6:	4607      	mov	r7, r0
 8005ea8:	f025 0503 	bic.w	r5, r5, #3
 8005eac:	3508      	adds	r5, #8
 8005eae:	2d0c      	cmp	r5, #12
 8005eb0:	bf38      	it	cc
 8005eb2:	250c      	movcc	r5, #12
 8005eb4:	2d00      	cmp	r5, #0
 8005eb6:	db01      	blt.n	8005ebc <_malloc_r+0x1c>
 8005eb8:	42a9      	cmp	r1, r5
 8005eba:	d905      	bls.n	8005ec8 <_malloc_r+0x28>
 8005ebc:	230c      	movs	r3, #12
 8005ebe:	2600      	movs	r6, #0
 8005ec0:	603b      	str	r3, [r7, #0]
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ec8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f9c <_malloc_r+0xfc>
 8005ecc:	f000 f868 	bl	8005fa0 <__malloc_lock>
 8005ed0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ed4:	461c      	mov	r4, r3
 8005ed6:	bb5c      	cbnz	r4, 8005f30 <_malloc_r+0x90>
 8005ed8:	4629      	mov	r1, r5
 8005eda:	4638      	mov	r0, r7
 8005edc:	f7ff ffc0 	bl	8005e60 <sbrk_aligned>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	d155      	bne.n	8005f92 <_malloc_r+0xf2>
 8005ee6:	f8d8 4000 	ldr.w	r4, [r8]
 8005eea:	4626      	mov	r6, r4
 8005eec:	2e00      	cmp	r6, #0
 8005eee:	d145      	bne.n	8005f7c <_malloc_r+0xdc>
 8005ef0:	2c00      	cmp	r4, #0
 8005ef2:	d048      	beq.n	8005f86 <_malloc_r+0xe6>
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4638      	mov	r0, r7
 8005efa:	eb04 0903 	add.w	r9, r4, r3
 8005efe:	f000 f98b 	bl	8006218 <_sbrk_r>
 8005f02:	4581      	cmp	r9, r0
 8005f04:	d13f      	bne.n	8005f86 <_malloc_r+0xe6>
 8005f06:	6821      	ldr	r1, [r4, #0]
 8005f08:	4638      	mov	r0, r7
 8005f0a:	1a6d      	subs	r5, r5, r1
 8005f0c:	4629      	mov	r1, r5
 8005f0e:	f7ff ffa7 	bl	8005e60 <sbrk_aligned>
 8005f12:	3001      	adds	r0, #1
 8005f14:	d037      	beq.n	8005f86 <_malloc_r+0xe6>
 8005f16:	6823      	ldr	r3, [r4, #0]
 8005f18:	442b      	add	r3, r5
 8005f1a:	6023      	str	r3, [r4, #0]
 8005f1c:	f8d8 3000 	ldr.w	r3, [r8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d038      	beq.n	8005f96 <_malloc_r+0xf6>
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	42a2      	cmp	r2, r4
 8005f28:	d12b      	bne.n	8005f82 <_malloc_r+0xe2>
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	605a      	str	r2, [r3, #4]
 8005f2e:	e00f      	b.n	8005f50 <_malloc_r+0xb0>
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	1b52      	subs	r2, r2, r5
 8005f34:	d41f      	bmi.n	8005f76 <_malloc_r+0xd6>
 8005f36:	2a0b      	cmp	r2, #11
 8005f38:	d917      	bls.n	8005f6a <_malloc_r+0xca>
 8005f3a:	1961      	adds	r1, r4, r5
 8005f3c:	42a3      	cmp	r3, r4
 8005f3e:	6025      	str	r5, [r4, #0]
 8005f40:	bf18      	it	ne
 8005f42:	6059      	strne	r1, [r3, #4]
 8005f44:	6863      	ldr	r3, [r4, #4]
 8005f46:	bf08      	it	eq
 8005f48:	f8c8 1000 	streq.w	r1, [r8]
 8005f4c:	5162      	str	r2, [r4, r5]
 8005f4e:	604b      	str	r3, [r1, #4]
 8005f50:	f104 060b 	add.w	r6, r4, #11
 8005f54:	4638      	mov	r0, r7
 8005f56:	f000 f829 	bl	8005fac <__malloc_unlock>
 8005f5a:	1d23      	adds	r3, r4, #4
 8005f5c:	f026 0607 	bic.w	r6, r6, #7
 8005f60:	1af2      	subs	r2, r6, r3
 8005f62:	d0ae      	beq.n	8005ec2 <_malloc_r+0x22>
 8005f64:	1b9b      	subs	r3, r3, r6
 8005f66:	50a3      	str	r3, [r4, r2]
 8005f68:	e7ab      	b.n	8005ec2 <_malloc_r+0x22>
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	6862      	ldr	r2, [r4, #4]
 8005f6e:	d1dd      	bne.n	8005f2c <_malloc_r+0x8c>
 8005f70:	f8c8 2000 	str.w	r2, [r8]
 8005f74:	e7ec      	b.n	8005f50 <_malloc_r+0xb0>
 8005f76:	4623      	mov	r3, r4
 8005f78:	6864      	ldr	r4, [r4, #4]
 8005f7a:	e7ac      	b.n	8005ed6 <_malloc_r+0x36>
 8005f7c:	4634      	mov	r4, r6
 8005f7e:	6876      	ldr	r6, [r6, #4]
 8005f80:	e7b4      	b.n	8005eec <_malloc_r+0x4c>
 8005f82:	4613      	mov	r3, r2
 8005f84:	e7cc      	b.n	8005f20 <_malloc_r+0x80>
 8005f86:	230c      	movs	r3, #12
 8005f88:	4638      	mov	r0, r7
 8005f8a:	603b      	str	r3, [r7, #0]
 8005f8c:	f000 f80e 	bl	8005fac <__malloc_unlock>
 8005f90:	e797      	b.n	8005ec2 <_malloc_r+0x22>
 8005f92:	6025      	str	r5, [r4, #0]
 8005f94:	e7dc      	b.n	8005f50 <_malloc_r+0xb0>
 8005f96:	605b      	str	r3, [r3, #4]
 8005f98:	deff      	udf	#255	; 0xff
 8005f9a:	bf00      	nop
 8005f9c:	200005f8 	.word	0x200005f8

08005fa0 <__malloc_lock>:
 8005fa0:	4801      	ldr	r0, [pc, #4]	; (8005fa8 <__malloc_lock+0x8>)
 8005fa2:	f7ff bf0f 	b.w	8005dc4 <__retarget_lock_acquire_recursive>
 8005fa6:	bf00      	nop
 8005fa8:	200005f4 	.word	0x200005f4

08005fac <__malloc_unlock>:
 8005fac:	4801      	ldr	r0, [pc, #4]	; (8005fb4 <__malloc_unlock+0x8>)
 8005fae:	f7ff bf0a 	b.w	8005dc6 <__retarget_lock_release_recursive>
 8005fb2:	bf00      	nop
 8005fb4:	200005f4 	.word	0x200005f4

08005fb8 <__sflush_r>:
 8005fb8:	898a      	ldrh	r2, [r1, #12]
 8005fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	0710      	lsls	r0, r2, #28
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	d458      	bmi.n	8006078 <__sflush_r+0xc0>
 8005fc6:	684b      	ldr	r3, [r1, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	dc05      	bgt.n	8005fd8 <__sflush_r+0x20>
 8005fcc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	dc02      	bgt.n	8005fd8 <__sflush_r+0x20>
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fda:	2e00      	cmp	r6, #0
 8005fdc:	d0f9      	beq.n	8005fd2 <__sflush_r+0x1a>
 8005fde:	2300      	movs	r3, #0
 8005fe0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005fe4:	682f      	ldr	r7, [r5, #0]
 8005fe6:	6a21      	ldr	r1, [r4, #32]
 8005fe8:	602b      	str	r3, [r5, #0]
 8005fea:	d032      	beq.n	8006052 <__sflush_r+0x9a>
 8005fec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fee:	89a3      	ldrh	r3, [r4, #12]
 8005ff0:	075a      	lsls	r2, r3, #29
 8005ff2:	d505      	bpl.n	8006000 <__sflush_r+0x48>
 8005ff4:	6863      	ldr	r3, [r4, #4]
 8005ff6:	1ac0      	subs	r0, r0, r3
 8005ff8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ffa:	b10b      	cbz	r3, 8006000 <__sflush_r+0x48>
 8005ffc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ffe:	1ac0      	subs	r0, r0, r3
 8006000:	2300      	movs	r3, #0
 8006002:	4602      	mov	r2, r0
 8006004:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006006:	4628      	mov	r0, r5
 8006008:	6a21      	ldr	r1, [r4, #32]
 800600a:	47b0      	blx	r6
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	d106      	bne.n	8006020 <__sflush_r+0x68>
 8006012:	6829      	ldr	r1, [r5, #0]
 8006014:	291d      	cmp	r1, #29
 8006016:	d82b      	bhi.n	8006070 <__sflush_r+0xb8>
 8006018:	4a28      	ldr	r2, [pc, #160]	; (80060bc <__sflush_r+0x104>)
 800601a:	410a      	asrs	r2, r1
 800601c:	07d6      	lsls	r6, r2, #31
 800601e:	d427      	bmi.n	8006070 <__sflush_r+0xb8>
 8006020:	2200      	movs	r2, #0
 8006022:	04d9      	lsls	r1, r3, #19
 8006024:	6062      	str	r2, [r4, #4]
 8006026:	6922      	ldr	r2, [r4, #16]
 8006028:	6022      	str	r2, [r4, #0]
 800602a:	d504      	bpl.n	8006036 <__sflush_r+0x7e>
 800602c:	1c42      	adds	r2, r0, #1
 800602e:	d101      	bne.n	8006034 <__sflush_r+0x7c>
 8006030:	682b      	ldr	r3, [r5, #0]
 8006032:	b903      	cbnz	r3, 8006036 <__sflush_r+0x7e>
 8006034:	6560      	str	r0, [r4, #84]	; 0x54
 8006036:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006038:	602f      	str	r7, [r5, #0]
 800603a:	2900      	cmp	r1, #0
 800603c:	d0c9      	beq.n	8005fd2 <__sflush_r+0x1a>
 800603e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006042:	4299      	cmp	r1, r3
 8006044:	d002      	beq.n	800604c <__sflush_r+0x94>
 8006046:	4628      	mov	r0, r5
 8006048:	f7ff febe 	bl	8005dc8 <_free_r>
 800604c:	2000      	movs	r0, #0
 800604e:	6360      	str	r0, [r4, #52]	; 0x34
 8006050:	e7c0      	b.n	8005fd4 <__sflush_r+0x1c>
 8006052:	2301      	movs	r3, #1
 8006054:	4628      	mov	r0, r5
 8006056:	47b0      	blx	r6
 8006058:	1c41      	adds	r1, r0, #1
 800605a:	d1c8      	bne.n	8005fee <__sflush_r+0x36>
 800605c:	682b      	ldr	r3, [r5, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d0c5      	beq.n	8005fee <__sflush_r+0x36>
 8006062:	2b1d      	cmp	r3, #29
 8006064:	d001      	beq.n	800606a <__sflush_r+0xb2>
 8006066:	2b16      	cmp	r3, #22
 8006068:	d101      	bne.n	800606e <__sflush_r+0xb6>
 800606a:	602f      	str	r7, [r5, #0]
 800606c:	e7b1      	b.n	8005fd2 <__sflush_r+0x1a>
 800606e:	89a3      	ldrh	r3, [r4, #12]
 8006070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006074:	81a3      	strh	r3, [r4, #12]
 8006076:	e7ad      	b.n	8005fd4 <__sflush_r+0x1c>
 8006078:	690f      	ldr	r7, [r1, #16]
 800607a:	2f00      	cmp	r7, #0
 800607c:	d0a9      	beq.n	8005fd2 <__sflush_r+0x1a>
 800607e:	0793      	lsls	r3, r2, #30
 8006080:	680e      	ldr	r6, [r1, #0]
 8006082:	600f      	str	r7, [r1, #0]
 8006084:	bf0c      	ite	eq
 8006086:	694b      	ldreq	r3, [r1, #20]
 8006088:	2300      	movne	r3, #0
 800608a:	eba6 0807 	sub.w	r8, r6, r7
 800608e:	608b      	str	r3, [r1, #8]
 8006090:	f1b8 0f00 	cmp.w	r8, #0
 8006094:	dd9d      	ble.n	8005fd2 <__sflush_r+0x1a>
 8006096:	4643      	mov	r3, r8
 8006098:	463a      	mov	r2, r7
 800609a:	6a21      	ldr	r1, [r4, #32]
 800609c:	4628      	mov	r0, r5
 800609e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80060a0:	47b0      	blx	r6
 80060a2:	2800      	cmp	r0, #0
 80060a4:	dc06      	bgt.n	80060b4 <__sflush_r+0xfc>
 80060a6:	89a3      	ldrh	r3, [r4, #12]
 80060a8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060b0:	81a3      	strh	r3, [r4, #12]
 80060b2:	e78f      	b.n	8005fd4 <__sflush_r+0x1c>
 80060b4:	4407      	add	r7, r0
 80060b6:	eba8 0800 	sub.w	r8, r8, r0
 80060ba:	e7e9      	b.n	8006090 <__sflush_r+0xd8>
 80060bc:	dfbffffe 	.word	0xdfbffffe

080060c0 <_fflush_r>:
 80060c0:	b538      	push	{r3, r4, r5, lr}
 80060c2:	690b      	ldr	r3, [r1, #16]
 80060c4:	4605      	mov	r5, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	b913      	cbnz	r3, 80060d0 <_fflush_r+0x10>
 80060ca:	2500      	movs	r5, #0
 80060cc:	4628      	mov	r0, r5
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	b118      	cbz	r0, 80060da <_fflush_r+0x1a>
 80060d2:	6a03      	ldr	r3, [r0, #32]
 80060d4:	b90b      	cbnz	r3, 80060da <_fflush_r+0x1a>
 80060d6:	f7ff fc93 	bl	8005a00 <__sinit>
 80060da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0f3      	beq.n	80060ca <_fflush_r+0xa>
 80060e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80060e4:	07d0      	lsls	r0, r2, #31
 80060e6:	d404      	bmi.n	80060f2 <_fflush_r+0x32>
 80060e8:	0599      	lsls	r1, r3, #22
 80060ea:	d402      	bmi.n	80060f2 <_fflush_r+0x32>
 80060ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060ee:	f7ff fe69 	bl	8005dc4 <__retarget_lock_acquire_recursive>
 80060f2:	4628      	mov	r0, r5
 80060f4:	4621      	mov	r1, r4
 80060f6:	f7ff ff5f 	bl	8005fb8 <__sflush_r>
 80060fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060fc:	4605      	mov	r5, r0
 80060fe:	07da      	lsls	r2, r3, #31
 8006100:	d4e4      	bmi.n	80060cc <_fflush_r+0xc>
 8006102:	89a3      	ldrh	r3, [r4, #12]
 8006104:	059b      	lsls	r3, r3, #22
 8006106:	d4e1      	bmi.n	80060cc <_fflush_r+0xc>
 8006108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800610a:	f7ff fe5c 	bl	8005dc6 <__retarget_lock_release_recursive>
 800610e:	e7dd      	b.n	80060cc <_fflush_r+0xc>

08006110 <__swhatbuf_r>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	460c      	mov	r4, r1
 8006114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006118:	b096      	sub	sp, #88	; 0x58
 800611a:	4615      	mov	r5, r2
 800611c:	2900      	cmp	r1, #0
 800611e:	461e      	mov	r6, r3
 8006120:	da0c      	bge.n	800613c <__swhatbuf_r+0x2c>
 8006122:	89a3      	ldrh	r3, [r4, #12]
 8006124:	2100      	movs	r1, #0
 8006126:	f013 0f80 	tst.w	r3, #128	; 0x80
 800612a:	bf0c      	ite	eq
 800612c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006130:	2340      	movne	r3, #64	; 0x40
 8006132:	2000      	movs	r0, #0
 8006134:	6031      	str	r1, [r6, #0]
 8006136:	602b      	str	r3, [r5, #0]
 8006138:	b016      	add	sp, #88	; 0x58
 800613a:	bd70      	pop	{r4, r5, r6, pc}
 800613c:	466a      	mov	r2, sp
 800613e:	f000 f849 	bl	80061d4 <_fstat_r>
 8006142:	2800      	cmp	r0, #0
 8006144:	dbed      	blt.n	8006122 <__swhatbuf_r+0x12>
 8006146:	9901      	ldr	r1, [sp, #4]
 8006148:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800614c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006150:	4259      	negs	r1, r3
 8006152:	4159      	adcs	r1, r3
 8006154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006158:	e7eb      	b.n	8006132 <__swhatbuf_r+0x22>

0800615a <__smakebuf_r>:
 800615a:	898b      	ldrh	r3, [r1, #12]
 800615c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800615e:	079d      	lsls	r5, r3, #30
 8006160:	4606      	mov	r6, r0
 8006162:	460c      	mov	r4, r1
 8006164:	d507      	bpl.n	8006176 <__smakebuf_r+0x1c>
 8006166:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800616a:	6023      	str	r3, [r4, #0]
 800616c:	6123      	str	r3, [r4, #16]
 800616e:	2301      	movs	r3, #1
 8006170:	6163      	str	r3, [r4, #20]
 8006172:	b002      	add	sp, #8
 8006174:	bd70      	pop	{r4, r5, r6, pc}
 8006176:	ab01      	add	r3, sp, #4
 8006178:	466a      	mov	r2, sp
 800617a:	f7ff ffc9 	bl	8006110 <__swhatbuf_r>
 800617e:	9900      	ldr	r1, [sp, #0]
 8006180:	4605      	mov	r5, r0
 8006182:	4630      	mov	r0, r6
 8006184:	f7ff fe8c 	bl	8005ea0 <_malloc_r>
 8006188:	b948      	cbnz	r0, 800619e <__smakebuf_r+0x44>
 800618a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800618e:	059a      	lsls	r2, r3, #22
 8006190:	d4ef      	bmi.n	8006172 <__smakebuf_r+0x18>
 8006192:	f023 0303 	bic.w	r3, r3, #3
 8006196:	f043 0302 	orr.w	r3, r3, #2
 800619a:	81a3      	strh	r3, [r4, #12]
 800619c:	e7e3      	b.n	8006166 <__smakebuf_r+0xc>
 800619e:	89a3      	ldrh	r3, [r4, #12]
 80061a0:	6020      	str	r0, [r4, #0]
 80061a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061a6:	6120      	str	r0, [r4, #16]
 80061a8:	81a3      	strh	r3, [r4, #12]
 80061aa:	9b00      	ldr	r3, [sp, #0]
 80061ac:	6163      	str	r3, [r4, #20]
 80061ae:	9b01      	ldr	r3, [sp, #4]
 80061b0:	b15b      	cbz	r3, 80061ca <__smakebuf_r+0x70>
 80061b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061b6:	4630      	mov	r0, r6
 80061b8:	f000 f81e 	bl	80061f8 <_isatty_r>
 80061bc:	b128      	cbz	r0, 80061ca <__smakebuf_r+0x70>
 80061be:	89a3      	ldrh	r3, [r4, #12]
 80061c0:	f023 0303 	bic.w	r3, r3, #3
 80061c4:	f043 0301 	orr.w	r3, r3, #1
 80061c8:	81a3      	strh	r3, [r4, #12]
 80061ca:	89a3      	ldrh	r3, [r4, #12]
 80061cc:	431d      	orrs	r5, r3
 80061ce:	81a5      	strh	r5, [r4, #12]
 80061d0:	e7cf      	b.n	8006172 <__smakebuf_r+0x18>
	...

080061d4 <_fstat_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	2300      	movs	r3, #0
 80061d8:	4d06      	ldr	r5, [pc, #24]	; (80061f4 <_fstat_r+0x20>)
 80061da:	4604      	mov	r4, r0
 80061dc:	4608      	mov	r0, r1
 80061de:	4611      	mov	r1, r2
 80061e0:	602b      	str	r3, [r5, #0]
 80061e2:	f7fa ff04 	bl	8000fee <_fstat>
 80061e6:	1c43      	adds	r3, r0, #1
 80061e8:	d102      	bne.n	80061f0 <_fstat_r+0x1c>
 80061ea:	682b      	ldr	r3, [r5, #0]
 80061ec:	b103      	cbz	r3, 80061f0 <_fstat_r+0x1c>
 80061ee:	6023      	str	r3, [r4, #0]
 80061f0:	bd38      	pop	{r3, r4, r5, pc}
 80061f2:	bf00      	nop
 80061f4:	200005f0 	.word	0x200005f0

080061f8 <_isatty_r>:
 80061f8:	b538      	push	{r3, r4, r5, lr}
 80061fa:	2300      	movs	r3, #0
 80061fc:	4d05      	ldr	r5, [pc, #20]	; (8006214 <_isatty_r+0x1c>)
 80061fe:	4604      	mov	r4, r0
 8006200:	4608      	mov	r0, r1
 8006202:	602b      	str	r3, [r5, #0]
 8006204:	f7fa ff03 	bl	800100e <_isatty>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_isatty_r+0x1a>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_isatty_r+0x1a>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	200005f0 	.word	0x200005f0

08006218 <_sbrk_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	2300      	movs	r3, #0
 800621c:	4d05      	ldr	r5, [pc, #20]	; (8006234 <_sbrk_r+0x1c>)
 800621e:	4604      	mov	r4, r0
 8006220:	4608      	mov	r0, r1
 8006222:	602b      	str	r3, [r5, #0]
 8006224:	f7fa ff0c 	bl	8001040 <_sbrk>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_sbrk_r+0x1a>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_sbrk_r+0x1a>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	200005f0 	.word	0x200005f0

08006238 <_init>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	bf00      	nop
 800623c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623e:	bc08      	pop	{r3}
 8006240:	469e      	mov	lr, r3
 8006242:	4770      	bx	lr

08006244 <_fini>:
 8006244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006246:	bf00      	nop
 8006248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800624a:	bc08      	pop	{r3}
 800624c:	469e      	mov	lr, r3
 800624e:	4770      	bx	lr
