# Generated by Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1406
attribute \library "work"
attribute \hdlname "Queue1_FTQ_entry"
attribute \src "Queue1_FTQ_entry.sv:46.8-46.24"
module \Queue1_FTQ_entry
  wire $verific$n10$1249
  wire width 134 $verific$n149$1262
  wire $verific$n285$1252
  wire $verific$n286$1253
  wire $verific$n287$1254
  wire $verific$n290$1256
  wire $verific$n291$1257
  wire $verific$n6$1246
  wire $verific$n7$1247
  wire $verific$n8$1248
  attribute \src "Queue1_FTQ_entry.sv:47.17-47.22"
  wire input 1 \clock
  attribute \src "Queue1_FTQ_entry.sv:79.16-79.22"
  wire \do_enq
  attribute \src "Queue1_FTQ_entry.sv:77.16-77.20"
  wire \full
  attribute \src "Queue1_FTQ_entry.sv:69.17-69.32"
  wire width 16 output 23 \io_deq_bits_GHR
  attribute \src "Queue1_FTQ_entry.sv:70.17-70.33"
  wire width 7 output 24 \io_deq_bits_NEXT
  attribute \src "Queue1_FTQ_entry.sv:71.17-71.32"
  wire width 7 output 25 \io_deq_bits_TOS
  attribute \src "Queue1_FTQ_entry.sv:67.17-67.33"
  wire output 11 \io_deq_bits_T_NT
  attribute \src "Queue1_FTQ_entry.sv:68.17-68.36"
  wire width 3 output 22 \io_deq_bits_br_type
  attribute \src "Queue1_FTQ_entry.sv:72.17-72.43"
  wire width 2 output 26 \io_deq_bits_dominant_index
  attribute \src "Queue1_FTQ_entry.sv:64.17-64.37"
  wire width 32 output 20 \io_deq_bits_fetch_PC
  attribute \src "Queue1_FTQ_entry.sv:65.17-65.45"
  wire output 10 \io_deq_bits_is_misprediction
  attribute \src "Queue1_FTQ_entry.sv:66.17-66.41"
  wire width 32 output 21 \io_deq_bits_predicted_PC
  attribute \src "Queue1_FTQ_entry.sv:73.17-73.40"
  wire width 32 output 27 \io_deq_bits_resolved_PC
  attribute \src "Queue1_FTQ_entry.sv:63.17-63.34"
  wire output 9 \io_deq_bits_valid
  attribute \src "Queue1_FTQ_entry.sv:61.17-61.29"
  wire input 7 \io_deq_ready
  attribute \src "Queue1_FTQ_entry.sv:62.17-62.29"
  wire output 8 \io_deq_valid
  attribute \src "Queue1_FTQ_entry.sv:78.16-78.30"
  wire \io_deq_valid_0
  attribute \src "Queue1_FTQ_entry.sv:56.17-56.32"
  wire width 16 input 15 \io_enq_bits_GHR
  attribute \src "Queue1_FTQ_entry.sv:57.17-57.33"
  wire width 7 input 16 \io_enq_bits_NEXT
  attribute \src "Queue1_FTQ_entry.sv:58.17-58.32"
  wire width 7 input 17 \io_enq_bits_TOS
  attribute \src "Queue1_FTQ_entry.sv:54.17-54.33"
  wire input 6 \io_enq_bits_T_NT
  attribute \src "Queue1_FTQ_entry.sv:55.17-55.36"
  wire width 3 input 14 \io_enq_bits_br_type
  attribute \src "Queue1_FTQ_entry.sv:59.17-59.43"
  wire width 2 input 18 \io_enq_bits_dominant_index
  attribute \src "Queue1_FTQ_entry.sv:51.17-51.37"
  wire width 32 input 12 \io_enq_bits_fetch_PC
  attribute \src "Queue1_FTQ_entry.sv:52.17-52.45"
  wire input 5 \io_enq_bits_is_misprediction
  attribute \src "Queue1_FTQ_entry.sv:53.17-53.41"
  wire width 32 input 13 \io_enq_bits_predicted_PC
  attribute \src "Queue1_FTQ_entry.sv:60.17-60.40"
  wire width 32 input 19 \io_enq_bits_resolved_PC
  attribute \src "Queue1_FTQ_entry.sv:50.17-50.34"
  wire input 4 \io_enq_bits_valid
  attribute \src "Queue1_FTQ_entry.sv:49.17-49.29"
  wire input 3 \io_enq_valid
  attribute \src "Queue1_FTQ_entry.sv:76.16-76.19"
  wire width 134 \ram
  attribute \src "Queue1_FTQ_entry.sv:48.17-48.22"
  wire input 2 \reset
  attribute \src "Queue1_FTQ_entry.sv:80.10-98.6"
  cell $dff $verific$full_reg$Queue1_FTQ_entry.sv:98$1291
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n291$1257
    connect \Q \full
  end
  attribute \src "Queue1_FTQ_entry.sv:79.25-79.56"
  cell $and $verific$i10$Queue1_FTQ_entry.sv:79$1278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n8$1248
    connect \B $verific$n6$1246
    connect \Y $verific$n10$1249
  end
  attribute \src "Queue1_FTQ_entry.sv:79.25-79.71"
  cell $and $verific$i11$Queue1_FTQ_entry.sv:79$1279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n10$1249
    connect \B \io_enq_valid
    connect \Y \do_enq
  end
  attribute \src "Queue1_FTQ_entry.sv:96.27-96.46"
  cell $and $verific$i17$Queue1_FTQ_entry.sv:96$1284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \B \io_deq_ready
    connect \Y $verific$n285$1252
  end
  attribute \src "Queue1_FTQ_entry.sv:96.26-96.64"
  cell $and $verific$i18$Queue1_FTQ_entry.sv:96$1285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n285$1252
    connect \B \io_deq_valid_0
    connect \Y $verific$n286$1253
  end
  attribute \src "Queue1_FTQ_entry.sv:96.15-96.65"
  cell $xor $verific$i19$Queue1_FTQ_entry.sv:96$1286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \do_enq
    connect \B $verific$n286$1253
    connect \Y $verific$n287$1254
  end
  attribute \src "Queue1_FTQ_entry.sv:96.10-97.22"
  cell $mux $verific$i22$Queue1_FTQ_entry.sv:97$1288
    parameter \WIDTH 1
    connect \A \full
    connect \B \do_enq
    connect \S $verific$n287$1254
    connect \Y $verific$n290$1256
  end
  attribute \src "Queue1_FTQ_entry.sv:94.5-97.22"
  cell $mux $verific$i23$Queue1_FTQ_entry.sv:97$1289
    parameter \WIDTH 1
    connect \A $verific$n290$1256
    connect \B 1'0
    connect \S \reset
    connect \Y $verific$n291$1257
  end
  attribute \src "Queue1_FTQ_entry.sv:126.30-126.63"
  cell $mux $verific$i27$Queue1_FTQ_entry.sv:126$1293
    parameter \WIDTH 1
    connect \A \io_enq_bits_valid
    connect \B \ram [0]
    connect \S \full
    connect \Y \io_deq_bits_valid
  end
  attribute \src "Queue1_FTQ_entry.sv:128.41-128.86"
  cell $mux $verific$i31$Queue1_FTQ_entry.sv:128$1297
    parameter \WIDTH 1
    connect \A \io_enq_bits_is_misprediction
    connect \B \ram [33]
    connect \S \full
    connect \Y \io_deq_bits_is_misprediction
  end
  attribute \src "Queue1_FTQ_entry.sv:130.29-130.62"
  cell $mux $verific$i35$Queue1_FTQ_entry.sv:130$1301
    parameter \WIDTH 1
    connect \A \io_enq_bits_T_NT
    connect \B \ram [66]
    connect \S \full
    connect \Y \io_deq_bits_T_NT
  end
  attribute \src "Queue1_FTQ_entry.sv:78.33-78.52"
  cell $or $verific$i4$Queue1_FTQ_entry.sv:78$1273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_enq_valid
    connect \B \full
    connect \Y \io_deq_valid_0
  end
  attribute \src "Queue1_FTQ_entry.sv:79.27-79.32"
  cell $not $verific$i6$Queue1_FTQ_entry.sv:79$1275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $verific$n6$1246
  end
  attribute \src "Queue1_FTQ_entry.sv:79.26-79.48"
  cell $and $verific$i7$Queue1_FTQ_entry.sv:79$1276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n6$1246
    connect \B \io_deq_ready
    connect \Y $verific$n7$1247
  end
  attribute \src "Queue1_FTQ_entry.sv:79.25-79.48"
  cell $not $verific$i8$Queue1_FTQ_entry.sv:79$1277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n7$1247
    connect \Y $verific$n8$1248
  end
  attribute \src "Queue1_FTQ_entry.sv:81.5-93.29"
  cell $mux $verific$mux_14$Queue1_FTQ_entry.sv:93$1282
    parameter \WIDTH 134
    connect \A \ram
    connect \B { \io_enq_bits_resolved_PC \io_enq_bits_dominant_index \io_enq_bits_TOS \io_enq_bits_NEXT \io_enq_bits_GHR \io_enq_bits_br_type \io_enq_bits_T_NT \io_enq_bits_predicted_PC \io_enq_bits_is_misprediction \io_enq_bits_fetch_PC \io_enq_bits_valid }
    connect \S \do_enq
    connect \Y $verific$n149$1262
  end
  attribute \src "Queue1_FTQ_entry.sv:127.33-127.72"
  cell $mux $verific$mux_28$Queue1_FTQ_entry.sv:127$1295
    parameter \WIDTH 32
    connect \A \io_enq_bits_fetch_PC
    connect \B \ram [32:1]
    connect \S \full
    connect \Y \io_deq_bits_fetch_PC
  end
  attribute \src "Queue1_FTQ_entry.sv:129.37-129.81"
  cell $mux $verific$mux_32$Queue1_FTQ_entry.sv:129$1299
    parameter \WIDTH 32
    connect \A \io_enq_bits_predicted_PC
    connect \B \ram [65:34]
    connect \S \full
    connect \Y \io_deq_bits_predicted_PC
  end
  attribute \src "Queue1_FTQ_entry.sv:131.32-131.71"
  cell $mux $verific$mux_36$Queue1_FTQ_entry.sv:131$1303
    parameter \WIDTH 3
    connect \A \io_enq_bits_br_type
    connect \B \ram [69:67]
    connect \S \full
    connect \Y \io_deq_bits_br_type
  end
  attribute \src "Queue1_FTQ_entry.sv:132.28-132.63"
  cell $mux $verific$mux_38$Queue1_FTQ_entry.sv:132$1305
    parameter \WIDTH 16
    connect \A \io_enq_bits_GHR
    connect \B \ram [85:70]
    connect \S \full
    connect \Y \io_deq_bits_GHR
  end
  attribute \src "Queue1_FTQ_entry.sv:133.29-133.65"
  cell $mux $verific$mux_40$Queue1_FTQ_entry.sv:133$1307
    parameter \WIDTH 7
    connect \A \io_enq_bits_NEXT
    connect \B \ram [92:86]
    connect \S \full
    connect \Y \io_deq_bits_NEXT
  end
  attribute \src "Queue1_FTQ_entry.sv:134.28-134.63"
  cell $mux $verific$mux_42$Queue1_FTQ_entry.sv:134$1309
    parameter \WIDTH 7
    connect \A \io_enq_bits_TOS
    connect \B \ram [99:93]
    connect \S \full
    connect \Y \io_deq_bits_TOS
  end
  attribute \src "Queue1_FTQ_entry.sv:135.39-135.87"
  cell $mux $verific$mux_44$Queue1_FTQ_entry.sv:135$1311
    parameter \WIDTH 2
    connect \A \io_enq_bits_dominant_index
    connect \B \ram [101:100]
    connect \S \full
    connect \Y \io_deq_bits_dominant_index
  end
  attribute \src "Queue1_FTQ_entry.sv:136.36-136.81"
  cell $mux $verific$mux_46$Queue1_FTQ_entry.sv:136$1313
    parameter \WIDTH 32
    connect \A \io_enq_bits_resolved_PC
    connect \B \ram [133:102]
    connect \S \full
    connect \Y \io_deq_bits_resolved_PC
  end
  attribute \src "Queue1_FTQ_entry.sv:80.10-98.6"
  cell $dff $verific$ram_reg$Queue1_FTQ_entry.sv:98$1290
    parameter \CLK_POLARITY 1
    parameter \WIDTH 134
    connect \CLK \clock
    connect \D $verific$n149$1262
    connect \Q \ram
  end
  connect \io_deq_valid \io_deq_valid_0
end
attribute \library "work"
attribute \hdlname "Queue1_fetch_packet"
attribute \src "Queue1_fetch_packet.sv:46.8-46.27"
module \Queue1_fetch_packet
  wire $verific$n10$1321
  wire width 204 $verific$n219$1335
  wire $verific$n425$1324
  wire $verific$n426$1325
  wire $verific$n427$1326
  wire $verific$n430$1328
  wire $verific$n431$1329
  wire $verific$n6$1318
  wire $verific$n7$1319
  wire $verific$n8$1320
  attribute \src "Queue1_fetch_packet.sv:47.17-47.22"
  wire input 1 \clock
  attribute \src "Queue1_fetch_packet.sv:91.16-91.22"
  wire \do_enq
  attribute \src "Queue1_fetch_packet.sv:89.16-89.20"
  wire \full
  attribute \src "Queue1_fetch_packet.sv:69.17-69.37"
  wire width 32 output 15 \io_deq_bits_fetch_PC
  attribute \src "Queue1_fetch_packet.sv:76.17-76.53"
  wire width 6 output 30 \io_deq_bits_instructions_0_ROB_index
  attribute \src "Queue1_fetch_packet.sv:74.17-74.55"
  wire width 32 output 28 \io_deq_bits_instructions_0_instruction
  attribute \src "Queue1_fetch_packet.sv:75.17-75.56"
  wire width 4 output 29 \io_deq_bits_instructions_0_packet_index
  attribute \src "Queue1_fetch_packet.sv:79.17-79.53"
  wire width 6 output 33 \io_deq_bits_instructions_1_ROB_index
  attribute \src "Queue1_fetch_packet.sv:77.17-77.55"
  wire width 32 output 31 \io_deq_bits_instructions_1_instruction
  attribute \src "Queue1_fetch_packet.sv:78.17-78.56"
  wire width 4 output 32 \io_deq_bits_instructions_1_packet_index
  attribute \src "Queue1_fetch_packet.sv:82.17-82.53"
  wire width 6 output 36 \io_deq_bits_instructions_2_ROB_index
  attribute \src "Queue1_fetch_packet.sv:80.17-80.55"
  wire width 32 output 34 \io_deq_bits_instructions_2_instruction
  attribute \src "Queue1_fetch_packet.sv:81.17-81.56"
  wire width 4 output 35 \io_deq_bits_instructions_2_packet_index
  attribute \src "Queue1_fetch_packet.sv:85.17-85.53"
  wire width 6 output 39 \io_deq_bits_instructions_3_ROB_index
  attribute \src "Queue1_fetch_packet.sv:83.17-83.55"
  wire width 32 output 37 \io_deq_bits_instructions_3_instruction
  attribute \src "Queue1_fetch_packet.sv:84.17-84.56"
  wire width 4 output 38 \io_deq_bits_instructions_3_packet_index
  attribute \src "Queue1_fetch_packet.sv:70.17-70.41"
  wire output 10 \io_deq_bits_valid_bits_0
  attribute \src "Queue1_fetch_packet.sv:71.17-71.41"
  wire output 11 \io_deq_bits_valid_bits_1
  attribute \src "Queue1_fetch_packet.sv:72.17-72.41"
  wire output 12 \io_deq_bits_valid_bits_2
  attribute \src "Queue1_fetch_packet.sv:73.17-73.41"
  wire output 13 \io_deq_bits_valid_bits_3
  attribute \src "Queue1_fetch_packet.sv:67.17-67.29"
  wire input 8 \io_deq_ready
  attribute \src "Queue1_fetch_packet.sv:68.17-68.29"
  wire output 9 \io_deq_valid
  attribute \src "Queue1_fetch_packet.sv:90.16-90.30"
  wire \io_deq_valid_0
  attribute \src "Queue1_fetch_packet.sv:50.17-50.37"
  wire width 32 input 14 \io_enq_bits_fetch_PC
  attribute \src "Queue1_fetch_packet.sv:57.17-57.53"
  wire width 6 input 18 \io_enq_bits_instructions_0_ROB_index
  attribute \src "Queue1_fetch_packet.sv:55.17-55.55"
  wire width 32 input 16 \io_enq_bits_instructions_0_instruction
  attribute \src "Queue1_fetch_packet.sv:56.17-56.56"
  wire width 4 input 17 \io_enq_bits_instructions_0_packet_index
  attribute \src "Queue1_fetch_packet.sv:60.17-60.53"
  wire width 6 input 21 \io_enq_bits_instructions_1_ROB_index
  attribute \src "Queue1_fetch_packet.sv:58.17-58.55"
  wire width 32 input 19 \io_enq_bits_instructions_1_instruction
  attribute \src "Queue1_fetch_packet.sv:59.17-59.56"
  wire width 4 input 20 \io_enq_bits_instructions_1_packet_index
  attribute \src "Queue1_fetch_packet.sv:63.17-63.53"
  wire width 6 input 24 \io_enq_bits_instructions_2_ROB_index
  attribute \src "Queue1_fetch_packet.sv:61.17-61.55"
  wire width 32 input 22 \io_enq_bits_instructions_2_instruction
  attribute \src "Queue1_fetch_packet.sv:62.17-62.56"
  wire width 4 input 23 \io_enq_bits_instructions_2_packet_index
  attribute \src "Queue1_fetch_packet.sv:66.17-66.53"
  wire width 6 input 27 \io_enq_bits_instructions_3_ROB_index
  attribute \src "Queue1_fetch_packet.sv:64.17-64.55"
  wire width 32 input 25 \io_enq_bits_instructions_3_instruction
  attribute \src "Queue1_fetch_packet.sv:65.17-65.56"
  wire width 4 input 26 \io_enq_bits_instructions_3_packet_index
  attribute \src "Queue1_fetch_packet.sv:51.17-51.41"
  wire input 4 \io_enq_bits_valid_bits_0
  attribute \src "Queue1_fetch_packet.sv:52.17-52.41"
  wire input 5 \io_enq_bits_valid_bits_1
  attribute \src "Queue1_fetch_packet.sv:53.17-53.41"
  wire input 6 \io_enq_bits_valid_bits_2
  attribute \src "Queue1_fetch_packet.sv:54.17-54.41"
  wire input 7 \io_enq_bits_valid_bits_3
  attribute \src "Queue1_fetch_packet.sv:49.17-49.29"
  wire input 3 \io_enq_valid
  attribute \src "Queue1_fetch_packet.sv:88.16-88.19"
  wire width 204 \ram
  attribute \src "Queue1_fetch_packet.sv:48.17-48.22"
  wire input 2 \reset
  attribute \src "Queue1_fetch_packet.sv:92.10-116.6"
  cell $dff $verific$full_reg$Queue1_fetch_packet.sv:116$1369
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n431$1329
    connect \Q \full
  end
  attribute \src "Queue1_fetch_packet.sv:91.25-91.56"
  cell $and $verific$i10$Queue1_fetch_packet.sv:91$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n8$1320
    connect \B $verific$n6$1318
    connect \Y $verific$n10$1321
  end
  attribute \src "Queue1_fetch_packet.sv:91.25-91.71"
  cell $and $verific$i11$Queue1_fetch_packet.sv:91$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n10$1321
    connect \B \io_enq_valid
    connect \Y \do_enq
  end
  attribute \src "Queue1_fetch_packet.sv:114.27-114.46"
  cell $and $verific$i17$Queue1_fetch_packet.sv:114$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \B \io_deq_ready
    connect \Y $verific$n425$1324
  end
  attribute \src "Queue1_fetch_packet.sv:114.26-114.64"
  cell $and $verific$i18$Queue1_fetch_packet.sv:114$1363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n425$1324
    connect \B \io_deq_valid_0
    connect \Y $verific$n426$1325
  end
  attribute \src "Queue1_fetch_packet.sv:114.15-114.65"
  cell $xor $verific$i19$Queue1_fetch_packet.sv:114$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \do_enq
    connect \B $verific$n426$1325
    connect \Y $verific$n427$1326
  end
  attribute \src "Queue1_fetch_packet.sv:114.10-115.22"
  cell $mux $verific$i22$Queue1_fetch_packet.sv:115$1366
    parameter \WIDTH 1
    connect \A \full
    connect \B \do_enq
    connect \S $verific$n427$1326
    connect \Y $verific$n430$1328
  end
  attribute \src "Queue1_fetch_packet.sv:112.5-115.22"
  cell $mux $verific$i23$Queue1_fetch_packet.sv:115$1367
    parameter \WIDTH 1
    connect \A $verific$n430$1328
    connect \B 1'0
    connect \S \reset
    connect \Y $verific$n431$1329
  end
  attribute \src "Queue1_fetch_packet.sv:147.37-147.78"
  cell $mux $verific$i29$Queue1_fetch_packet.sv:147$1373
    parameter \WIDTH 1
    connect \A \io_enq_bits_valid_bits_0
    connect \B \ram [32]
    connect \S \full
    connect \Y \io_deq_bits_valid_bits_0
  end
  attribute \src "Queue1_fetch_packet.sv:148.37-148.78"
  cell $mux $verific$i31$Queue1_fetch_packet.sv:148$1375
    parameter \WIDTH 1
    connect \A \io_enq_bits_valid_bits_1
    connect \B \ram [33]
    connect \S \full
    connect \Y \io_deq_bits_valid_bits_1
  end
  attribute \src "Queue1_fetch_packet.sv:149.37-149.78"
  cell $mux $verific$i33$Queue1_fetch_packet.sv:149$1377
    parameter \WIDTH 1
    connect \A \io_enq_bits_valid_bits_2
    connect \B \ram [34]
    connect \S \full
    connect \Y \io_deq_bits_valid_bits_2
  end
  attribute \src "Queue1_fetch_packet.sv:150.37-150.78"
  cell $mux $verific$i35$Queue1_fetch_packet.sv:150$1379
    parameter \WIDTH 1
    connect \A \io_enq_bits_valid_bits_3
    connect \B \ram [35]
    connect \S \full
    connect \Y \io_deq_bits_valid_bits_3
  end
  attribute \src "Queue1_fetch_packet.sv:90.33-90.52"
  cell $or $verific$i4$Queue1_fetch_packet.sv:90$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_enq_valid
    connect \B \full
    connect \Y \io_deq_valid_0
  end
  attribute \src "Queue1_fetch_packet.sv:91.27-91.32"
  cell $not $verific$i6$Queue1_fetch_packet.sv:91$1353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $verific$n6$1318
  end
  attribute \src "Queue1_fetch_packet.sv:91.26-91.48"
  cell $and $verific$i7$Queue1_fetch_packet.sv:91$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n6$1318
    connect \B \io_deq_ready
    connect \Y $verific$n7$1319
  end
  attribute \src "Queue1_fetch_packet.sv:91.25-91.48"
  cell $not $verific$i8$Queue1_fetch_packet.sv:91$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n7$1319
    connect \Y $verific$n8$1320
  end
  attribute \src "Queue1_fetch_packet.sv:93.5-111.32"
  cell $mux $verific$mux_14$Queue1_fetch_packet.sv:111$1360
    parameter \WIDTH 204
    connect \A \ram
    connect \B { \io_enq_bits_instructions_3_ROB_index \io_enq_bits_instructions_3_packet_index \io_enq_bits_instructions_3_instruction \io_enq_bits_instructions_2_ROB_index \io_enq_bits_instructions_2_packet_index \io_enq_bits_instructions_2_instruction \io_enq_bits_instructions_1_ROB_index \io_enq_bits_instructions_1_packet_index \io_enq_bits_instructions_1_instruction \io_enq_bits_instructions_0_ROB_index \io_enq_bits_instructions_0_packet_index \io_enq_bits_instructions_0_instruction \io_enq_bits_valid_bits_3 \io_enq_bits_valid_bits_2 \io_enq_bits_valid_bits_1 \io_enq_bits_valid_bits_0 \io_enq_bits_fetch_PC }
    connect \S \do_enq
    connect \Y $verific$n219$1335
  end
  attribute \src "Queue1_fetch_packet.sv:146.33-146.72"
  cell $mux $verific$mux_26$Queue1_fetch_packet.sv:146$1371
    parameter \WIDTH 32
    connect \A \io_enq_bits_fetch_PC
    connect \B \ram [31:0]
    connect \S \full
    connect \Y \io_deq_bits_fetch_PC
  end
  attribute \src "Queue1_fetch_packet.sv:152.5-152.63"
  cell $mux $verific$mux_36$Queue1_fetch_packet.sv:152$1381
    parameter \WIDTH 32
    connect \A \io_enq_bits_instructions_0_instruction
    connect \B \ram [67:36]
    connect \S \full
    connect \Y \io_deq_bits_instructions_0_instruction
  end
  attribute \src "Queue1_fetch_packet.sv:154.5-154.64"
  cell $mux $verific$mux_38$Queue1_fetch_packet.sv:154$1383
    parameter \WIDTH 4
    connect \A \io_enq_bits_instructions_0_packet_index
    connect \B \ram [71:68]
    connect \S \full
    connect \Y \io_deq_bits_instructions_0_packet_index
  end
  attribute \src "Queue1_fetch_packet.sv:156.5-156.61"
  cell $mux $verific$mux_40$Queue1_fetch_packet.sv:156$1385
    parameter \WIDTH 6
    connect \A \io_enq_bits_instructions_0_ROB_index
    connect \B \ram [77:72]
    connect \S \full
    connect \Y \io_deq_bits_instructions_0_ROB_index
  end
  attribute \src "Queue1_fetch_packet.sv:158.5-158.64"
  cell $mux $verific$mux_42$Queue1_fetch_packet.sv:158$1387
    parameter \WIDTH 32
    connect \A \io_enq_bits_instructions_1_instruction
    connect \B \ram [109:78]
    connect \S \full
    connect \Y \io_deq_bits_instructions_1_instruction
  end
  attribute \src "Queue1_fetch_packet.sv:160.5-160.66"
  cell $mux $verific$mux_44$Queue1_fetch_packet.sv:160$1389
    parameter \WIDTH 4
    connect \A \io_enq_bits_instructions_1_packet_index
    connect \B \ram [113:110]
    connect \S \full
    connect \Y \io_deq_bits_instructions_1_packet_index
  end
  attribute \src "Queue1_fetch_packet.sv:162.5-162.63"
  cell $mux $verific$mux_46$Queue1_fetch_packet.sv:162$1391
    parameter \WIDTH 6
    connect \A \io_enq_bits_instructions_1_ROB_index
    connect \B \ram [119:114]
    connect \S \full
    connect \Y \io_deq_bits_instructions_1_ROB_index
  end
  attribute \src "Queue1_fetch_packet.sv:164.5-164.65"
  cell $mux $verific$mux_48$Queue1_fetch_packet.sv:164$1393
    parameter \WIDTH 32
    connect \A \io_enq_bits_instructions_2_instruction
    connect \B \ram [151:120]
    connect \S \full
    connect \Y \io_deq_bits_instructions_2_instruction
  end
  attribute \src "Queue1_fetch_packet.sv:166.5-166.66"
  cell $mux $verific$mux_50$Queue1_fetch_packet.sv:166$1395
    parameter \WIDTH 4
    connect \A \io_enq_bits_instructions_2_packet_index
    connect \B \ram [155:152]
    connect \S \full
    connect \Y \io_deq_bits_instructions_2_packet_index
  end
  attribute \src "Queue1_fetch_packet.sv:168.5-168.63"
  cell $mux $verific$mux_52$Queue1_fetch_packet.sv:168$1397
    parameter \WIDTH 6
    connect \A \io_enq_bits_instructions_2_ROB_index
    connect \B \ram [161:156]
    connect \S \full
    connect \Y \io_deq_bits_instructions_2_ROB_index
  end
  attribute \src "Queue1_fetch_packet.sv:170.5-170.65"
  cell $mux $verific$mux_54$Queue1_fetch_packet.sv:170$1399
    parameter \WIDTH 32
    connect \A \io_enq_bits_instructions_3_instruction
    connect \B \ram [193:162]
    connect \S \full
    connect \Y \io_deq_bits_instructions_3_instruction
  end
  attribute \src "Queue1_fetch_packet.sv:172.5-172.66"
  cell $mux $verific$mux_56$Queue1_fetch_packet.sv:172$1401
    parameter \WIDTH 4
    connect \A \io_enq_bits_instructions_3_packet_index
    connect \B \ram [197:194]
    connect \S \full
    connect \Y \io_deq_bits_instructions_3_packet_index
  end
  attribute \src "Queue1_fetch_packet.sv:174.5-174.63"
  cell $mux $verific$mux_58$Queue1_fetch_packet.sv:174$1403
    parameter \WIDTH 6
    connect \A \io_enq_bits_instructions_3_ROB_index
    connect \B \ram [203:198]
    connect \S \full
    connect \Y \io_deq_bits_instructions_3_ROB_index
  end
  attribute \src "Queue1_fetch_packet.sv:92.10-116.6"
  cell $dff $verific$ram_reg$Queue1_fetch_packet.sv:116$1368
    parameter \CLK_POLARITY 1
    parameter \WIDTH 204
    connect \CLK \clock
    connect \D $verific$n219$1335
    connect \Q \ram
  end
  connect \io_deq_valid \io_deq_valid_0
end
attribute \top 1
attribute \library "work"
attribute \hdlname "predecoder"
attribute \src "predecoder.sv:46.8-46.18"
module \predecoder
  wire $verific$n10$8
  wire $verific$n100$75
  wire $verific$n103$77
  wire $verific$n104$78
  wire $verific$n105$79
  wire $verific$n1052$155
  wire $verific$n106$80
  wire $verific$n107$81
  wire $verific$n108$82
  wire $verific$n109$83
  wire $verific$n11$9
  wire $verific$n110$84
  wire $verific$n111$85
  wire width 32 $verific$n1119$213
  wire $verific$n112$86
  wire $verific$n113$87
  wire $verific$n114$88
  wire $verific$n115$89
  wire width 32 $verific$n1152$214
  wire $verific$n116$90
  wire $verific$n117$91
  wire $verific$n118$92
  wire $verific$n119$93
  wire $verific$n120$94
  wire $verific$n121$95
  wire width 16 $verific$n1236$218
  wire $verific$n124$97
  wire $verific$n125$98
  wire width 32 $verific$n1253$219
  wire $verific$n126$99
  wire $verific$n127$100
  wire $verific$n128$101
  wire width 16 $verific$n1286$220
  wire $verific$n129$102
  wire $verific$n130$103
  wire $verific$n131$104
  wire $verific$n132$105
  wire $verific$n133$106
  wire $verific$n134$107
  wire $verific$n135$108
  wire $verific$n136$109
  wire $verific$n137$110
  wire $verific$n138$111
  wire $verific$n14$11
  wire $verific$n141$113
  wire width 2 $verific$n142$185
  wire $verific$n15$12
  wire $verific$n1518$158
  wire $verific$n1521$161
  wire $verific$n1522$162
  wire $verific$n1523$163
  wire $verific$n1526$166
  wire $verific$n1527$167
  wire $verific$n1528$234
  wire $verific$n1530$168
  wire $verific$n1531$169
  wire $verific$n1534$172
  wire width 2 $verific$n1539$235
  wire $verific$n1542$173
  wire $verific$n1543$174
  wire $verific$n1825$176
  wire width 28 $verific$n1827$236
  wire width 32 $verific$n1856$237
  wire width 2 $verific$n1889$238
  wire width 3 $verific$n1892$239
  wire width 3 $verific$n1896$240
  wire width 3 $verific$n1900$241
  wire $verific$n20$15
  wire $verific$n2069$177
  wire $verific$n2070$178
  wire $verific$n2071$179
  wire $verific$n2072$180
  wire $verific$n21$16
  wire $verific$n22$17
  wire $verific$n2278$181
  wire width 32 $verific$n2351$243
  wire $verific$n25$19
  wire $verific$n28$21
  wire $verific$n29$22
  wire $verific$n32$24
  wire width 7 $verific$n324$187
  wire $verific$n33$25
  wire $verific$n332$115
  wire $verific$n333$116
  wire $verific$n334$117
  wire width 6 $verific$n335$188
  wire width 4 $verific$n342$189
  wire $verific$n355$118
  wire $verific$n356$119
  wire width 8 $verific$n357$190
  wire $verific$n36$27
  wire $verific$n366$120
  wire width 10 $verific$n367$191
  wire $verific$n37$28
  wire $verific$n386$121
  wire $verific$n395$122
  wire $verific$n396$123
  wire $verific$n405$124
  wire $verific$n406$125
  wire width 12 $verific$n407$192
  wire $verific$n42$31
  wire $verific$n428$126
  wire width 7 $verific$n429$193
  wire $verific$n43$32
  wire width 5 $verific$n437$194
  wire $verific$n44$33
  wire $verific$n451$127
  wire $verific$n460$128
  wire $verific$n461$129
  wire $verific$n462$130
  wire width 20 $verific$n463$195
  wire $verific$n47$35
  wire width 21 $verific$n484$196
  wire $verific$n50$37
  wire width 21 $verific$n506$197
  wire $verific$n51$38
  wire width 21 $verific$n528$198
  wire $verific$n54$40
  wire $verific$n55$41
  wire width 21 $verific$n550$199
  wire $verific$n58$43
  wire $verific$n59$44
  wire $verific$n6$5
  wire $verific$n616$131
  wire $verific$n617$132
  wire $verific$n64$47
  wire $verific$n65$48
  wire $verific$n66$49
  wire $verific$n69$51
  wire $verific$n7$6
  wire $verific$n70$52
  wire width 32 $verific$n718$202
  wire $verific$n73$54
  wire $verific$n74$55
  wire width 32 $verific$n752$203
  wire $verific$n77$57
  wire $verific$n78$58
  wire $verific$n785$133
  wire $verific$n786$134
  wire $verific$n787$135
  wire $verific$n788$136
  wire $verific$n789$137
  wire width 3 $verific$n790$204
  wire width 30 $verific$n795$205
  wire width 32 $verific$n826$206
  wire $verific$n83$61
  wire $verific$n84$62
  wire $verific$n85$63
  wire width 32 $verific$n859$207
  wire $verific$n88$65
  wire $verific$n89$66
  wire $verific$n90$67
  wire $verific$n93$69
  wire $verific$n94$70
  wire $verific$n95$71
  wire $verific$n958$138
  wire $verific$n959$139
  wire $verific$n960$140
  wire $verific$n963$142
  wire $verific$n966$144
  wire $verific$n967$145
  wire $verific$n968$146
  wire $verific$n969$147
  wire $verific$n972$149
  wire $verific$n975$151
  wire $verific$n976$152
  wire $verific$n98$73
  wire $verific$n99$74
  attribute \src "predecoder.sv:288.20-288.23"
  wire width 16 \GHR
  attribute \src "predecoder.sv:199.20-199.26"
  wire \T_NT_0
  attribute \src "predecoder.sv:185.20-185.26"
  wire \T_NT_1
  attribute \src "predecoder.sv:170.20-170.26"
  wire \T_NT_2
  attribute \src "predecoder.sv:237.20-237.24"
  wire width 32 \_GEN[0]
  attribute \src "predecoder.sv:237.20-237.24"
  wire width 32 \_GEN[1]
  attribute \src "predecoder.sv:237.20-237.24"
  wire width 32 \_GEN[2]
  attribute \src "predecoder.sv:237.20-237.24"
  wire width 32 \_GEN[3]
  attribute \src "predecoder.sv:243.20-243.26"
  wire width 9 \_GEN_0
  wire width 4 \_GEN_1
  attribute \src "predecoder.sv:292.20-292.26"
  wire \_GEN_2
  attribute \src "predecoder.sv:293.20-293.26"
  wire width 16 \_GEN_3
  attribute \src "predecoder.sv:183.20-183.38"
  wire \_curr_is_CALL_T_10
  attribute \src "predecoder.sv:197.20-197.38"
  wire \_curr_is_CALL_T_14
  attribute \src "predecoder.sv:153.20-153.37"
  wire \_curr_is_CALL_T_2
  attribute \src "predecoder.sv:168.20-168.37"
  wire \_curr_is_CALL_T_6
  attribute \src "predecoder.sv:143.20-143.37"
  wire \_is_BTB_taken_T_9
  attribute \src "predecoder.sv:289.20-289.31"
  wire \_push_FTQ_T
  attribute \src "predecoder.sv:47.17-47.22"
  wire input 1 \clock
  attribute \src "predecoder.sv:150.20-150.34"
  wire \curr_is_BRANCH
  attribute \src "predecoder.sv:165.20-165.36"
  wire \curr_is_BRANCH_1
  attribute \src "predecoder.sv:180.20-180.36"
  wire \curr_is_BRANCH_2
  attribute \src "predecoder.sv:194.20-194.36"
  wire \curr_is_BRANCH_3
  attribute \src "predecoder.sv:144.20-144.31"
  wire \curr_is_JAL
  attribute \src "predecoder.sv:147.20-147.32"
  wire \curr_is_JALR
  attribute \src "predecoder.sv:162.20-162.34"
  wire \curr_is_JALR_1
  attribute \src "predecoder.sv:177.20-177.34"
  wire \curr_is_JALR_2
  attribute \src "predecoder.sv:191.20-191.34"
  wire \curr_is_JALR_3
  attribute \src "predecoder.sv:159.20-159.33"
  wire \curr_is_JAL_1
  attribute \src "predecoder.sv:174.20-174.33"
  wire \curr_is_JAL_2
  attribute \src "predecoder.sv:188.20-188.33"
  wire \curr_is_JAL_3
  attribute \src "predecoder.sv:235.20-235.41"
  wire width 2 \dominant_branch_index
  attribute \src "predecoder.sv:282.20-282.36"
  wire width 32 \expected_next_PC
  attribute \src "predecoder.sv:296.20-296.72"
  wire width 6 \final_fetch_packet_bits_REG_instructions_0_ROB_index
  attribute \src "predecoder.sv:294.20-294.74"
  wire width 32 \final_fetch_packet_bits_REG_instructions_0_instruction
  attribute \src "predecoder.sv:295.20-295.75"
  wire width 4 \final_fetch_packet_bits_REG_instructions_0_packet_index
  attribute \src "predecoder.sv:299.20-299.72"
  wire width 6 \final_fetch_packet_bits_REG_instructions_1_ROB_index
  attribute \src "predecoder.sv:297.20-297.74"
  wire width 32 \final_fetch_packet_bits_REG_instructions_1_instruction
  attribute \src "predecoder.sv:298.20-298.75"
  wire width 4 \final_fetch_packet_bits_REG_instructions_1_packet_index
  attribute \src "predecoder.sv:302.20-302.72"
  wire width 6 \final_fetch_packet_bits_REG_instructions_2_ROB_index
  attribute \src "predecoder.sv:300.20-300.74"
  wire width 32 \final_fetch_packet_bits_REG_instructions_2_instruction
  attribute \src "predecoder.sv:301.20-301.75"
  wire width 4 \final_fetch_packet_bits_REG_instructions_2_packet_index
  attribute \src "predecoder.sv:305.20-305.72"
  wire width 6 \final_fetch_packet_bits_REG_instructions_3_ROB_index
  attribute \src "predecoder.sv:303.20-303.74"
  wire width 32 \final_fetch_packet_bits_REG_instructions_3_instruction
  attribute \src "predecoder.sv:304.20-304.75"
  wire width 4 \final_fetch_packet_bits_REG_instructions_3_packet_index
  attribute \src "predecoder.sv:306.20-306.56"
  wire width 32 \final_fetch_packet_bits_fetch_PC_REG
  attribute \src "predecoder.sv:307.20-307.60"
  wire \final_fetch_packet_bits_valid_bits_0_REG
  attribute \src "predecoder.sv:308.20-308.62"
  wire \final_fetch_packet_bits_valid_bits_0_REG_1
  attribute \src "predecoder.sv:309.20-309.60"
  wire \final_fetch_packet_bits_valid_bits_1_REG
  attribute \src "predecoder.sv:310.20-310.62"
  wire \final_fetch_packet_bits_valid_bits_1_REG_1
  attribute \src "predecoder.sv:311.20-311.60"
  wire \final_fetch_packet_bits_valid_bits_2_REG
  attribute \src "predecoder.sv:312.20-312.62"
  wire \final_fetch_packet_bits_valid_bits_2_REG_1
  attribute \src "predecoder.sv:313.20-313.60"
  wire \final_fetch_packet_bits_valid_bits_3_REG
  attribute \src "predecoder.sv:314.20-314.62"
  wire \final_fetch_packet_bits_valid_bits_3_REG_1
  attribute \src "predecoder.sv:287.20-287.48"
  wire \final_fetch_packet_valid_REG
  attribute \src "predecoder.sv:270.20-270.23"
  wire width 32 \imm
  attribute \src "predecoder.sv:244.20-244.27"
  wire width 21 \imm_imm
  attribute \src "predecoder.sv:285.20-285.44"
  wire \input_fetch_packet_valid
  attribute \src "predecoder.sv:283.20-283.31"
  wire \input_valid
  attribute \src "predecoder.sv:134.17-134.23"
  wire width 16 output 89 \io_GHR
  attribute \src "predecoder.sv:78.17-78.33"
  wire width 7 input 51 \io_RAS_read_NEXT
  attribute \src "predecoder.sv:79.17-79.32"
  wire width 7 input 52 \io_RAS_read_TOS
  attribute \src "predecoder.sv:80.17-80.37"
  wire width 32 input 53 \io_RAS_read_ret_addr
  attribute \src "predecoder.sv:136.17-136.35"
  wire output 33 \io_RAS_update_call
  attribute \src "predecoder.sv:135.17-135.40"
  wire width 32 output 90 \io_RAS_update_call_addr
  attribute \src "predecoder.sv:137.17-137.34"
  wire output 34 \io_RAS_update_ret
  attribute \src "predecoder.sv:89.17-89.35"
  wire width 16 input 59 \io_commit_bits_GHR
  attribute \src "predecoder.sv:91.17-91.36"
  wire width 7 input 61 \io_commit_bits_NEXT
  attribute \src "predecoder.sv:92.17-92.41"
  wire width 4 input 62 \io_commit_bits_RAT_index
  attribute \src "predecoder.sv:94.17-94.36"
  wire width 7 input 64 \io_commit_bits_RD_0
  attribute \src "predecoder.sv:95.17-95.36"
  wire width 7 input 65 \io_commit_bits_RD_1
  attribute \src "predecoder.sv:96.17-96.36"
  wire width 7 input 66 \io_commit_bits_RD_2
  attribute \src "predecoder.sv:97.17-97.36"
  wire width 7 input 67 \io_commit_bits_RD_3
  attribute \src "predecoder.sv:98.17-98.42"
  wire input 18 \io_commit_bits_RD_valid_0
  attribute \src "predecoder.sv:99.17-99.42"
  wire input 19 \io_commit_bits_RD_valid_1
  attribute \src "predecoder.sv:100.17-100.42"
  wire input 20 \io_commit_bits_RD_valid_2
  attribute \src "predecoder.sv:101.17-101.42"
  wire input 21 \io_commit_bits_RD_valid_3
  attribute \src "predecoder.sv:84.17-84.41"
  wire width 6 input 55 \io_commit_bits_ROB_index
  attribute \src "predecoder.sv:90.17-90.35"
  wire width 7 input 60 \io_commit_bits_TOS
  attribute \src "predecoder.sv:83.17-83.36"
  wire input 16 \io_commit_bits_T_NT
  attribute \src "predecoder.sv:85.17-85.39"
  wire width 3 input 56 \io_commit_bits_br_type
  attribute \src "predecoder.sv:88.17-88.43"
  wire width 32 input 58 \io_commit_bits_expected_PC
  attribute \src "predecoder.sv:82.17-82.40"
  wire width 32 input 54 \io_commit_bits_fetch_PC
  attribute \src "predecoder.sv:86.17-86.50"
  wire width 2 input 57 \io_commit_bits_fetch_packet_index
  attribute \src "predecoder.sv:93.17-93.55"
  wire width 8 input 63 \io_commit_bits_free_list_front_pointer
  attribute \src "predecoder.sv:87.17-87.48"
  wire input 17 \io_commit_bits_is_misprediction
  attribute \src "predecoder.sv:81.17-81.32"
  wire input 15 \io_commit_valid
  attribute \src "predecoder.sv:61.17-61.46"
  wire width 32 input 38 \io_fetch_packet_bits_fetch_PC
  attribute \src "predecoder.sv:68.17-68.62"
  wire width 6 input 41 \io_fetch_packet_bits_instructions_0_ROB_index
  attribute \src "predecoder.sv:66.17-66.64"
  wire width 32 input 39 \io_fetch_packet_bits_instructions_0_instruction
  attribute \src "predecoder.sv:67.17-67.65"
  wire width 4 input 40 \io_fetch_packet_bits_instructions_0_packet_index
  attribute \src "predecoder.sv:71.17-71.62"
  wire width 6 input 44 \io_fetch_packet_bits_instructions_1_ROB_index
  attribute \src "predecoder.sv:69.17-69.64"
  wire width 32 input 42 \io_fetch_packet_bits_instructions_1_instruction
  attribute \src "predecoder.sv:70.17-70.65"
  wire width 4 input 43 \io_fetch_packet_bits_instructions_1_packet_index
  attribute \src "predecoder.sv:74.17-74.62"
  wire width 6 input 47 \io_fetch_packet_bits_instructions_2_ROB_index
  attribute \src "predecoder.sv:72.17-72.64"
  wire width 32 input 45 \io_fetch_packet_bits_instructions_2_instruction
  attribute \src "predecoder.sv:73.17-73.65"
  wire width 4 input 46 \io_fetch_packet_bits_instructions_2_packet_index
  attribute \src "predecoder.sv:77.17-77.62"
  wire width 6 input 50 \io_fetch_packet_bits_instructions_3_ROB_index
  attribute \src "predecoder.sv:75.17-75.64"
  wire width 32 input 48 \io_fetch_packet_bits_instructions_3_instruction
  attribute \src "predecoder.sv:76.17-76.65"
  wire width 4 input 49 \io_fetch_packet_bits_instructions_3_packet_index
  attribute \src "predecoder.sv:62.17-62.50"
  wire input 11 \io_fetch_packet_bits_valid_bits_0
  attribute \src "predecoder.sv:63.17-63.50"
  wire input 12 \io_fetch_packet_bits_valid_bits_1
  attribute \src "predecoder.sv:64.17-64.50"
  wire input 13 \io_fetch_packet_bits_valid_bits_2
  attribute \src "predecoder.sv:65.17-65.50"
  wire input 14 \io_fetch_packet_bits_valid_bits_3
  attribute \src "predecoder.sv:59.17-59.38"
  wire output 9 \io_fetch_packet_ready
  attribute \src "predecoder.sv:60.17-60.38"
  wire input 10 \io_fetch_packet_valid
  attribute \src "predecoder.sv:117.17-117.52"
  wire width 32 output 76 \io_final_fetch_packet_bits_fetch_PC
  attribute \src "predecoder.sv:124.17-124.68"
  wire width 6 output 79 \io_final_fetch_packet_bits_instructions_0_ROB_index
  attribute \src "predecoder.sv:122.17-122.70"
  wire width 32 output 77 \io_final_fetch_packet_bits_instructions_0_instruction
  attribute \src "predecoder.sv:123.17-123.71"
  wire width 4 output 78 \io_final_fetch_packet_bits_instructions_0_packet_index
  attribute \src "predecoder.sv:127.17-127.68"
  wire width 6 output 82 \io_final_fetch_packet_bits_instructions_1_ROB_index
  attribute \src "predecoder.sv:125.17-125.70"
  wire width 32 output 80 \io_final_fetch_packet_bits_instructions_1_instruction
  attribute \src "predecoder.sv:126.17-126.71"
  wire width 4 output 81 \io_final_fetch_packet_bits_instructions_1_packet_index
  attribute \src "predecoder.sv:130.17-130.68"
  wire width 6 output 85 \io_final_fetch_packet_bits_instructions_2_ROB_index
  attribute \src "predecoder.sv:128.17-128.70"
  wire width 32 output 83 \io_final_fetch_packet_bits_instructions_2_instruction
  attribute \src "predecoder.sv:129.17-129.71"
  wire width 4 output 84 \io_final_fetch_packet_bits_instructions_2_packet_index
  attribute \src "predecoder.sv:133.17-133.68"
  wire width 6 output 88 \io_final_fetch_packet_bits_instructions_3_ROB_index
  attribute \src "predecoder.sv:131.17-131.70"
  wire width 32 output 86 \io_final_fetch_packet_bits_instructions_3_instruction
  attribute \src "predecoder.sv:132.17-132.71"
  wire width 4 output 87 \io_final_fetch_packet_bits_instructions_3_packet_index
  attribute \src "predecoder.sv:118.17-118.56"
  wire output 29 \io_final_fetch_packet_bits_valid_bits_0
  attribute \src "predecoder.sv:119.17-119.56"
  wire output 30 \io_final_fetch_packet_bits_valid_bits_1
  attribute \src "predecoder.sv:120.17-120.56"
  wire output 31 \io_final_fetch_packet_bits_valid_bits_2
  attribute \src "predecoder.sv:121.17-121.56"
  wire output 32 \io_final_fetch_packet_bits_valid_bits_3
  attribute \src "predecoder.sv:115.17-115.44"
  wire input 27 \io_final_fetch_packet_ready
  attribute \src "predecoder.sv:116.17-116.44"
  wire output 28 \io_final_fetch_packet_valid
  attribute \src "predecoder.sv:49.17-49.25"
  wire input 3 \io_flush
  attribute \src "predecoder.sv:57.17-57.39"
  wire width 16 input 37 \io_prediction_bits_GHR
  attribute \src "predecoder.sv:58.17-58.40"
  wire input 8 \io_prediction_bits_T_NT
  attribute \src "predecoder.sv:56.17-56.43"
  wire width 3 input 36 \io_prediction_bits_br_type
  attribute \src "predecoder.sv:54.17-54.39"
  wire input 7 \io_prediction_bits_hit
  attribute \src "predecoder.sv:55.17-55.42"
  wire width 32 input 35 \io_prediction_bits_target
  attribute \src "predecoder.sv:52.17-52.36"
  wire output 5 \io_prediction_ready
  attribute \src "predecoder.sv:140.20-140.41"
  wire \io_prediction_ready_0
  attribute \src "predecoder.sv:53.17-53.36"
  wire input 6 \io_prediction_valid
  attribute \src "predecoder.sv:110.17-110.40"
  wire width 16 output 71 \io_predictions_bits_GHR
  attribute \src "predecoder.sv:111.17-111.41"
  wire width 7 output 72 \io_predictions_bits_NEXT
  attribute \src "predecoder.sv:112.17-112.40"
  wire width 7 output 73 \io_predictions_bits_TOS
  attribute \src "predecoder.sv:108.17-108.41"
  wire output 26 \io_predictions_bits_T_NT
  attribute \src "predecoder.sv:109.17-109.44"
  wire width 3 output 70 \io_predictions_bits_br_type
  attribute \src "predecoder.sv:113.17-113.51"
  wire width 2 output 74 \io_predictions_bits_dominant_index
  attribute \src "predecoder.sv:105.17-105.45"
  wire width 32 output 68 \io_predictions_bits_fetch_PC
  attribute \src "predecoder.sv:106.17-106.53"
  wire output 25 \io_predictions_bits_is_misprediction
  attribute \src "predecoder.sv:107.17-107.49"
  wire width 32 output 69 \io_predictions_bits_predicted_PC
  attribute \src "predecoder.sv:114.17-114.48"
  wire width 32 output 75 \io_predictions_bits_resolved_PC
  attribute \src "predecoder.sv:104.17-104.42"
  wire output 24 \io_predictions_bits_valid
  attribute \src "predecoder.sv:102.17-102.37"
  wire input 22 \io_predictions_ready
  attribute \src "predecoder.sv:103.17-103.37"
  wire output 23 \io_predictions_valid
  attribute \src "predecoder.sv:51.17-51.34"
  wire width 32 output 91 \io_revert_bits_PC
  attribute \src "predecoder.sv:50.17-50.32"
  wire output 4 \io_revert_valid
  attribute \src "predecoder.sv:210.20-210.29"
  wire \is_BRANCH
  attribute \src "predecoder.sv:227.20-227.27"
  wire \is_CALL
  attribute \src "predecoder.sv:142.20-142.26"
  wire \is_JAL
  attribute \src "predecoder.sv:141.20-141.27"
  wire \is_JALR
  attribute \src "predecoder.sv:214.20-214.26"
  wire \is_RET
  attribute \src "predecoder.sv:173.20-173.32"
  wire \is_control_2
  attribute \src "predecoder.sv:158.20-158.32"
  wire \is_control_3
  attribute \src "predecoder.sv:155.20-155.28"
  wire \is_taken
  attribute \src "predecoder.sv:242.20-242.31"
  wire width 32 \masked_addr
  attribute \src "predecoder.sv:315.20-315.41"
  wire \predictions_bits_T_NT
  attribute \src "predecoder.sv:48.17-48.22"
  wire input 2 \reset
  attribute \src "predecoder.sv:272.20-272.34"
  wire width 32 \target_address
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$GHR_reg$predecoder.sv:373$507
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clock
    connect \D $verific$n1286$220
    connect \Q \GHR
  end
  attribute \src "predecoder.sv:243.37-243.58"
  cell $bmux $verific$Mux_146$predecoder.sv:243$391
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31] \io_fetch_packet_bits_instructions_2_instruction [31] \io_fetch_packet_bits_instructions_1_instruction [31] \io_fetch_packet_bits_instructions_0_instruction [31] }
    connect \S \dominant_branch_index
    connect \Y \_GEN_0 [8]
  end
  attribute \src "predecoder.sv:276.13-276.30"
  cell $add $verific$add_191$predecoder.sv:276$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \imm
    connect \B { \io_fetch_packet_bits_fetch_PC [31:4] 4'0000 }
    connect \Y $verific$n718$202
  end
  attribute \src "predecoder.sv:276.13-276.39"
  cell $add $verific$add_192$predecoder.sv:276$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A $verific$n718$202
    connect \B { \dominant_branch_index 2'00 }
    connect \Y $verific$n752$203
  end
  attribute \src "predecoder.sv:280.17-281.83"
  cell $add $verific$add_199$predecoder.sv:281$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 30
    connect \A \io_fetch_packet_bits_fetch_PC [31:2]
    connect \B $verific$n790$204
    connect \Y $verific$n795$205
  end
  attribute \src "predecoder.sv:368.67-368.82"
  cell $add $verific$add_269$predecoder.sv:368$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \T_NT_0
    connect \B \T_NT_1
    connect \Y { $verific$n1527$167 $verific$n1528$234 }
  end
  attribute \src "predecoder.sv:371.67-372.23"
  cell $add $verific$add_276$predecoder.sv:372$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A { $verific$n1527$167 $verific$n1528$234 }
    connect \B \T_NT_2
    connect \Y $verific$n1539$235
  end
  attribute \src "predecoder.sv:432.49-432.87"
  cell $add $verific$add_309$predecoder.sv:432$804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 28
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 28
    connect \A \io_fetch_packet_bits_fetch_PC [31:4]
    connect \B 1'1
    connect \Y $verific$n1827$236
  end
  attribute \src "predecoder.sv:536.36-536.56"
  cell $add $verific$add_328$predecoder.sv:536$1235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A { \io_fetch_packet_bits_fetch_PC [31:4] 4'0000 }
    connect \B { \dominant_branch_index 2'00 }
    connect \Y { $verific$n2351$243 [31:2] \io_RAS_update_call_addr [1:0] }
  end
  attribute \src "predecoder.sv:536.36-536.64"
  cell $add $verific$add_329$predecoder.sv:536$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 30
    connect \A $verific$n2351$243 [31:2]
    connect \B 1'1
    connect \Y \io_RAS_update_call_addr [31:2]
  end
  attribute \src "predecoder.sv:216.19-216.80"
  cell $logic_not $verific$equal_102$predecoder.sv:216$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [11:7]
    connect \Y $verific$n103$77
  end
  attribute \src "predecoder.sv:217.11-217.73"
  cell $eq $verific$equal_104$predecoder.sv:217$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [19:15]
    connect \B 1'1
    connect \Y $verific$n105$79
  end
  attribute \src "predecoder.sv:219.23-219.84"
  cell $logic_not $verific$equal_106$predecoder.sv:219$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [11:7]
    connect \Y $verific$n107$81
  end
  attribute \src "predecoder.sv:220.15-220.77"
  cell $eq $verific$equal_108$predecoder.sv:220$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [19:15]
    connect \B 1'1
    connect \Y $verific$n109$83
  end
  attribute \src "predecoder.sv:222.27-222.88"
  cell $logic_not $verific$equal_110$predecoder.sv:222$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [11:7]
    connect \Y $verific$n111$85
  end
  attribute \src "predecoder.sv:223.19-223.81"
  cell $eq $verific$equal_112$predecoder.sv:223$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [19:15]
    connect \B 1'1
    connect \Y $verific$n113$87
  end
  attribute \src "predecoder.sv:225.19-225.80"
  cell $logic_not $verific$equal_115$predecoder.sv:225$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [11:7]
    connect \Y $verific$n116$90
  end
  attribute \src "predecoder.sv:226.19-226.81"
  cell $eq $verific$equal_117$predecoder.sv:226$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [19:15]
    connect \B 1'1
    connect \Y $verific$n118$92
  end
  attribute \src "predecoder.sv:151.5-151.66"
  cell $eq $verific$equal_13$predecoder.sv:151$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [6:2]
    connect \B 5'11000
    connect \Y $verific$n14$11
  end
  attribute \src "predecoder.sv:245.5-245.46"
  cell $eq $verific$equal_149$predecoder.sv:245$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 7'1100011
    connect \Y $verific$n332$115
  end
  attribute \src "predecoder.sv:251.9-251.50"
  cell $eq $verific$equal_155$predecoder.sv:251$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 7'1101111
    connect \Y $verific$n355$118
  end
  attribute \src "predecoder.sv:257.13-257.54"
  cell $eq $verific$equal_161$predecoder.sv:257$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 5'10011
    connect \Y $verific$n386$121
  end
  attribute \src "predecoder.sv:258.15-258.55"
  cell $eq $verific$equal_163$predecoder.sv:258$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 2'11
    connect \Y $verific$n395$122
  end
  attribute \src "predecoder.sv:259.15-259.56"
  cell $eq $verific$equal_166$predecoder.sv:259$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 7'1100111
    connect \Y $verific$n405$124
  end
  attribute \src "predecoder.sv:154.5-154.66"
  cell $eq $verific$equal_17$predecoder.sv:154$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [11:7]
    connect \B 1'1
    connect \Y \_curr_is_CALL_T_2
  end
  attribute \src "predecoder.sv:261.17-261.58"
  cell $eq $verific$equal_170$predecoder.sv:261$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 6'100011
    connect \Y $verific$n428$126
  end
  attribute \src "predecoder.sv:265.21-265.62"
  cell $eq $verific$equal_174$predecoder.sv:265$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 5'10111
    connect \Y $verific$n451$127
  end
  attribute \src "predecoder.sv:266.23-266.64"
  cell $eq $verific$equal_176$predecoder.sv:266$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $verific$n324$187
    connect \B 6'110111
    connect \Y $verific$n460$128
  end
  attribute \src "predecoder.sv:286.19-286.68"
  cell $eq $verific$equal_209$predecoder.sv:286$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \expected_next_PC
    connect \B \io_fetch_packet_bits_fetch_PC
    connect \Y $verific$n963$142
  end
  attribute \src "predecoder.sv:160.5-160.66"
  cell $eq $verific$equal_27$predecoder.sv:160$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [6:2]
    connect \B 5'11011
    connect \Y $verific$n28$21
  end
  attribute \src "predecoder.sv:368.67-368.90"
  cell $logic_not $verific$equal_270$predecoder.sv:368$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $verific$n1527$167 $verific$n1528$234 }
    connect \Y $verific$n1530$168
  end
  attribute \src "predecoder.sv:371.67-372.31"
  cell $logic_not $verific$equal_277$predecoder.sv:372$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $verific$n1539$235
    connect \Y $verific$n1542$173
  end
  attribute \src "predecoder.sv:163.5-163.66"
  cell $eq $verific$equal_31$predecoder.sv:163$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [6:2]
    connect \B 5'11001
    connect \Y $verific$n32$24
  end
  attribute \src "predecoder.sv:166.5-166.66"
  cell $eq $verific$equal_35$predecoder.sv:166$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [6:2]
    connect \B 5'11000
    connect \Y $verific$n36$27
  end
  attribute \src "predecoder.sv:169.5-169.66"
  cell $eq $verific$equal_39$predecoder.sv:169$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_2_instruction [11:7]
    connect \B 1'1
    connect \Y \_curr_is_CALL_T_6
  end
  attribute \src "predecoder.sv:175.5-175.66"
  cell $eq $verific$equal_49$predecoder.sv:175$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [6:2]
    connect \B 5'11011
    connect \Y $verific$n50$37
  end
  attribute \src "predecoder.sv:145.5-145.66"
  cell $eq $verific$equal_5$predecoder.sv:145$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [6:2]
    connect \B 5'11011
    connect \Y $verific$n6$5
  end
  attribute \src "predecoder.sv:178.5-178.66"
  cell $eq $verific$equal_53$predecoder.sv:178$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [6:2]
    connect \B 5'11001
    connect \Y $verific$n54$40
  end
  attribute \src "predecoder.sv:181.5-181.66"
  cell $eq $verific$equal_57$predecoder.sv:181$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [6:2]
    connect \B 5'11000
    connect \Y $verific$n58$43
  end
  attribute \src "predecoder.sv:184.5-184.66"
  cell $eq $verific$equal_61$predecoder.sv:184$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_1_instruction [11:7]
    connect \B 1'1
    connect \Y \_curr_is_CALL_T_10
  end
  attribute \src "predecoder.sv:189.5-189.66"
  cell $eq $verific$equal_68$predecoder.sv:189$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [6:2]
    connect \B 5'11011
    connect \Y $verific$n69$51
  end
  attribute \src "predecoder.sv:192.5-192.66"
  cell $eq $verific$equal_72$predecoder.sv:192$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [6:2]
    connect \B 5'11001
    connect \Y $verific$n73$54
  end
  attribute \src "predecoder.sv:195.5-195.66"
  cell $eq $verific$equal_76$predecoder.sv:195$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [6:2]
    connect \B 5'11000
    connect \Y $verific$n77$57
  end
  attribute \src "predecoder.sv:198.5-198.66"
  cell $eq $verific$equal_80$predecoder.sv:198$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_0_instruction [11:7]
    connect \B 1'1
    connect \Y \_curr_is_CALL_T_14
  end
  attribute \src "predecoder.sv:148.5-148.66"
  cell $eq $verific$equal_9$predecoder.sv:148$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_bits_instructions_3_instruction [6:2]
    connect \B 5'11001
    connect \Y $verific$n10$8
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$expected_next_PC_reg$predecoder.sv:373$506
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D $verific$n1253$219
    connect \Q \expected_next_PC
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_0_ROB_index_reg$predecoder.sv:373$511
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_0_ROB_index
    connect \Q \final_fetch_packet_bits_REG_instructions_0_ROB_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_0_instruction_reg$predecoder.sv:373$509
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_0_instruction
    connect \Q \final_fetch_packet_bits_REG_instructions_0_instruction
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_0_packet_index_reg$predecoder.sv:373$510
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_0_packet_index
    connect \Q \final_fetch_packet_bits_REG_instructions_0_packet_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_1_ROB_index_reg$predecoder.sv:373$514
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_1_ROB_index
    connect \Q \final_fetch_packet_bits_REG_instructions_1_ROB_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_1_instruction_reg$predecoder.sv:373$512
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_1_instruction
    connect \Q \final_fetch_packet_bits_REG_instructions_1_instruction
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_1_packet_index_reg$predecoder.sv:373$513
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_1_packet_index
    connect \Q \final_fetch_packet_bits_REG_instructions_1_packet_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_2_ROB_index_reg$predecoder.sv:373$517
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_2_ROB_index
    connect \Q \final_fetch_packet_bits_REG_instructions_2_ROB_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_2_instruction_reg$predecoder.sv:373$515
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_2_instruction
    connect \Q \final_fetch_packet_bits_REG_instructions_2_instruction
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_2_packet_index_reg$predecoder.sv:373$516
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_2_packet_index
    connect \Q \final_fetch_packet_bits_REG_instructions_2_packet_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_3_ROB_index_reg$predecoder.sv:373$520
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_3_ROB_index
    connect \Q \final_fetch_packet_bits_REG_instructions_3_ROB_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_3_instruction_reg$predecoder.sv:373$518
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_3_instruction
    connect \Q \final_fetch_packet_bits_REG_instructions_3_instruction
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_REG_instructions_3_packet_index_reg$predecoder.sv:373$519
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_instructions_3_packet_index
    connect \Q \final_fetch_packet_bits_REG_instructions_3_packet_index
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_fetch_PC_REG_reg$predecoder.sv:373$521
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D { \io_fetch_packet_bits_fetch_PC [31:4] 4'0000 }
    connect \Q \final_fetch_packet_bits_fetch_PC_REG
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_0_REG_1_reg$predecoder.sv:373$523
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n1518$158
    connect \Q \final_fetch_packet_bits_valid_bits_0_REG_1
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_0_REG_reg$predecoder.sv:373$522
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_valid_bits_0
    connect \Q \final_fetch_packet_bits_valid_bits_0_REG
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_1_REG_1_reg$predecoder.sv:373$525
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n1523$163
    connect \Q \final_fetch_packet_bits_valid_bits_1_REG_1
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_1_REG_reg$predecoder.sv:373$524
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_valid_bits_1
    connect \Q \final_fetch_packet_bits_valid_bits_1_REG
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_2_REG_1_reg$predecoder.sv:373$527
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n1531$169
    connect \Q \final_fetch_packet_bits_valid_bits_2_REG_1
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_2_REG_reg$predecoder.sv:373$526
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_valid_bits_2
    connect \Q \final_fetch_packet_bits_valid_bits_2_REG
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_3_REG_1_reg$predecoder.sv:373$529
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D $verific$n1543$174
    connect \Q \final_fetch_packet_bits_valid_bits_3_REG_1
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_bits_valid_bits_3_REG_reg$predecoder.sv:373$528
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \io_fetch_packet_bits_valid_bits_3
    connect \Q \final_fetch_packet_bits_valid_bits_3_REG
  end
  attribute \src "predecoder.sv:317.10-373.6"
  cell $dff $verific$final_fetch_packet_valid_REG_reg$predecoder.sv:373$508
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D \input_fetch_packet_valid
    connect \Q \final_fetch_packet_valid_REG
  end
  attribute \src "predecoder.sv:213.9-213.90"
  cell $mux $verific$i100$predecoder.sv:213$344
    parameter \WIDTH 1
    connect \A $verific$n99$74
    connect \B \curr_is_BRANCH_2
    connect \S \T_NT_1
    connect \Y $verific$n100$75
  end
  attribute \src "predecoder.sv:211.5-213.90"
  cell $mux $verific$i101$predecoder.sv:213$345
    parameter \WIDTH 1
    connect \A $verific$n100$75
    connect \B \curr_is_BRANCH_3
    connect \S \T_NT_0
    connect \Y \is_BRANCH
  end
  attribute \src "predecoder.sv:216.9-216.80"
  cell $and $verific$i104$predecoder.sv:216$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B $verific$n103$77
    connect \Y $verific$n104$78
  end
  attribute \src "predecoder.sv:216.9-217.73"
  cell $and $verific$i106$predecoder.sv:217$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n104$78
    connect \B $verific$n105$79
    connect \Y $verific$n106$80
  end
  attribute \src "predecoder.sv:219.13-219.84"
  cell $and $verific$i108$predecoder.sv:219$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B $verific$n107$81
    connect \Y $verific$n108$82
  end
  attribute \src "predecoder.sv:148.5-149.40"
  cell $and $verific$i11$predecoder.sv:149$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n10$8
    connect \B \io_fetch_packet_bits_valid_bits_3
    connect \Y $verific$n11$9
  end
  attribute \src "predecoder.sv:219.13-220.77"
  cell $and $verific$i110$predecoder.sv:220$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n108$82
    connect \B $verific$n109$83
    connect \Y $verific$n110$84
  end
  attribute \src "predecoder.sv:222.17-222.88"
  cell $and $verific$i112$predecoder.sv:222$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B $verific$n111$85
    connect \Y $verific$n112$86
  end
  attribute \src "predecoder.sv:222.17-223.81"
  cell $and $verific$i114$predecoder.sv:223$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n112$86
    connect \B $verific$n113$87
    connect \Y $verific$n114$88
  end
  attribute \src "predecoder.sv:224.17-224.35"
  cell $and $verific$i115$predecoder.sv:224$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_taken
    connect \B \is_JALR
    connect \Y $verific$n115$89
  end
  attribute \src "predecoder.sv:224.17-225.80"
  cell $and $verific$i117$predecoder.sv:225$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n115$89
    connect \B $verific$n116$90
    connect \Y $verific$n117$91
  end
  attribute \src "predecoder.sv:224.17-226.81"
  cell $and $verific$i119$predecoder.sv:226$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n117$91
    connect \B $verific$n118$92
    connect \Y $verific$n119$93
  end
  attribute \src "predecoder.sv:148.5-149.64"
  cell $and $verific$i12$predecoder.sv:149$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n11$9
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JALR
  end
  attribute \src "predecoder.sv:221.13-226.81"
  cell $mux $verific$i120$predecoder.sv:226$364
    parameter \WIDTH 1
    connect \A $verific$n119$93
    connect \B $verific$n114$88
    connect \S \T_NT_2
    connect \Y $verific$n120$94
  end
  attribute \src "predecoder.sv:218.9-226.81"
  cell $mux $verific$i121$predecoder.sv:226$365
    parameter \WIDTH 1
    connect \A $verific$n120$94
    connect \B $verific$n110$84
    connect \S \T_NT_1
    connect \Y $verific$n121$95
  end
  attribute \src "predecoder.sv:215.5-226.81"
  cell $mux $verific$i122$predecoder.sv:226$366
    parameter \WIDTH 1
    connect \A $verific$n121$95
    connect \B $verific$n106$80
    connect \S \T_NT_0
    connect \Y \is_RET
  end
  attribute \src "predecoder.sv:229.9-229.37"
  cell $and $verific$i124$predecoder.sv:229$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B \_curr_is_CALL_T_14
    connect \Y $verific$n124$97
  end
  attribute \src "predecoder.sv:229.40-229.67"
  cell $and $verific$i125$predecoder.sv:229$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JAL
    connect \B \_curr_is_CALL_T_14
    connect \Y $verific$n125$98
  end
  attribute \src "predecoder.sv:229.9-229.67"
  cell $or $verific$i126$predecoder.sv:229$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n124$97
    connect \B $verific$n125$98
    connect \Y $verific$n126$99
  end
  attribute \src "predecoder.sv:231.13-231.41"
  cell $and $verific$i127$predecoder.sv:231$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B \_curr_is_CALL_T_10
    connect \Y $verific$n127$100
  end
  attribute \src "predecoder.sv:231.44-231.71"
  cell $and $verific$i128$predecoder.sv:231$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JAL
    connect \B \_curr_is_CALL_T_10
    connect \Y $verific$n128$101
  end
  attribute \src "predecoder.sv:231.13-231.71"
  cell $or $verific$i129$predecoder.sv:231$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n127$100
    connect \B $verific$n128$101
    connect \Y $verific$n129$102
  end
  attribute \src "predecoder.sv:233.17-233.44"
  cell $and $verific$i130$predecoder.sv:233$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B \_curr_is_CALL_T_6
    connect \Y $verific$n130$103
  end
  attribute \src "predecoder.sv:233.47-233.73"
  cell $and $verific$i131$predecoder.sv:233$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JAL
    connect \B \_curr_is_CALL_T_6
    connect \Y $verific$n131$104
  end
  attribute \src "predecoder.sv:233.17-233.73"
  cell $or $verific$i132$predecoder.sv:233$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n130$103
    connect \B $verific$n131$104
    connect \Y $verific$n132$105
  end
  attribute \src "predecoder.sv:234.29-234.56"
  cell $and $verific$i133$predecoder.sv:234$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B \_curr_is_CALL_T_2
    connect \Y $verific$n133$106
  end
  attribute \src "predecoder.sv:234.59-234.85"
  cell $and $verific$i134$predecoder.sv:234$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JAL
    connect \B \_curr_is_CALL_T_2
    connect \Y $verific$n134$107
  end
  attribute \src "predecoder.sv:234.28-234.86"
  cell $or $verific$i135$predecoder.sv:234$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n133$106
    connect \B $verific$n134$107
    connect \Y $verific$n135$108
  end
  attribute \src "predecoder.sv:234.17-234.86"
  cell $and $verific$i136$predecoder.sv:234$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_taken
    connect \B $verific$n135$108
    connect \Y $verific$n136$109
  end
  attribute \src "predecoder.sv:232.13-234.86"
  cell $mux $verific$i137$predecoder.sv:234$381
    parameter \WIDTH 1
    connect \A $verific$n136$109
    connect \B $verific$n132$105
    connect \S \T_NT_2
    connect \Y $verific$n137$110
  end
  attribute \src "predecoder.sv:230.9-234.86"
  cell $mux $verific$i138$predecoder.sv:234$382
    parameter \WIDTH 1
    connect \A $verific$n137$110
    connect \B $verific$n129$102
    connect \S \T_NT_1
    connect \Y $verific$n138$111
  end
  attribute \src "predecoder.sv:228.5-234.86"
  cell $mux $verific$i139$predecoder.sv:234$383
    parameter \WIDTH 1
    connect \A $verific$n138$111
    connect \B $verific$n126$99
    connect \S \T_NT_0
    connect \Y \is_CALL
  end
  attribute \src "predecoder.sv:236.44-236.51"
  cell $not $verific$i141$predecoder.sv:236$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T_NT_2
    connect \Y $verific$n141$113
  end
  attribute \src "predecoder.sv:151.5-152.40"
  cell $and $verific$i15$predecoder.sv:152$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n14$11
    connect \B \io_fetch_packet_bits_valid_bits_3
    connect \Y $verific$n15$12
  end
  attribute \src "predecoder.sv:151.5-152.64"
  cell $and $verific$i16$predecoder.sv:152$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n15$12
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_BRANCH
  end
  attribute \src "predecoder.sv:257.13-258.55"
  cell $or $verific$i165$predecoder.sv:258$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n386$121
    connect \B $verific$n395$122
    connect \Y $verific$n396$123
  end
  attribute \src "predecoder.sv:257.13-259.56"
  cell $or $verific$i168$predecoder.sv:259$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n396$123
    connect \B $verific$n405$124
    connect \Y $verific$n406$125
  end
  attribute \src "predecoder.sv:265.21-266.64"
  cell $or $verific$i178$predecoder.sv:266$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n451$127
    connect \B $verific$n460$128
    connect \Y $verific$n461$129
  end
  attribute \src "predecoder.sv:270.35-270.42"
  cell $not $verific$i187$predecoder.sv:270$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JAL
    connect \Y $verific$n616$131
  end
  attribute \src "predecoder.sv:270.26-270.42"
  cell $or $verific$i188$predecoder.sv:270$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_RET
    connect \B $verific$n616$131
    connect \Y $verific$n617$132
  end
  attribute \src "predecoder.sv:277.13-277.45"
  cell $and $verific$i194$predecoder.sv:277$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_JALR
    connect \B \io_prediction_bits_hit
    connect \Y $verific$n785$133
  end
  attribute \src "predecoder.sv:277.13-277.67"
  cell $and $verific$i195$predecoder.sv:277$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n785$133
    connect \B \io_prediction_valid
    connect \Y $verific$n786$134
  end
  attribute \src "predecoder.sv:277.70-278.37"
  cell $and $verific$i196$predecoder.sv:278$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_BRANCH
    connect \B \io_prediction_bits_hit
    connect \Y $verific$n787$135
  end
  attribute \src "predecoder.sv:277.70-278.59"
  cell $and $verific$i197$predecoder.sv:278$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n787$135
    connect \B \io_prediction_valid
    connect \Y $verific$n788$136
  end
  attribute \src "predecoder.sv:277.13-278.59"
  cell $or $verific$i198$predecoder.sv:278$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n786$134
    connect \B $verific$n788$136
    connect \Y $verific$n789$137
  end
  attribute \src "predecoder.sv:156.5-156.39"
  cell $and $verific$i20$predecoder.sv:156$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH
    connect \B \_is_BTB_taken_T_9
    connect \Y $verific$n20$15
  end
  attribute \src "predecoder.sv:284.5-284.50"
  cell $and $verific$i205$predecoder.sv:284$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_prediction_ready_0
    connect \B \io_fetch_packet_valid
    connect \Y $verific$n958$138
  end
  attribute \src "predecoder.sv:284.5-284.72"
  cell $and $verific$i206$predecoder.sv:284$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n958$138
    connect \B \io_prediction_valid
    connect \Y $verific$n959$139
  end
  attribute \src "predecoder.sv:284.75-284.84"
  cell $not $verific$i207$predecoder.sv:284$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_flush
    connect \Y $verific$n960$140
  end
  attribute \src "predecoder.sv:284.5-284.84"
  cell $and $verific$i208$predecoder.sv:284$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n959$139
    connect \B $verific$n960$140
    connect \Y \input_valid
  end
  attribute \src "predecoder.sv:156.5-156.65"
  cell $and $verific$i21$predecoder.sv:156$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n20$15
    connect \B \io_prediction_bits_T_NT
    connect \Y $verific$n21$16
  end
  attribute \src "predecoder.sv:286.5-286.68"
  cell $and $verific$i211$predecoder.sv:286$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_valid
    connect \B $verific$n963$142
    connect \Y \input_fetch_packet_valid
  end
  attribute \src "predecoder.sv:290.5-290.37"
  cell $or $verific$i213$predecoder.sv:290$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH_3
    connect \B \curr_is_JAL_3
    connect \Y $verific$n966$144
  end
  attribute \src "predecoder.sv:290.5-290.54"
  cell $or $verific$i214$predecoder.sv:290$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n966$144
    connect \B \curr_is_JALR_3
    connect \Y $verific$n967$145
  end
  attribute \src "predecoder.sv:290.5-290.73"
  cell $or $verific$i215$predecoder.sv:290$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n967$145
    connect \B \curr_is_BRANCH_2
    connect \Y $verific$n968$146
  end
  attribute \src "predecoder.sv:290.5-290.89"
  cell $or $verific$i216$predecoder.sv:290$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n968$146
    connect \B \curr_is_JAL_2
    connect \Y $verific$n969$147
  end
  attribute \src "predecoder.sv:290.5-291.21"
  cell $or $verific$i217$predecoder.sv:291$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n969$147
    connect \B \curr_is_JALR_2
    connect \Y \_push_FTQ_T
  end
  attribute \src "predecoder.sv:292.29-292.55"
  cell $or $verific$i219$predecoder.sv:292$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_push_FTQ_T
    connect \B \is_control_2
    connect \Y $verific$n972$149
  end
  attribute \src "predecoder.sv:156.5-156.80"
  cell $or $verific$i22$predecoder.sv:156$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n21$16
    connect \B \curr_is_JALR
    connect \Y $verific$n22$17
  end
  attribute \src "predecoder.sv:292.29-292.70"
  cell $or $verific$i220$predecoder.sv:292$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n972$149
    connect \B \is_control_3
    connect \Y \_GEN_2
  end
  attribute \src "predecoder.sv:293.41-293.56"
  cell $or $verific$i222$predecoder.sv:293$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T_NT_0
    connect \B \T_NT_1
    connect \Y $verific$n975$151
  end
  attribute \src "predecoder.sv:293.41-293.65"
  cell $or $verific$i223$predecoder.sv:293$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n975$151
    connect \B \T_NT_2
    connect \Y $verific$n976$152
  end
  attribute \src "predecoder.sv:293.41-293.76"
  cell $or $verific$i224$predecoder.sv:293$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n976$152
    connect \B \is_taken
    connect \Y \predictions_bits_T_NT
  end
  attribute \src "predecoder.sv:156.5-157.18"
  cell $or $verific$i23$predecoder.sv:157$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n22$17
    connect \B \curr_is_JAL
    connect \Y \is_taken
  end
  attribute \src "predecoder.sv:316.34-316.84"
  cell $and $verific$i230$predecoder.sv:316$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_final_fetch_packet_ready
    connect \B \io_predictions_ready
    connect \Y \io_prediction_ready_0
  end
  attribute \src "predecoder.sv:325.11-325.60"
  cell $and $verific$i235$predecoder.sv:325$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_commit_valid
    connect \B \io_commit_bits_is_misprediction
    connect \Y $verific$n1052$155
  end
  attribute \src "predecoder.sv:158.35-158.63"
  cell $or $verific$i25$predecoder.sv:158$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH
    connect \B \curr_is_JAL
    connect \Y $verific$n25$19
  end
  attribute \src "predecoder.sv:158.35-158.78"
  cell $or $verific$i26$predecoder.sv:158$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n25$19
    connect \B \curr_is_JALR
    connect \Y \is_control_3
  end
  attribute \src "predecoder.sv:362.7-362.64"
  cell $and $verific$i261$predecoder.sv:362$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_valid
    connect \B \io_fetch_packet_bits_valid_bits_0
    connect \Y $verific$n1518$158
  end
  attribute \src "predecoder.sv:365.7-365.64"
  cell $and $verific$i264$predecoder.sv:365$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_valid
    connect \B \io_fetch_packet_bits_valid_bits_1
    connect \Y $verific$n1521$161
  end
  attribute \src "predecoder.sv:365.67-365.74"
  cell $not $verific$i265$predecoder.sv:365$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \T_NT_0
    connect \Y $verific$n1522$162
  end
  attribute \src "predecoder.sv:365.7-365.74"
  cell $and $verific$i266$predecoder.sv:365$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n1521$161
    connect \B $verific$n1522$162
    connect \Y $verific$n1523$163
  end
  attribute \src "predecoder.sv:368.7-368.64"
  cell $and $verific$i269$predecoder.sv:368$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_valid
    connect \B \io_fetch_packet_bits_valid_bits_2
    connect \Y $verific$n1526$166
  end
  attribute \src "predecoder.sv:368.7-368.90"
  cell $and $verific$i272$predecoder.sv:368$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n1526$166
    connect \B $verific$n1530$168
    connect \Y $verific$n1531$169
  end
  attribute \src "predecoder.sv:371.7-371.64"
  cell $and $verific$i275$predecoder.sv:371$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_fetch_packet_valid
    connect \B \io_fetch_packet_bits_valid_bits_3
    connect \Y $verific$n1534$172
  end
  attribute \src "predecoder.sv:371.7-372.31"
  cell $and $verific$i279$predecoder.sv:372$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n1534$172
    connect \B $verific$n1542$173
    connect \Y $verific$n1543$174
  end
  attribute \src "predecoder.sv:160.5-161.40"
  cell $and $verific$i29$predecoder.sv:161$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n28$21
    connect \B \io_fetch_packet_bits_valid_bits_2
    connect \Y $verific$n29$22
  end
  attribute \src "predecoder.sv:160.5-161.64"
  cell $and $verific$i30$predecoder.sv:161$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n29$22
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JAL_1
  end
  attribute \src "predecoder.sv:427.8-427.78"
  cell $and $verific$i309$predecoder.sv:427$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_GEN_2
    connect \B \input_fetch_packet_valid
    connect \Y $verific$n1825$176
  end
  attribute \src "predecoder.sv:463.8-464.52"
  cell $and $verific$i317$predecoder.sv:464$1223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \final_fetch_packet_bits_valid_bits_0_REG
    connect \B \final_fetch_packet_bits_valid_bits_0_REG_1
    connect \Y $verific$n2069$177
  end
  attribute \src "predecoder.sv:466.8-467.52"
  cell $and $verific$i318$predecoder.sv:467$1224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \final_fetch_packet_bits_valid_bits_1_REG
    connect \B \final_fetch_packet_bits_valid_bits_1_REG_1
    connect \Y $verific$n2070$178
  end
  attribute \src "predecoder.sv:469.8-470.52"
  cell $and $verific$i319$predecoder.sv:470$1225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \final_fetch_packet_bits_valid_bits_2_REG
    connect \B \final_fetch_packet_bits_valid_bits_2_REG_1
    connect \Y $verific$n2071$179
  end
  attribute \src "predecoder.sv:472.8-473.52"
  cell $and $verific$i320$predecoder.sv:473$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \final_fetch_packet_bits_valid_bits_3_REG
    connect \B \final_fetch_packet_bits_valid_bits_3_REG_1
    connect \Y $verific$n2072$180
  end
  attribute \src "predecoder.sv:531.5-531.68"
  cell $and $verific$i322$predecoder.sv:531$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_valid
    connect \B $verific$n2278$181
    connect \Y \io_revert_valid
  end
  attribute \src "predecoder.sv:163.5-164.40"
  cell $and $verific$i33$predecoder.sv:164$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n32$24
    connect \B \io_fetch_packet_bits_valid_bits_2
    connect \Y $verific$n33$25
  end
  attribute \src "predecoder.sv:537.31-537.65"
  cell $and $verific$i332$predecoder.sv:537$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_CALL
    connect \B \input_fetch_packet_valid
    connect \Y \io_RAS_update_call
  end
  attribute \src "predecoder.sv:538.30-538.63"
  cell $and $verific$i334$predecoder.sv:538$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_RET
    connect \B \input_fetch_packet_valid
    connect \Y \io_RAS_update_ret
  end
  attribute \src "predecoder.sv:163.5-164.64"
  cell $and $verific$i34$predecoder.sv:164$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n33$25
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JALR_1
  end
  attribute \src "predecoder.sv:166.5-167.40"
  cell $and $verific$i37$predecoder.sv:167$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n36$27
    connect \B \io_fetch_packet_bits_valid_bits_2
    connect \Y $verific$n37$28
  end
  attribute \src "predecoder.sv:166.5-167.64"
  cell $and $verific$i38$predecoder.sv:167$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n37$28
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_BRANCH_1
  end
  attribute \src "predecoder.sv:143.40-143.84"
  cell $and $verific$i4$predecoder.sv:143$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \io_prediction_valid
    connect \B \io_prediction_bits_hit
    connect \Y \_is_BTB_taken_T_9
  end
  attribute \src "predecoder.sv:171.5-171.41"
  cell $and $verific$i42$predecoder.sv:171$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH_1
    connect \B \_is_BTB_taken_T_9
    connect \Y $verific$n42$31
  end
  attribute \src "predecoder.sv:171.5-171.67"
  cell $and $verific$i43$predecoder.sv:171$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n42$31
    connect \B \io_prediction_bits_T_NT
    connect \Y $verific$n43$32
  end
  attribute \src "predecoder.sv:171.5-171.84"
  cell $or $verific$i44$predecoder.sv:171$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n43$32
    connect \B \curr_is_JALR_1
    connect \Y $verific$n44$33
  end
  attribute \src "predecoder.sv:171.5-172.20"
  cell $or $verific$i45$predecoder.sv:172$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n44$33
    connect \B \curr_is_JAL_1
    connect \Y \T_NT_2
  end
  attribute \src "predecoder.sv:173.35-173.67"
  cell $or $verific$i47$predecoder.sv:173$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH_1
    connect \B \curr_is_JAL_1
    connect \Y $verific$n47$35
  end
  attribute \src "predecoder.sv:173.35-173.84"
  cell $or $verific$i48$predecoder.sv:173$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n47$35
    connect \B \curr_is_JALR_1
    connect \Y \is_control_2
  end
  attribute \src "predecoder.sv:175.5-176.40"
  cell $and $verific$i51$predecoder.sv:176$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n50$37
    connect \B \io_fetch_packet_bits_valid_bits_1
    connect \Y $verific$n51$38
  end
  attribute \src "predecoder.sv:175.5-176.64"
  cell $and $verific$i52$predecoder.sv:176$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n51$38
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JAL_2
  end
  attribute \src "predecoder.sv:178.5-179.40"
  cell $and $verific$i55$predecoder.sv:179$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n54$40
    connect \B \io_fetch_packet_bits_valid_bits_1
    connect \Y $verific$n55$41
  end
  attribute \src "predecoder.sv:178.5-179.64"
  cell $and $verific$i56$predecoder.sv:179$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n55$41
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JALR_2
  end
  attribute \src "predecoder.sv:181.5-182.40"
  cell $and $verific$i59$predecoder.sv:182$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n58$43
    connect \B \io_fetch_packet_bits_valid_bits_1
    connect \Y $verific$n59$44
  end
  attribute \src "predecoder.sv:181.5-182.64"
  cell $and $verific$i60$predecoder.sv:182$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n59$44
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_BRANCH_2
  end
  attribute \src "predecoder.sv:186.5-186.41"
  cell $and $verific$i64$predecoder.sv:186$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH_2
    connect \B \_is_BTB_taken_T_9
    connect \Y $verific$n64$47
  end
  attribute \src "predecoder.sv:186.5-186.67"
  cell $and $verific$i65$predecoder.sv:186$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n64$47
    connect \B \io_prediction_bits_T_NT
    connect \Y $verific$n65$48
  end
  attribute \src "predecoder.sv:186.5-186.84"
  cell $or $verific$i66$predecoder.sv:186$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n65$48
    connect \B \curr_is_JALR_2
    connect \Y $verific$n66$49
  end
  attribute \src "predecoder.sv:186.5-187.20"
  cell $or $verific$i67$predecoder.sv:187$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n66$49
    connect \B \curr_is_JAL_2
    connect \Y \T_NT_1
  end
  attribute \src "predecoder.sv:145.5-146.40"
  cell $and $verific$i7$predecoder.sv:146$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n6$5
    connect \B \io_fetch_packet_bits_valid_bits_3
    connect \Y $verific$n7$6
  end
  attribute \src "predecoder.sv:189.5-190.40"
  cell $and $verific$i70$predecoder.sv:190$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n69$51
    connect \B \io_fetch_packet_bits_valid_bits_0
    connect \Y $verific$n70$52
  end
  attribute \src "predecoder.sv:189.5-190.64"
  cell $and $verific$i71$predecoder.sv:190$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n70$52
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JAL_3
  end
  attribute \src "predecoder.sv:192.5-193.40"
  cell $and $verific$i74$predecoder.sv:193$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n73$54
    connect \B \io_fetch_packet_bits_valid_bits_0
    connect \Y $verific$n74$55
  end
  attribute \src "predecoder.sv:192.5-193.64"
  cell $and $verific$i75$predecoder.sv:193$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n74$55
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JALR_3
  end
  attribute \src "predecoder.sv:195.5-196.40"
  cell $and $verific$i78$predecoder.sv:196$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n77$57
    connect \B \io_fetch_packet_bits_valid_bits_0
    connect \Y $verific$n78$58
  end
  attribute \src "predecoder.sv:195.5-196.64"
  cell $and $verific$i79$predecoder.sv:196$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n78$58
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_BRANCH_3
  end
  attribute \src "predecoder.sv:145.5-146.64"
  cell $and $verific$i8$predecoder.sv:146$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n7$6
    connect \B \io_fetch_packet_valid
    connect \Y \curr_is_JAL
  end
  attribute \src "predecoder.sv:200.5-200.41"
  cell $and $verific$i83$predecoder.sv:200$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \curr_is_BRANCH_3
    connect \B \_is_BTB_taken_T_9
    connect \Y $verific$n83$61
  end
  attribute \src "predecoder.sv:200.5-200.67"
  cell $and $verific$i84$predecoder.sv:200$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n83$61
    connect \B \io_prediction_bits_T_NT
    connect \Y $verific$n84$62
  end
  attribute \src "predecoder.sv:200.5-200.84"
  cell $or $verific$i85$predecoder.sv:200$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n84$62
    connect \B \curr_is_JALR_3
    connect \Y $verific$n85$63
  end
  attribute \src "predecoder.sv:200.5-201.20"
  cell $or $verific$i86$predecoder.sv:201$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n85$63
    connect \B \curr_is_JAL_3
    connect \Y \T_NT_0
  end
  attribute \src "predecoder.sv:205.59-205.81"
  cell $and $verific$i88$predecoder.sv:205$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_taken
    connect \B \curr_is_JAL
    connect \Y $verific$n88$65
  end
  attribute \src "predecoder.sv:205.34-205.81"
  cell $mux $verific$i89$predecoder.sv:205$333
    parameter \WIDTH 1
    connect \A $verific$n88$65
    connect \B \curr_is_JAL_1
    connect \S \T_NT_2
    connect \Y $verific$n89$66
  end
  attribute \src "predecoder.sv:205.9-205.81"
  cell $mux $verific$i90$predecoder.sv:205$334
    parameter \WIDTH 1
    connect \A $verific$n89$66
    connect \B \curr_is_JAL_2
    connect \S \T_NT_1
    connect \Y $verific$n90$67
  end
  attribute \src "predecoder.sv:203.5-205.81"
  cell $mux $verific$i91$predecoder.sv:205$335
    parameter \WIDTH 1
    connect \A $verific$n90$67
    connect \B \curr_is_JAL_3
    connect \S \T_NT_0
    connect \Y \is_JAL
  end
  attribute \src "predecoder.sv:209.61-209.84"
  cell $and $verific$i93$predecoder.sv:209$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_taken
    connect \B \curr_is_JALR
    connect \Y $verific$n93$69
  end
  attribute \src "predecoder.sv:209.35-209.84"
  cell $mux $verific$i94$predecoder.sv:209$338
    parameter \WIDTH 1
    connect \A $verific$n93$69
    connect \B \curr_is_JALR_1
    connect \S \T_NT_2
    connect \Y $verific$n94$70
  end
  attribute \src "predecoder.sv:209.9-209.84"
  cell $mux $verific$i95$predecoder.sv:209$339
    parameter \WIDTH 1
    connect \A $verific$n94$70
    connect \B \curr_is_JALR_2
    connect \S \T_NT_1
    connect \Y $verific$n95$71
  end
  attribute \src "predecoder.sv:207.5-209.84"
  cell $mux $verific$i96$predecoder.sv:209$340
    parameter \WIDTH 1
    connect \A $verific$n95$71
    connect \B \curr_is_JALR_3
    connect \S \T_NT_0
    connect \Y \is_JALR
  end
  attribute \src "predecoder.sv:213.65-213.90"
  cell $and $verific$i98$predecoder.sv:213$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_taken
    connect \B \curr_is_BRANCH
    connect \Y $verific$n98$73
  end
  attribute \src "predecoder.sv:213.37-213.90"
  cell $mux $verific$i99$predecoder.sv:213$343
    parameter \WIDTH 1
    connect \A $verific$n98$73
    connect \B \curr_is_BRANCH_1
    connect \S \T_NT_2
    connect \Y $verific$n99$74
  end
  attribute \src "predecoder.sv:236.21-236.52"
  cell $mux $verific$mux_141$predecoder.sv:236$386
    parameter \WIDTH 2
    connect \A { 1'1 $verific$n141$113 }
    connect \B 2'01
    connect \S \T_NT_1
    connect \Y $verific$n142$185
  end
  attribute \src "predecoder.sv:236.5-236.52"
  cell $mux $verific$mux_142$predecoder.sv:236$387
    parameter \WIDTH 2
    connect \A $verific$n142$185
    connect \B 2'00
    connect \S \T_NT_0
    connect \Y \dominant_branch_index
  end
  attribute \src "predecoder.sv:245.10-245.31"
  cell $bmux $verific$mux_148$predecoder.sv:245$393
    parameter \S_WIDTH 2
    parameter \WIDTH 7
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [6:0] \io_fetch_packet_bits_instructions_2_instruction [6:0] \io_fetch_packet_bits_instructions_1_instruction [6:0] \io_fetch_packet_bits_instructions_0_instruction [6:0] }
    connect \S \dominant_branch_index
    connect \Y $verific$n324$187
  end
  attribute \src "predecoder.sv:260.31-260.52"
  cell $bmux $verific$mux_168$predecoder.sv:260$402
    parameter \S_WIDTH 2
    parameter \WIDTH 12
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31:20] \io_fetch_packet_bits_instructions_2_instruction [31:20] \io_fetch_packet_bits_instructions_1_instruction [31:20] \io_fetch_packet_bits_instructions_0_instruction [31:20] }
    connect \S \dominant_branch_index
    connect \Y $verific$n407$192
  end
  attribute \src "predecoder.sv:265.21-269.30"
  cell $mux $verific$mux_180$predecoder.sv:269$409
    parameter \WIDTH 21
    connect \A 21'000000000000000000000
    connect \B { $verific$n462$130 $verific$n463$195 }
    connect \S $verific$n461$129
    connect \Y $verific$n484$196
  end
  attribute \src "predecoder.sv:261.17-269.30"
  cell $mux $verific$mux_181$predecoder.sv:269$410
    parameter \WIDTH 21
    connect \A $verific$n484$196
    connect \B { \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] $verific$n429$193 $verific$n437$194 }
    connect \S $verific$n428$126
    connect \Y $verific$n506$197
  end
  attribute \src "predecoder.sv:257.13-269.30"
  cell $mux $verific$mux_182$predecoder.sv:269$411
    parameter \WIDTH 21
    connect \A $verific$n506$197
    connect \B { \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] $verific$n407$192 }
    connect \S $verific$n406$125
    connect \Y $verific$n528$198
  end
  attribute \src "predecoder.sv:251.9-269.30"
  cell $mux $verific$mux_183$predecoder.sv:269$412
    parameter \WIDTH 21
    connect \A $verific$n528$198
    connect \B { $verific$n356$119 $verific$n357$190 $verific$n366$120 $verific$n367$191 1'0 }
    connect \S $verific$n355$118
    connect \Y $verific$n550$199
  end
  attribute \src "predecoder.sv:245.5-269.30"
  cell $mux $verific$mux_184$predecoder.sv:269$413
    parameter \WIDTH 21
    connect \A $verific$n550$199
    connect \B { $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n333$116 $verific$n334$117 $verific$n335$188 $verific$n342$189 1'0 }
    connect \S $verific$n332$115
    connect \Y \imm_imm
  end
  attribute \src "predecoder.sv:270.26-270.81"
  cell $mux $verific$mux_188$predecoder.sv:270$417
    parameter \WIDTH 32
    connect \A { \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm [20] \imm_imm }
    connect \B 0
    connect \S $verific$n617$132
    connect \Y \imm
  end
  attribute \src "predecoder.sv:277.13-281.83"
  cell $mux $verific$mux_200$predecoder.sv:281$429
    parameter \WIDTH 32
    connect \A { $verific$n795$205 \io_fetch_packet_bits_fetch_PC [1:0] }
    connect \B \io_prediction_bits_target
    connect \S $verific$n789$137
    connect \Y $verific$n826$206
  end
  attribute \src "predecoder.sv:275.9-281.83"
  cell $mux $verific$mux_201$predecoder.sv:281$430
    parameter \WIDTH 32
    connect \A $verific$n826$206
    connect \B $verific$n752$203
    connect \S \is_JAL
    connect \Y $verific$n859$207
  end
  attribute \src "predecoder.sv:273.5-281.83"
  cell $mux $verific$mux_202$predecoder.sv:281$431
    parameter \WIDTH 32
    connect \A $verific$n859$207
    connect \B \io_RAS_read_ret_addr
    connect \S \is_RET
    connect \Y \target_address
  end
  attribute \src "predecoder.sv:327.12-328.44"
  cell $mux $verific$mux_237$predecoder.sv:328$462
    parameter \WIDTH 32
    connect \A \expected_next_PC
    connect \B \target_address
    connect \S \input_fetch_packet_valid
    connect \Y $verific$n1119$213
  end
  attribute \src "predecoder.sv:325.7-328.44"
  cell $mux $verific$mux_238$predecoder.sv:328$463
    parameter \WIDTH 32
    connect \A $verific$n1119$213
    connect \B \io_commit_bits_fetch_PC
    connect \S $verific$n1052$155
    connect \Y $verific$n1152$214
  end
  attribute \src "predecoder.sv:331.12-332.23"
  cell $mux $verific$mux_241$predecoder.sv:332$466
    parameter \WIDTH 16
    connect \A \GHR
    connect \B { \GHR [14:0] \predictions_bits_T_NT }
    connect \S \_GEN_2
    connect \Y \io_GHR
  end
  attribute \src "predecoder.sv:329.7-332.23"
  cell $mux $verific$mux_242$predecoder.sv:332$467
    parameter \WIDTH 16
    connect \A \io_GHR
    connect \B \io_commit_bits_GHR
    connect \S \io_commit_bits_is_misprediction
    connect \Y $verific$n1236$218
  end
  attribute \src "predecoder.sv:320.5-333.8"
  cell $mux $verific$mux_243$predecoder.sv:333$468
    parameter \WIDTH 32
    connect \A $verific$n1152$214
    connect \B 0
    connect \S \reset
    connect \Y $verific$n1253$219
  end
  attribute \src "predecoder.sv:320.5-333.8"
  cell $mux $verific$mux_244$predecoder.sv:333$469
    parameter \WIDTH 16
    connect \A $verific$n1236$218
    connect \B 16'0000000000000000
    connect \S \reset
    connect \Y $verific$n1286$220
  end
  attribute \src "predecoder.sv:432.8-432.87"
  cell $mux $verific$mux_310$predecoder.sv:432$805
    parameter \WIDTH 32
    connect \A { $verific$n1827$236 \io_fetch_packet_bits_fetch_PC [3:0] }
    connect \B \target_address
    connect \S \predictions_bits_T_NT
    connect \Y $verific$n1856$237
  end
  attribute \src "predecoder.sv:437.45-437.82"
  cell $mux $verific$mux_311$predecoder.sv:437$806
    parameter \WIDTH 2
    connect \A { \is_JAL 1'0 }
    connect \B 2'11
    connect \S \is_JALR
    connect \Y $verific$n1889$238
  end
  attribute \src "predecoder.sv:437.28-437.82"
  cell $mux $verific$mux_312$predecoder.sv:437$807
    parameter \WIDTH 3
    connect \A { 1'0 $verific$n1889$238 }
    connect \B 3'101
    connect \S \is_CALL
    connect \Y $verific$n1892$239
  end
  attribute \src "predecoder.sv:437.12-437.82"
  cell $mux $verific$mux_313$predecoder.sv:437$808
    parameter \WIDTH 3
    connect \A $verific$n1892$239
    connect \B 3'100
    connect \S \is_RET
    connect \Y $verific$n1896$240
  end
  attribute \src "predecoder.sv:435.8-437.82"
  cell $mux $verific$mux_314$predecoder.sv:437$809
    parameter \WIDTH 3
    connect \A $verific$n1896$240
    connect \B 3'001
    connect \S \is_BRANCH
    connect \Y $verific$n1900$241
  end
  attribute \src "predecoder.sv:267.31-267.52"
  cell $bmux $verific$mux_335$predecoder.sv:267$1242
    parameter \S_WIDTH 2
    parameter \WIDTH 21
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31] \io_fetch_packet_bits_instructions_3_instruction [31:12] \io_fetch_packet_bits_instructions_2_instruction [31] \io_fetch_packet_bits_instructions_2_instruction [31:12] \io_fetch_packet_bits_instructions_1_instruction [31] \io_fetch_packet_bits_instructions_1_instruction [31:12] \io_fetch_packet_bits_instructions_0_instruction [31] \io_fetch_packet_bits_instructions_0_instruction [31:12] }
    connect \S \dominant_branch_index
    connect \Y { $verific$n462$130 $verific$n463$195 }
  end
  attribute \src "predecoder.sv:263.27-263.48"
  cell $bmux $verific$mux_336$predecoder.sv:263$408
    parameter \S_WIDTH 2
    parameter \WIDTH 12
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31:25] \io_fetch_packet_bits_instructions_3_instruction [11:7] \io_fetch_packet_bits_instructions_2_instruction [31:25] \io_fetch_packet_bits_instructions_2_instruction [11:7] \io_fetch_packet_bits_instructions_1_instruction [31:25] \io_fetch_packet_bits_instructions_1_instruction [11:7] \io_fetch_packet_bits_instructions_0_instruction [31:25] \io_fetch_packet_bits_instructions_0_instruction [11:7] }
    connect \S \dominant_branch_index
    connect \Y { $verific$n429$193 $verific$n437$194 }
  end
  attribute \src "predecoder.sv:252.19-252.40"
  cell $bmux $verific$mux_337$predecoder.sv:252$404
    parameter \S_WIDTH 2
    parameter \WIDTH 20
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31] \io_fetch_packet_bits_instructions_3_instruction [19:12] \io_fetch_packet_bits_instructions_3_instruction [20] \io_fetch_packet_bits_instructions_3_instruction [30:21] \io_fetch_packet_bits_instructions_2_instruction [31] \io_fetch_packet_bits_instructions_2_instruction [19:12] \io_fetch_packet_bits_instructions_2_instruction [20] \io_fetch_packet_bits_instructions_2_instruction [30:21] \io_fetch_packet_bits_instructions_1_instruction [31] \io_fetch_packet_bits_instructions_1_instruction [19:12] \io_fetch_packet_bits_instructions_1_instruction [20] \io_fetch_packet_bits_instructions_1_instruction [30:21] \io_fetch_packet_bits_instructions_0_instruction [31] \io_fetch_packet_bits_instructions_0_instruction [19:12] \io_fetch_packet_bits_instructions_0_instruction [20] \io_fetch_packet_bits_instructions_0_instruction [30:21] }
    connect \S \dominant_branch_index
    connect \Y { $verific$n356$119 $verific$n357$190 $verific$n366$120 $verific$n367$191 }
  end
  attribute \src "predecoder.sv:246.18-246.39"
  cell $bmux $verific$mux_338$predecoder.sv:246$396
    parameter \S_WIDTH 2
    parameter \WIDTH 12
    connect \A { \io_fetch_packet_bits_instructions_3_instruction [31] \io_fetch_packet_bits_instructions_3_instruction [7] \io_fetch_packet_bits_instructions_3_instruction [30:25] \io_fetch_packet_bits_instructions_3_instruction [11:8] \io_fetch_packet_bits_instructions_2_instruction [31] \io_fetch_packet_bits_instructions_2_instruction [7] \io_fetch_packet_bits_instructions_2_instruction [30:25] \io_fetch_packet_bits_instructions_2_instruction [11:8] \io_fetch_packet_bits_instructions_1_instruction [31] \io_fetch_packet_bits_instructions_1_instruction [7] \io_fetch_packet_bits_instructions_1_instruction [30:25] \io_fetch_packet_bits_instructions_1_instruction [11:8] \io_fetch_packet_bits_instructions_0_instruction [31] \io_fetch_packet_bits_instructions_0_instruction [7] \io_fetch_packet_bits_instructions_0_instruction [30:25] \io_fetch_packet_bits_instructions_0_instruction [11:8] }
    connect \S \dominant_branch_index
    connect \Y { $verific$n333$116 $verific$n334$117 $verific$n335$188 $verific$n342$189 }
  end
  attribute \src "predecoder.sv:531.19-531.68"
  cell $ne $verific$not_equal_320$predecoder.sv:531$1227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \expected_next_PC
    connect \B \io_fetch_packet_bits_fetch_PC
    connect \Y $verific$n2278$181
  end
  attribute \src "predecoder.sv:281.27-281.76"
  cell $sub $verific$sub_198$predecoder.sv:281$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A 3'100
    connect \B \io_fetch_packet_bits_fetch_PC [3:2]
    connect \Y $verific$n790$204
  end
  attribute \src "predecoder.sv:457.23-529.4"
  cell \Queue1_fetch_packet \final_fetch_packet_skid_buffer
    connect \clock \clock
    connect \io_deq_bits_fetch_PC \io_final_fetch_packet_bits_fetch_PC
    connect \io_deq_bits_instructions_0_ROB_index \io_final_fetch_packet_bits_instructions_0_ROB_index
    connect \io_deq_bits_instructions_0_instruction \io_final_fetch_packet_bits_instructions_0_instruction
    connect \io_deq_bits_instructions_0_packet_index \io_final_fetch_packet_bits_instructions_0_packet_index
    connect \io_deq_bits_instructions_1_ROB_index \io_final_fetch_packet_bits_instructions_1_ROB_index
    connect \io_deq_bits_instructions_1_instruction \io_final_fetch_packet_bits_instructions_1_instruction
    connect \io_deq_bits_instructions_1_packet_index \io_final_fetch_packet_bits_instructions_1_packet_index
    connect \io_deq_bits_instructions_2_ROB_index \io_final_fetch_packet_bits_instructions_2_ROB_index
    connect \io_deq_bits_instructions_2_instruction \io_final_fetch_packet_bits_instructions_2_instruction
    connect \io_deq_bits_instructions_2_packet_index \io_final_fetch_packet_bits_instructions_2_packet_index
    connect \io_deq_bits_instructions_3_ROB_index \io_final_fetch_packet_bits_instructions_3_ROB_index
    connect \io_deq_bits_instructions_3_instruction \io_final_fetch_packet_bits_instructions_3_instruction
    connect \io_deq_bits_instructions_3_packet_index \io_final_fetch_packet_bits_instructions_3_packet_index
    connect \io_deq_bits_valid_bits_0 \io_final_fetch_packet_bits_valid_bits_0
    connect \io_deq_bits_valid_bits_1 \io_final_fetch_packet_bits_valid_bits_1
    connect \io_deq_bits_valid_bits_2 \io_final_fetch_packet_bits_valid_bits_2
    connect \io_deq_bits_valid_bits_3 \io_final_fetch_packet_bits_valid_bits_3
    connect \io_deq_ready \io_final_fetch_packet_ready
    connect \io_deq_valid \io_final_fetch_packet_valid
    connect \io_enq_bits_fetch_PC \final_fetch_packet_bits_fetch_PC_REG
    connect \io_enq_bits_instructions_0_ROB_index \final_fetch_packet_bits_REG_instructions_0_ROB_index
    connect \io_enq_bits_instructions_0_instruction \final_fetch_packet_bits_REG_instructions_0_instruction
    connect \io_enq_bits_instructions_0_packet_index \final_fetch_packet_bits_REG_instructions_0_packet_index
    connect \io_enq_bits_instructions_1_ROB_index \final_fetch_packet_bits_REG_instructions_1_ROB_index
    connect \io_enq_bits_instructions_1_instruction \final_fetch_packet_bits_REG_instructions_1_instruction
    connect \io_enq_bits_instructions_1_packet_index \final_fetch_packet_bits_REG_instructions_1_packet_index
    connect \io_enq_bits_instructions_2_ROB_index \final_fetch_packet_bits_REG_instructions_2_ROB_index
    connect \io_enq_bits_instructions_2_instruction \final_fetch_packet_bits_REG_instructions_2_instruction
    connect \io_enq_bits_instructions_2_packet_index \final_fetch_packet_bits_REG_instructions_2_packet_index
    connect \io_enq_bits_instructions_3_ROB_index \final_fetch_packet_bits_REG_instructions_3_ROB_index
    connect \io_enq_bits_instructions_3_instruction \final_fetch_packet_bits_REG_instructions_3_instruction
    connect \io_enq_bits_instructions_3_packet_index \final_fetch_packet_bits_REG_instructions_3_packet_index
    connect \io_enq_bits_valid_bits_0 $verific$n2069$177
    connect \io_enq_bits_valid_bits_1 $verific$n2070$178
    connect \io_enq_bits_valid_bits_2 $verific$n2071$179
    connect \io_enq_bits_valid_bits_3 $verific$n2072$180
    connect \io_enq_valid \final_fetch_packet_valid_REG
    connect \reset \reset
  end
  attribute \src "predecoder.sv:423.20-456.4"
  cell \Queue1_FTQ_entry \predictions_skid_buffer
    connect \clock \clock
    connect \io_deq_bits_GHR \io_predictions_bits_GHR
    connect \io_deq_bits_NEXT \io_predictions_bits_NEXT
    connect \io_deq_bits_TOS \io_predictions_bits_TOS
    connect \io_deq_bits_T_NT \io_predictions_bits_T_NT
    connect \io_deq_bits_br_type \io_predictions_bits_br_type
    connect \io_deq_bits_dominant_index \io_predictions_bits_dominant_index
    connect \io_deq_bits_fetch_PC \io_predictions_bits_fetch_PC
    connect \io_deq_bits_is_misprediction \io_predictions_bits_is_misprediction
    connect \io_deq_bits_predicted_PC \io_predictions_bits_predicted_PC
    connect \io_deq_bits_resolved_PC \io_predictions_bits_resolved_PC
    connect \io_deq_bits_valid \io_predictions_bits_valid
    connect \io_deq_ready \io_predictions_ready
    connect \io_deq_valid \io_predictions_valid
    connect \io_enq_bits_GHR \GHR
    connect \io_enq_bits_NEXT \io_RAS_read_NEXT
    connect \io_enq_bits_TOS \io_RAS_read_TOS
    connect \io_enq_bits_T_NT \predictions_bits_T_NT
    connect \io_enq_bits_br_type $verific$n1900$241
    connect \io_enq_bits_dominant_index 2'11
    connect \io_enq_bits_fetch_PC \io_fetch_packet_bits_fetch_PC
    connect \io_enq_bits_is_misprediction 1'0
    connect \io_enq_bits_predicted_PC $verific$n1856$237
    connect \io_enq_bits_resolved_PC { $verific$n1827$236 \io_fetch_packet_bits_fetch_PC [3:0] }
    connect \io_enq_bits_valid 1'0
    connect \io_enq_valid $verific$n1825$176
    connect \reset \reset
  end
  connect $verific$n2351$243 [1:0] \io_RAS_update_call_addr [1:0]
  connect \_GEN[0] \io_fetch_packet_bits_instructions_0_instruction
  connect \_GEN[1] \io_fetch_packet_bits_instructions_1_instruction
  connect \_GEN[2] \io_fetch_packet_bits_instructions_2_instruction
  connect \_GEN[3] \io_fetch_packet_bits_instructions_3_instruction
  connect \_GEN_0 [7:0] { \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] \_GEN_0 [8] }
  connect \_GEN_1 { \dominant_branch_index 2'00 }
  connect \_GEN_3 { \GHR [14:0] \predictions_bits_T_NT }
  connect \io_fetch_packet_ready \io_prediction_ready_0
  connect \io_prediction_ready \io_prediction_ready_0
  connect \io_revert_bits_PC \expected_next_PC
  connect \masked_addr { \io_fetch_packet_bits_fetch_PC [31:4] 4'0000 }
end
