{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591037274954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591037274954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 15:47:54 2020 " "Processing started: Mon Jun 01 15:47:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591037274954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1591037274954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --generate_symbol=\"C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --generate_symbol=\"C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1591037274954 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" fifo_popper.v(9) " "Verilog HDL syntax error at fifo_popper.v(9) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fifo_popper.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1591037276801 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" fifo_popper.v(12) " "Verilog HDL syntax error at fifo_popper.v(12) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fifo_popper.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1591037276802 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_popper fifo_popper.v(1) " "Ignored design unit \"fifo_popper\" at fifo_popper.v(1) due to previous errors" {  } { { "fifo_popper.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1591037276802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591037276803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 01 15:47:56 2020 " "Processing ended: Mon Jun 01 15:47:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591037276803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591037276803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591037276803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1591037276803 ""}
