$date
	Sun Jul 30 22:24:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$var reg 1 % reset $end
$var reg 1 & shift_enable $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ data_in $end
$var wire 8 ' data_out [7:0] $end
$var wire 1 % reset $end
$var wire 1 & shift_enable $end
$var reg 8 ( stored_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx (
bx '
0&
1%
0$
x#
bx !
$end
#20
0%
#170
bx1 !
bx1 '
bx1 (
1&
1$
1%
0#
#175
1#
#180
bx11 !
bx11 '
bx11 (
0#
#185
1#
#190
bx111 !
bx111 '
bx111 (
0#
#195
1#
#200
bx1111 !
bx1111 '
bx1111 (
0#
#205
1#
#210
bx11111 !
bx11111 '
bx11111 (
0#
#215
1#
#220
bx111111 !
bx111111 '
bx111111 (
0#
#225
1#
#230
bx1111111 !
bx1111111 '
bx1111111 (
0#
#235
1#
#240
b11111111 !
b11111111 '
b11111111 (
0#
#245
1#
#250
0#
#255
1#
#260
0#
#265
1#
#270
b0 !
b0 '
b0 (
0#
0%
#275
1#
#280
0#
#285
1#
#290
0#
#295
1#
#300
0#
#305
1#
#310
0#
#315
1#
#320
0#
#325
1#
#330
0#
#335
1#
#340
0#
#345
1#
#350
0#
#355
1#
#360
0#
#365
1#
#370
b1 !
b1 '
b1 (
0#
1%
#375
1#
#380
b11 !
b11 '
b11 (
0#
#385
1#
#390
b111 !
b111 '
b111 (
0#
#395
1#
#400
b1111 !
b1111 '
b1111 (
0#
#405
1#
#410
b11111 !
b11111 '
b11111 (
0#
#415
1#
#420
b111111 !
b111111 '
b111111 (
0#
#425
1#
#430
b1111111 !
b1111111 '
b1111111 (
0#
#435
1#
#440
b11111111 !
b11111111 '
b11111111 (
0#
#445
1#
#450
0#
#455
1#
#460
0#
#465
1#
#470
0#
#475
1#
#480
0#
#485
1#
#490
0#
#495
1#
#500
0#
#505
1#
#510
0#
#515
1#
#520
0#
