Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 21 02:31:39 2024
| Host         : iNOMAL running 64-bit Fedora Linux 41 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong3ds_timing_summary_routed.rpt -pb pong3ds_timing_summary_routed.pb -rpx pong3ds_timing_summary_routed.rpx -warn_on_violation
| Design       : pong3ds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.714        0.000                      0                   88        0.079        0.000                      0                   88        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.714        0.000                      0                   88        0.079        0.000                      0                   88        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 game/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/x_vel_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.593ns (49.346%)  route 2.662ns (50.654%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  game/ball_x_reg[2]/Q
                         net (fo=13, routed)          1.028     6.857    game/ball_x_reg[9]_0[1]
    SLICE_X4Y106         LUT1 (Prop_lut1_I0_O)        0.124     6.981 r  game/ball_left_carry_i_1/O
                         net (fo=1, routed)           0.000     6.981    game/ball_left_carry_i_1_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.379 r  game/ball_left_carry/CO[3]
                         net (fo=1, routed)           0.000     7.379    game/ball_left_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  game/ball_left_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.493    game/ball_left_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.806 f  game/ball_left_carry__1/O[3]
                         net (fo=2, routed)           0.675     8.481    game/ball_left[11]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.306     8.787 r  game/left_hit_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.787    game/left_hit_carry__0_i_1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.278 f  game/left_hit_carry__0/CO[1]
                         net (fo=1, routed)           0.960    10.237    game/left_hit
    SLICE_X3Y106         LUT5 (Prop_lut5_I3_O)        0.329    10.566 r  game/x_vel_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    10.566    game/x_vel_ball[2]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  game/x_vel_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.589    15.011    game/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  game/x_vel_ball_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.029    15.280    game/x_vel_ball_reg[2]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.630%)  route 3.225ns (78.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     9.443    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    display_vga/v_line_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.630%)  route 3.225ns (78.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     9.443    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    display_vga/v_line_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.630%)  route 3.225ns (78.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     9.443    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.635%)  route 3.042ns (77.365%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.655     9.261    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_vga/v_line_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.890ns (23.297%)  route 2.930ns (76.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     9.149    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_vga/v_line_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.890ns (23.297%)  route 2.930ns (76.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     9.149    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[7]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_vga/v_line_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.890ns (23.297%)  route 2.930ns (76.703%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.726     5.329    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=11, routed)          1.074     6.921    display_vga/h_pixel_ctr[5]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     7.045 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=2, routed)           0.727     7.772    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.124     7.896 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.586     8.481    display_vga/v_line_ctr_next[9]
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.605 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     9.149    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    15.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_vga/v_line_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.704ns (17.263%)  route 3.374ns (82.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    display_vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  display_vga/v_line_ctr_reg[4]/Q
                         net (fo=10, routed)          1.444     7.211    display_vga/v_line_ctr[4]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124     7.335 f  display_vga/ball_x[1]_i_5/O
                         net (fo=1, routed)           0.795     8.130    display_vga/ball_x[1]_i_5_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.254 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.135     9.389    game/E[0]
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.589    15.011    game/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         FDRE (Setup_fdre_C_CE)      -0.169    15.066    game/ball_x_reg[10]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.704ns (17.263%)  route 3.374ns (82.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    display_vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  display_vga/v_line_ctr_reg[4]/Q
                         net (fo=10, routed)          1.444     7.211    display_vga/v_line_ctr[4]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.124     7.335 f  display_vga/ball_x[1]_i_5/O
                         net (fo=1, routed)           0.795     8.130    display_vga/ball_x[1]_i_5_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.254 r  display_vga/ball_x[1]_i_3/O
                         net (fo=23, routed)          1.135     9.389    game/E[0]
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.589    15.011    game/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[11]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         FDRE (Setup_fdre_C_CE)      -0.169    15.066    game/ball_x_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.846%)  route 0.228ns (52.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.605     1.524    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display_vga/h_pixel_ctr_reg[6]/Q
                         net (fo=11, routed)          0.228     1.916    display_vga/h_pixel_ctr[6]
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.961    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.091     1.882    display_vga/h_pixel_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk_dev_mdl/clk_dev_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dev_mdl/tim_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.605     1.524    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X3Y98          FDSE                                         r  clk_dev_mdl/clk_dev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  clk_dev_mdl/clk_dev_reg[0]/Q
                         net (fo=3, routed)           0.098     1.764    clk_dev_mdl/clk_dev_reg_n_0_[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  clk_dev_mdl/tim_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.809    clk_dev_mdl/tim_25mhz_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.878     2.043    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     1.657    clk_dev_mdl/tim_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.495%)  route 0.348ns (62.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.605     1.524    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display_vga/h_pixel_ctr_reg[6]/Q
                         net (fo=11, routed)          0.348     2.037    display_vga/h_pixel_ctr[6]
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     2.082 r  display_vga/h_pixel_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.082    display_vga/h_pixel_ctr[8]_i_1_n_0
    SLICE_X2Y101         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X2Y101         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDSE (Hold_fdse_C_D)         0.120     1.911    display_vga/h_pixel_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.431%)  route 0.190ns (50.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    display_vga/clk_IBUF_BUFG
    SLICE_X3Y100         FDSE                                         r  display_vga/v_line_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  display_vga/v_line_ctr_reg[3]/Q
                         net (fo=11, routed)          0.190     1.850    display_vga/v_line_ctr_reg[8]_0[1]
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  display_vga/v_line_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    display_vga/p_1_in[5]
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121     1.675    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.030%)  route 0.154ns (44.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=13, routed)          0.154     1.814    display_vga/h_pixel_ctr[0]
    SLICE_X0Y100         LUT5 (Prop_lut5_I1_O)        0.048     1.862 r  display_vga/h_pixel_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display_vga/h_pixel_ctr[3]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y100         FDSE (Hold_fdse_C_D)         0.107     1.638    display_vga/h_pixel_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDSE (Prop_fdse_C_Q)         0.128     1.646 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=13, routed)          0.098     1.744    display_vga/h_pixel_ctr[1]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.099     1.843 r  display_vga/h_pixel_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    display_vga/h_pixel_ctr[4]_i_1_n_0
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y100         FDSE (Hold_fdse_C_D)         0.092     1.610    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=13, routed)          0.154     1.814    display_vga/h_pixel_ctr[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  display_vga/h_pixel_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    display_vga/h_pixel_ctr[2]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y100         FDSE (Hold_fdse_C_D)         0.091     1.622    display_vga/h_pixel_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 game/x_vel_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.921%)  route 0.132ns (34.079%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    game/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  game/x_vel_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  game/x_vel_ball_reg[2]/Q
                         net (fo=20, routed)          0.132     1.791    game/x_vel_ball[2]
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  game/ball_x[10]_i_3/O
                         net (fo=1, routed)           0.000     1.836    game/ball_x[10]_i_3_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  game/ball_x_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    game/ball_x_reg[10]_i_1_n_7
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    game/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[10]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.134     1.664    game/ball_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 game/x_vel_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.891%)  route 0.136ns (35.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    game/clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  game/x_vel_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  game/x_vel_ball_reg[2]/Q
                         net (fo=20, routed)          0.136     1.795    game/x_vel_ball[2]
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  game/ball_x[10]_i_2/O
                         net (fo=1, routed)           0.000     1.840    game/ball_x[10]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.906 r  game/ball_x_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    game/ball_x_reg[10]_i_1_n_6
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    game/clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  game/ball_x_reg[11]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.134     1.664    game/ball_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.813%)  route 0.391ns (65.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.605     1.524    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display_vga/h_pixel_ctr_reg[6]/Q
                         net (fo=11, routed)          0.391     2.080    display_vga/h_pixel_ctr[6]
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.125 r  display_vga/h_pixel_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     2.125    display_vga/h_pixel_ctr[9]_i_2_n_0
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDSE (Hold_fdse_C_D)         0.092     1.883    display_vga/h_pixel_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     clk_dev_mdl/tim_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    display_vga/h_pixel_ctr_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    display_vga/h_pixel_ctr_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     display_vga/h_pixel_ctr_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    display_vga/h_pixel_ctr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.833ns  (logic 5.545ns (35.022%)  route 10.288ns (64.978%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.124    11.961 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.637    17.597    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.144 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.144    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.812ns  (logic 5.783ns (36.574%)  route 10.029ns (63.426%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.150    11.987 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.378    17.364    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.759    21.124 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.124    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.554ns  (logic 5.550ns (35.679%)  route 10.005ns (64.321%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.124    11.961 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.353    17.314    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    20.866 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.866    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.403ns  (logic 5.549ns (36.027%)  route 9.854ns (63.973%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.124    11.961 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.202    17.163    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.714 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.714    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.205ns  (logic 5.796ns (38.122%)  route 9.408ns (61.878%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.150    11.987 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.757    16.744    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.772    20.516 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.516    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.082ns  (logic 5.521ns (36.610%)  route 9.560ns (63.390%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 f  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I2_O)        0.124    11.961 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.909    16.870    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    20.393 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.393    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.057ns  (logic 5.800ns (38.517%)  route 9.257ns (61.483%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.150    11.987 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.606    16.593    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.776    20.368 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.368    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.908ns  (logic 5.802ns (38.917%)  route 9.106ns (61.083%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    game/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  game/ball_x_reg[5]/Q
                         net (fo=11, routed)          0.998     6.828    game/ball_x_reg[9]_0[4]
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  game/i__carry_i_9/O
                         net (fo=14, routed)          0.986     7.938    game/ball_x_reg[1]_0
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     8.090 r  game/i__carry__0_i_6/O
                         net (fo=2, routed)           0.813     8.903    display_vga/red_ch_in3_inferred__1/i__carry__0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.326     9.229 r  display_vga/i__carry__0_i_1/O
                         net (fo=1, routed)           0.658     9.887    blitter/red_ch_in3_inferred__1/i__carry__1_0[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.413 r  blitter/red_ch_in3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    blitter/red_ch_in3_inferred__1/i__carry__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  blitter/red_ch_in3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.527    blitter/red_ch_in3_inferred__1/i__carry__1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  blitter/red_ch_in3_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.196    11.837    game/blue_ch[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.150    11.987 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.455    16.442    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.778    20.220 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.220    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 4.757ns (48.471%)  route 5.057ns (51.529%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.710     5.312    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.456     5.768 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=10, routed)          1.159     6.927    display_vga/Q[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.152     7.079 r  display_vga/h_sync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.805     7.884    display_vga/h_sync_OBUF_inst_i_3_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.376     8.260 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.093    11.353    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.773    15.125 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000    15.125    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.331ns (49.468%)  route 4.424ns (50.532%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.709     5.311    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=11, routed)          1.009     6.838    display_vga/v_line_ctr[5]
    SLICE_X4Y102         LUT5 (Prop_lut5_I0_O)        0.124     6.962 r  display_vga/v_sync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.454     7.416    display_vga/v_sync_OBUF_inst_i_2_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.124     7.540 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.962    10.502    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.067 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000    14.067    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.512ns (58.854%)  route 1.057ns (41.146%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.148     1.665 f  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=12, routed)          0.209     1.874    display_vga/v_line_ctr[1]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.098     1.972 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.848     2.820    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.086 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.086    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.539ns (55.545%)  route 1.232ns (44.455%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.605     1.524    display_vga/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display_vga/h_pixel_ctr_reg[6]/Q
                         net (fo=11, routed)          0.280     1.968    display_vga/h_pixel_ctr[6]
    SLICE_X1Y101         LUT5 (Prop_lut5_I2_O)        0.043     2.011 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.952     2.963    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.332     4.295 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.295    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.882ns  (logic 1.790ns (46.120%)  route 2.092ns (53.880%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.117     2.346 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.726     4.072    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.327     5.400 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.400    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.945ns  (logic 1.788ns (45.331%)  route 2.157ns (54.669%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.117     2.346 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.791     4.137    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.325     5.462 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.462    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.958ns  (logic 1.684ns (42.557%)  route 2.274ns (57.443%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.114     2.343 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.908     4.251    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     5.475 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.475    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.007ns  (logic 1.785ns (44.552%)  route 2.222ns (55.448%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.117     2.346 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.856     4.202    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.322     5.524 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.524    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.115ns  (logic 1.712ns (41.604%)  route 2.403ns (58.396%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.114     2.343 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.037     4.380    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     5.632 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.632    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.180ns  (logic 1.712ns (40.961%)  route 2.468ns (59.039%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.114     2.343 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.102     4.445    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.698 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.698    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.255ns  (logic 1.772ns (41.642%)  route 2.483ns (58.358%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 r  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.117     2.346 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.118     4.464    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.309     5.773 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.773    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.295ns  (logic 1.708ns (39.761%)  route 2.587ns (60.239%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=10, routed)          0.164     1.823    display_vga/v_line_ctr[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  display_vga/red_ch_in1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.868    blitter/red_ch_in1_carry__0_1[3]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  blitter/red_ch_in1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.983    blitter/red_ch_in1_carry_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.028 f  blitter/red_ch_in1_carry__0/CO[1]
                         net (fo=2, routed)           0.201     2.229    game/blue_ch[0]_1[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.114     2.343 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.222     4.565    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     5.812 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.812    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.602ns (38.173%)  route 2.594ns (61.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     4.196    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.602ns (38.173%)  route 2.594ns (61.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     4.196    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.602ns (38.173%)  route 2.594ns (61.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.838     4.196    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 1.602ns (39.911%)  route 2.411ns (60.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.655     4.013    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.602ns (41.055%)  route 2.300ns (58.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     3.901    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.602ns (41.055%)  route 2.300ns (58.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     3.901    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.602ns (41.055%)  route 2.300ns (58.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          1.756     3.234    display_vga/rst_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.358 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.543     3.901    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588     5.010    display_vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.478ns (38.462%)  route 2.364ns (61.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.364     3.842    game/rst_IBUF
    SLICE_X4Y105         FDRE                                         r  game/ball_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587     5.009    game/clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  game/ball_y_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.478ns (39.317%)  route 2.281ns (60.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.281     3.758    game/rst_IBUF
    SLICE_X4Y104         FDRE                                         r  game/ball_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587     5.009    game/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  game/ball_y_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.478ns (39.317%)  route 2.281ns (60.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=40, routed)          2.281     3.758    game/rst_IBUF
    SLICE_X4Y104         FDRE                                         r  game/ball_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587     5.009    game/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  game/ball_y_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.245ns (35.374%)  route 0.448ns (64.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.448     0.694    display_vga/rst_IBUF
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.245ns (35.374%)  route 0.448ns (64.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.448     0.694    display_vga/rst_IBUF
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.245ns (35.374%)  route 0.448ns (64.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.448     0.694    display_vga/rst_IBUF
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.245ns (35.154%)  route 0.453ns (64.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.453     0.698    display_vga/rst_IBUF
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.245ns (35.154%)  route 0.453ns (64.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.453     0.698    display_vga/rst_IBUF
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.245ns (35.154%)  route 0.453ns (64.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.453     0.698    display_vga/rst_IBUF
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.245ns (31.170%)  route 0.542ns (68.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.542     0.787    display_vga/rst_IBUF
    SLICE_X2Y101         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X2Y101         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.245ns (31.170%)  route 0.542ns (68.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.542     0.787    display_vga/rst_IBUF
    SLICE_X3Y101         FDSE                                         r  display_vga/v_line_ctr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDSE                                         r  display_vga/v_line_ctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.290ns (36.689%)  route 0.501ns (63.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=40, routed)          0.501     0.747    display_vga/rst_IBUF
    SLICE_X0Y101         LUT6 (Prop_lut6_I4_O)        0.045     0.792 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.792    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.245ns (30.830%)  route 0.551ns (69.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=40, routed)          0.551     0.796    display_vga/rst_IBUF
    SLICE_X3Y100         FDSE                                         r  display_vga/v_line_ctr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    display_vga/clk_IBUF_BUFG
    SLICE_X3Y100         FDSE                                         r  display_vga/v_line_ctr_reg[2]/C





