v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45800 48100 1 0 0 uln2803.sym
{
T 46395 49800 5 10 1 1 0 0 1
refdes=U?
}
C 44300 49800 1 0 0 input-1.sym
{
T 44300 50100 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 49800 5 10 1 1 0 0 1
netname=C_GATE_25
}
C 45000 47600 1 0 0 gnd-1.sym
N 45100 49900 45800 49900 4
N 45100 49700 45800 49700 4
N 45100 49500 45800 49500 4
N 45100 49300 45800 49300 4
N 45100 49100 45800 49100 4
N 45100 48900 45800 48900 4
N 45100 48700 45800 48700 4
N 45100 48500 45800 48500 4
C 48100 47500 1 90 0 resistor-1.sym
{
T 47700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 47800 47700 5 10 1 1 90 0 1
refdes=R?
T 47600 48000 5 10 1 1 0 0 1
value=10k
}
N 48000 47500 48000 47300 4
C 48600 47500 1 90 0 resistor-1.sym
{
T 48200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 48300 47700 5 10 1 1 90 0 1
refdes=R?
T 48100 48000 5 10 1 1 0 0 1
value=10k
}
C 49100 47500 1 90 0 resistor-1.sym
{
T 48700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 48800 47700 5 10 1 1 90 0 1
refdes=R?
T 48600 48000 5 10 1 1 0 0 1
value=10k
}
C 49600 47500 1 90 0 resistor-1.sym
{
T 49200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 49300 47700 5 10 1 1 90 0 1
refdes=R?
T 49100 48000 5 10 1 1 0 0 1
value=10k
}
C 50100 47500 1 90 0 resistor-1.sym
{
T 49700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 49800 47700 5 10 1 1 90 0 1
refdes=R?
T 49600 48000 5 10 1 1 0 0 1
value=10k
}
C 50600 47500 1 90 0 resistor-1.sym
{
T 50200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 50300 47700 5 10 1 1 90 0 1
refdes=R?
T 50100 48000 5 10 1 1 0 0 1
value=10k
}
C 51100 47500 1 90 0 resistor-1.sym
{
T 50700 47800 5 10 0 0 90 0 1
device=RESISTOR
T 50800 47700 5 10 1 1 90 0 1
refdes=R?
T 50600 48000 5 10 1 1 0 0 1
value=10k
}
C 51600 47500 1 90 0 resistor-1.sym
{
T 51200 47800 5 10 0 0 90 0 1
device=RESISTOR
T 51300 47700 5 10 1 1 90 0 1
refdes=R?
T 51100 48000 5 10 1 1 0 0 1
value=10k
}
N 48500 47500 48500 47300 4
N 49000 47500 49000 47300 4
N 49500 47500 49500 47300 4
N 50000 47500 50000 47300 4
N 50500 47500 50500 47300 4
N 51000 47500 51000 47300 4
N 51500 47500 51500 47300 4
N 47200 48500 51700 48500 4
N 51500 48500 51500 48400 4
N 47200 48700 51700 48700 4
N 51000 48700 51000 48400 4
N 47200 48900 51700 48900 4
N 50500 48900 50500 48400 4
N 47200 49100 51700 49100 4
N 50000 49100 50000 48400 4
N 47200 49300 51700 49300 4
N 49500 49300 49500 48400 4
N 47200 49500 51700 49500 4
N 49000 49500 49000 48400 4
N 47200 49700 51700 49700 4
N 48500 49700 48500 48400 4
C 51700 49800 1 0 0 output-1.sym
{
T 51800 50100 5 10 0 0 0 0 1
device=OUTPUT
T 52500 49800 5 10 1 1 0 0 1
netname=GATE_25
}
N 47200 49900 51700 49900 4
N 48000 49900 48000 48400 4
C 44300 49600 1 0 0 input-1.sym
{
T 44300 49900 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 49600 5 10 1 1 0 0 1
netname=C_GATE_26
}
C 44300 49400 1 0 0 input-1.sym
{
T 44300 49700 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 49400 5 10 1 1 0 0 1
netname=C_GATE_27
}
C 44300 49200 1 0 0 input-1.sym
{
T 44300 49500 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 49200 5 10 1 1 0 0 1
netname=C_GATE_28
}
C 44300 49000 1 0 0 input-1.sym
{
T 44300 49300 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 49000 5 10 1 1 0 0 1
netname=C_GATE_29
}
C 44300 48800 1 0 0 input-1.sym
{
T 44300 49100 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 48800 5 10 1 1 0 0 1
netname=C_GATE_30
}
C 44300 48600 1 0 0 input-1.sym
{
T 44300 48900 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 48600 5 10 1 1 0 0 1
netname=C_GATE_31
}
C 44300 48400 1 0 0 input-1.sym
{
T 44300 48700 5 10 0 0 0 0 1
device=DSP_PWM1
T 43200 48400 5 10 1 1 0 0 1
netname=C_GATE_32
}
N 47400 47300 51500 47300 4
C 47400 47200 1 180 0 switch-spdt-1.sym
{
T 47000 46400 5 10 0 0 180 0 1
device=SPDT
}
C 45900 47400 1 0 0 5V-plus-1.sym
N 46100 47400 46100 47200 4
N 46100 47200 46500 47200 4
C 45100 46700 1 0 0 input-1.sym
{
T 45100 47000 5 10 0 0 0 0 1
device=INPUT
T 45100 46900 5 10 1 1 0 0 1
netname=+15VD
}
N 45900 46800 46500 46800 4
N 45100 47900 45100 48300 4
{
T 45300 47800 5 10 1 1 90 0 1
netname=GND
}
N 45100 48300 45800 48300 4
N 47200 48300 47400 48300 4
N 47400 48300 47400 47000 4
C 51700 49600 1 0 0 output-1.sym
{
T 51800 49900 5 10 0 0 0 0 1
device=OUTPUT
T 52500 49600 5 10 1 1 0 0 1
netname=GATE_26
}
C 51700 49400 1 0 0 output-1.sym
{
T 51800 49700 5 10 0 0 0 0 1
device=OUTPUT
T 52500 49400 5 10 1 1 0 0 1
netname=GATE_27
}
C 51700 49200 1 0 0 output-1.sym
{
T 51800 49500 5 10 0 0 0 0 1
device=OUTPUT
T 52500 49200 5 10 1 1 0 0 1
netname=GATE_28
}
C 51700 49000 1 0 0 output-1.sym
{
T 51800 49300 5 10 0 0 0 0 1
device=OUTPUT
T 52500 49000 5 10 1 1 0 0 1
netname=GATE_29
}
C 51700 48800 1 0 0 output-1.sym
{
T 51800 49100 5 10 0 0 0 0 1
device=OUTPUT
T 52500 48800 5 10 1 1 0 0 1
netname=GATE_30
}
C 51700 48600 1 0 0 output-1.sym
{
T 51800 48900 5 10 0 0 0 0 1
device=OUTPUT
T 52500 48600 5 10 1 1 0 0 1
netname=GATE_31
}
C 51700 48400 1 0 0 output-1.sym
{
T 51800 48700 5 10 0 0 0 0 1
device=OUTPUT
T 52500 48400 5 10 1 1 0 0 1
netname=GATE_32
}
C 46000 43600 1 0 0 uln2803.sym
{
T 46595 45300 5 10 1 1 0 0 1
refdes=U?
}
C 44500 45300 1 0 0 input-1.sym
{
T 44500 45600 5 10 0 0 0 0 1
device=DSP_PWM1
T 43400 45300 5 10 1 1 0 0 1
netname=C_GATE_33
}
C 45200 43100 1 0 0 gnd-1.sym
N 45300 45400 46000 45400 4
N 45300 45200 46000 45200 4
N 45300 45000 46000 45000 4
N 45300 44800 46000 44800 4
C 48300 43000 1 90 0 resistor-1.sym
{
T 47900 43300 5 10 0 0 90 0 1
device=RESISTOR
T 48000 43200 5 10 1 1 90 0 1
refdes=R?
T 47800 43500 5 10 1 1 0 0 1
value=10k
}
N 48200 43000 48200 42800 4
C 48800 43000 1 90 0 resistor-1.sym
{
T 48400 43300 5 10 0 0 90 0 1
device=RESISTOR
T 48500 43200 5 10 1 1 90 0 1
refdes=R?
T 48300 43500 5 10 1 1 0 0 1
value=10k
}
C 49300 43000 1 90 0 resistor-1.sym
{
T 48900 43300 5 10 0 0 90 0 1
device=RESISTOR
T 49000 43200 5 10 1 1 90 0 1
refdes=R?
T 48800 43500 5 10 1 1 0 0 1
value=10k
}
C 49800 43000 1 90 0 resistor-1.sym
{
T 49400 43300 5 10 0 0 90 0 1
device=RESISTOR
T 49500 43200 5 10 1 1 90 0 1
refdes=R?
T 49300 43500 5 10 1 1 0 0 1
value=10k
}
N 48700 43000 48700 42800 4
N 49200 43000 49200 42800 4
N 49700 43000 49700 42800 4
N 47400 44800 51900 44800 4
N 49700 44800 49700 43900 4
N 47400 45000 51900 45000 4
N 49200 45000 49200 43900 4
N 47400 45200 51900 45200 4
N 48700 45200 48700 43900 4
C 51900 45300 1 0 0 output-1.sym
{
T 52000 45600 5 10 0 0 0 0 1
device=OUTPUT
T 52700 45300 5 10 1 1 0 0 1
netname=GATE_33
}
N 47400 45400 51900 45400 4
N 48200 45400 48200 43900 4
C 44500 45100 1 0 0 input-1.sym
{
T 44500 45400 5 10 0 0 0 0 1
device=DSP_PWM1
T 43400 45100 5 10 1 1 0 0 1
netname=C_GATE_34
}
C 44500 44900 1 0 0 input-1.sym
{
T 44500 45200 5 10 0 0 0 0 1
device=DSP_PWM1
T 43400 44900 5 10 1 1 0 0 1
netname=C_GATE_35
}
C 44500 44700 1 0 0 input-1.sym
{
T 44500 45000 5 10 0 0 0 0 1
device=DSP_PWM1
T 43400 44700 5 10 1 1 0 0 1
netname=C_GATE_36
}
C 47600 42700 1 180 0 switch-spdt-1.sym
{
T 47200 41900 5 10 0 0 180 0 1
device=SPDT
}
C 46100 42900 1 0 0 5V-plus-1.sym
N 46300 42900 46300 42700 4
N 46300 42700 46700 42700 4
C 45300 42200 1 0 0 input-1.sym
{
T 45300 42500 5 10 0 0 0 0 1
device=INPUT
T 45300 42400 5 10 1 1 0 0 1
netname=+15VD
}
N 46100 42300 46700 42300 4
N 45300 43400 45300 43800 4
{
T 45500 43300 5 10 1 1 90 0 1
netname=GND
}
N 45300 43800 46000 43800 4
N 47400 43800 47600 43800 4
N 47600 43800 47600 42500 4
C 51900 45100 1 0 0 output-1.sym
{
T 52000 45400 5 10 0 0 0 0 1
device=OUTPUT
T 52700 45100 5 10 1 1 0 0 1
netname=GATE_34
}
C 51900 44900 1 0 0 output-1.sym
{
T 52000 45200 5 10 0 0 0 0 1
device=OUTPUT
T 52700 44900 5 10 1 1 0 0 1
netname=GATE_35
}
C 51900 44700 1 0 0 output-1.sym
{
T 52000 45000 5 10 0 0 0 0 1
device=OUTPUT
T 52700 44700 5 10 1 1 0 0 1
netname=GATE_36
}
N 47600 42800 49700 42800 4
