// Seed: 1602041254
`define pp_6 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_6,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5
);
  logic id_7;
  type_13(
      1'b0, 1
  );
endmodule
