{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1377024770465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1377024770465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 15:52:50 2013 " "Processing started: Tue Aug 20 15:52:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1377024770465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1377024770465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off divider -c divider " "Command: quartus_drc --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1377024770465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divider EP4CE75F23C7 " "Selected device EP4CE75F23C7 for design \"divider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1377024770529 ""}
{ "Info" "ISTA_SDC_FOUND" "divider.sdc " "Reading SDC File: 'divider.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1377024771284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1377024771297 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1377024771301 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " n_reset " "Node  \"n_reset\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771408 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1377024771408 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 9 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 9 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " state_reg.LOAD " "Node  \"state_reg.LOAD\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " state_reg.MULT " "Node  \"state_reg.MULT\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[40\]~67 " "Node  \"shift_vector_reg\[40\]~67\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 657 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " state_reg.IDLE " "Node  \"state_reg.IDLE\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " state_reg.FIX_SIGN " "Node  \"state_reg.FIX_SIGN\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " state_reg.SUBT " "Node  \"state_reg.SUBT\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " Selector43~0 " "Node  \"Selector43~0\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[22\]~63 " "Node  \"shift_vector_reg\[22\]~63\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[22\]~64 " "Node  \"shift_vector_reg\[22\]~64\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771411 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1377024771411 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " state_reg.LOAD " "Node  \"state_reg.LOAD\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.MULT " "Node  \"state_reg.MULT\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.SUBT " "Node  \"state_reg.SUBT\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.IDLE " "Node  \"state_reg.IDLE\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[22\]~63 " "Node  \"shift_vector_reg\[22\]~63\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[22\]~64 " "Node  \"shift_vector_reg\[22\]~64\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.FIX_SIGN " "Node  \"state_reg.FIX_SIGN\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[40\]~67 " "Node  \"shift_vector_reg\[40\]~67\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 657 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " Selector43~0 " "Node  \"Selector43~0\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.CHECK " "Node  \"state_reg.CHECK\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.IDLE~3 " "Node  \"state_reg.IDLE~3\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 820 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " state_reg.DONE_ST " "Node  \"state_reg.DONE_ST\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[64\] " "Node  \"shift_vector_reg\[64\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " i_count_reg\[5\]~14 " "Node  \"i_count_reg\[5\]~14\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 901 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[62\] " "Node  \"shift_vector_reg\[62\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[46\] " "Node  \"shift_vector_reg\[46\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[57\] " "Node  \"shift_vector_reg\[57\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[49\] " "Node  \"shift_vector_reg\[49\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[50\] " "Node  \"shift_vector_reg\[50\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[56\] " "Node  \"shift_vector_reg\[56\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[32\] " "Node  \"shift_vector_reg\[32\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[37\] " "Node  \"shift_vector_reg\[37\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[61\] " "Node  \"shift_vector_reg\[61\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[34\] " "Node  \"shift_vector_reg\[34\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[38\] " "Node  \"shift_vector_reg\[38\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[39\] " "Node  \"shift_vector_reg\[39\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[40\] " "Node  \"shift_vector_reg\[40\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[41\] " "Node  \"shift_vector_reg\[41\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[47\] " "Node  \"shift_vector_reg\[47\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_NODES_INFO" " shift_vector_reg\[59\] " "Node  \"shift_vector_reg\[59\]\"" {  } { { "../divider.vhd" "" { Text "C:/Users/gdl/Desktop/divider/divider.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gdl/Desktop/divider/altera_test/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1377024771416 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1377024771416 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1377024771416 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "59 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 59 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1377024771419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1377024771466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 15:52:51 2013 " "Processing ended: Tue Aug 20 15:52:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1377024771466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1377024771466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1377024771466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1377024771466 ""}
