# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Final_v2.srcs/sources_1/imports/StdLib/MSI.v" \
"../../../../Final_v2.srcs/sources_1/new/RB.v" \
"../../../../Final_v2.srcs/sources_1/new/SUB_RB.v" \
"../../../../Final_v2.srcs/sim_1/new/RB_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
