INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/FA_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Module_test_Thermometer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Module_test_Thermometer
