<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="D_Flip_Flop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="D_Flip_Flop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_Flip_Flop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_Flip_Flop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_Flip_Flop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_Flip_Flop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="D_Flip_Flop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_Flip_Flop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="D_Flip_Flop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="D_Flip_Flop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="D_Flip_Flop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_Flip_Flop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="D_Flip_Flop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_Flip_Flop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_Flip_Flop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="D_Flip_Flop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="D_Flip_Flop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="D_Flip_Flop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="D_Flip_Flop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="D_Flip_Flop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_Flip_Flop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_Flip_Flop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="D_Flip_Flop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_Flip_Flop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="D_Flip_Flop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="D_Flip_Flop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="D_Flip_Flop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flip_Flop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flip_Flop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="D_Flip_Flop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="D_Flip_Flop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flip_Flop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_Flip_Flop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="D_Flip_Flop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="D_Flip_Flop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flip_Flop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="d_flip_flop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="d_flip_flop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="d_flip_flop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_D_Flip_Flop_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_D_Flip_Flop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_D_Flip_Flop_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_D_Flip_Flop_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490787218" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490787218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490787244" xil_pn:in_ck="3250080604210520995" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490787244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.v"/>
      <outfile xil_pn:name="test_D_Flip_Flop.v"/>
    </transform>
    <transform xil_pn:end_ts="1490787256" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7493434505079000212" xil_pn:start_ts="1490787256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490787256" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1450018280726097450" xil_pn:start_ts="1490787256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490787256" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4456427295889679808" xil_pn:start_ts="1490787256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490787256" xil_pn:in_ck="3250080604210520995" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490787256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.v"/>
      <outfile xil_pn:name="test_D_Flip_Flop.v"/>
    </transform>
    <transform xil_pn:end_ts="1490787258" xil_pn:in_ck="3250080604210520995" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2969368317633619657" xil_pn:start_ts="1490787256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_D_Flip_Flop_beh.prj"/>
      <outfile xil_pn:name="test_D_Flip_Flop_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490787258" xil_pn:in_ck="-4055359692299137300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5192316573485945324" xil_pn:start_ts="1490787258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_D_Flip_Flop_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9019916131605489399" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4456427295889679808" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8061741160387280629" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490786950" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8046655229293400842" xil_pn:start_ts="1490786950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490836316" xil_pn:in_ck="7649898234365292994" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1853686090334657907" xil_pn:start_ts="1490836310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.lso"/>
      <outfile xil_pn:name="D_Flip_Flop.ngc"/>
      <outfile xil_pn:name="D_Flip_Flop.ngr"/>
      <outfile xil_pn:name="D_Flip_Flop.prj"/>
      <outfile xil_pn:name="D_Flip_Flop.stx"/>
      <outfile xil_pn:name="D_Flip_Flop.syr"/>
      <outfile xil_pn:name="D_Flip_Flop.xst"/>
      <outfile xil_pn:name="D_Flip_Flop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490836324" xil_pn:in_ck="-7189144092913257686" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5878543604718354912" xil_pn:start_ts="1490836324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1490836328" xil_pn:in_ck="-1930527341071670130" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8968655099167382365" xil_pn:start_ts="1490836324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.bld"/>
      <outfile xil_pn:name="D_Flip_Flop.ngd"/>
      <outfile xil_pn:name="D_Flip_Flop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490836332" xil_pn:in_ck="3543476042015672943" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1490836328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.pcf"/>
      <outfile xil_pn:name="D_Flip_Flop_map.map"/>
      <outfile xil_pn:name="D_Flip_Flop_map.mrp"/>
      <outfile xil_pn:name="D_Flip_Flop_map.ncd"/>
      <outfile xil_pn:name="D_Flip_Flop_map.ngm"/>
      <outfile xil_pn:name="D_Flip_Flop_map.xrpt"/>
      <outfile xil_pn:name="D_Flip_Flop_summary.xml"/>
      <outfile xil_pn:name="D_Flip_Flop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490836339" xil_pn:in_ck="-2862680808890614168" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1490836332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.ncd"/>
      <outfile xil_pn:name="D_Flip_Flop.pad"/>
      <outfile xil_pn:name="D_Flip_Flop.par"/>
      <outfile xil_pn:name="D_Flip_Flop.ptwx"/>
      <outfile xil_pn:name="D_Flip_Flop.unroutes"/>
      <outfile xil_pn:name="D_Flip_Flop.xpi"/>
      <outfile xil_pn:name="D_Flip_Flop_pad.csv"/>
      <outfile xil_pn:name="D_Flip_Flop_pad.txt"/>
      <outfile xil_pn:name="D_Flip_Flop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490836345" xil_pn:in_ck="-7189144092913265311" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1490836341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_Flip_Flop.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="d_flip_flop.bgn"/>
      <outfile xil_pn:name="d_flip_flop.bit"/>
      <outfile xil_pn:name="d_flip_flop.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490836339" xil_pn:in_ck="398048349158900331" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490836336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="D_Flip_Flop.twr"/>
      <outfile xil_pn:name="D_Flip_Flop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
