Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 11:51:58 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.463        0.000                      0                 3284        0.067        0.000                      0                 3284        2.633        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_cpu_clk          {0.000 25.000}       50.000          20.000          
  cpu_clk_cpu_clk           {0.000 25.000}       50.000          20.000          
  upg_clk_cpu_clk           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpu_clk                                                                                                                                                            2.633        0.000                       0                     3  
  cpu_clk_cpu_clk                 2.463        0.000                      0                 2853        0.179        0.000                      0                 2853       24.500        0.000                       0                  1245  
  upg_clk_cpu_clk                93.999        0.000                      0                  301        0.067        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_cpu_clk  cpu_clk_cpu_clk       16.369        0.000                      0                  656        1.467        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  upg_clk_cpu_clk    cpu_clk_cpu_clk         44.677        0.000                      0                    2        1.343        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.925ns  (logic 5.432ns (25.960%)  route 15.493ns (74.040%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 23.484 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.301    16.976    decoder/register_reg[27][1]_6
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.118    17.094 r  decoder/led[8]_i_1/O
                         net (fo=6, routed)           0.827    17.921    decoder/write_data[8]
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.326    18.247 r  decoder/RAM_inst_i_40/O
                         net (fo=4, routed)           1.259    19.506    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.320    23.484    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.908    
                         clock uncertainty           -0.202    22.706    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    21.969    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.969    
                         arrival time                         -19.506    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.898ns  (logic 5.432ns (25.994%)  route 15.466ns (74.006%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.301    16.976    decoder/register_reg[27][1]_6
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.118    17.094 r  decoder/led[8]_i_1/O
                         net (fo=6, routed)           0.827    17.921    decoder/write_data[8]
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.326    18.247 r  decoder/RAM_inst_i_40/O
                         net (fo=4, routed)           1.232    19.479    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.346    23.511    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.934    
                         clock uncertainty           -0.202    22.732    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    21.995    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.713ns  (logic 5.432ns (26.224%)  route 15.281ns (73.775%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 23.381 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.301    16.976    decoder/register_reg[27][1]_6
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.118    17.094 r  decoder/led[8]_i_1/O
                         net (fo=6, routed)           0.827    17.921    decoder/write_data[8]
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.326    18.247 r  decoder/RAM_inst_i_40/O
                         net (fo=4, routed)           1.047    19.295    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.216    23.381    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.804    
                         clock uncertainty           -0.202    22.602    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    21.865    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -19.295    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 5.432ns (26.126%)  route 15.359ns (73.874%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.189    16.865    decoder/register_reg[27][1]_6
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.116    16.981 r  decoder/led[13]_i_1/O
                         net (fo=6, routed)           0.810    17.791    decoder/write_data[13]
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.328    18.119 r  decoder/RAM_inst_i_35/O
                         net (fo=4, routed)           1.253    19.373    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.346    23.511    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.934    
                         clock uncertainty           -0.202    22.732    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    21.995    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.717ns  (logic 5.466ns (26.384%)  route 15.251ns (73.616%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.096    16.772    decoder/register_reg[27][1]_6
    SLICE_X52Y26         LUT2 (Prop_lut2_I1_O)        0.150    16.922 r  decoder/led[14]_i_1/O
                         net (fo=6, routed)           0.700    17.622    decoder/write_data[14]
    SLICE_X46Y26         LUT4 (Prop_lut4_I3_O)        0.328    17.950 r  decoder/RAM_inst_i_34/O
                         net (fo=4, routed)           1.348    19.299    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.312    23.476    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.900    
                         clock uncertainty           -0.202    22.698    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    21.961    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -19.299    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 5.458ns (27.067%)  route 14.707ns (72.933%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 23.163 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.693    16.368    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.116    16.484 r  ProgramROM_inst/RAM_inst_i_63/O
                         net (fo=1, routed)           0.787    17.272    ProgramROM_inst/write_data[19]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.354    17.626 r  ProgramROM_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           1.121    18.746    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          0.999    23.163    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.586    
                         clock uncertainty           -0.202    22.384    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.961    21.423    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.694ns  (logic 5.439ns (26.282%)  route 15.255ns (73.717%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.305    16.980    decoder/register_reg[27][1]_6
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.119    17.099 r  decoder/led[7]_i_1/O
                         net (fo=6, routed)           0.721    17.821    decoder/write_data[7]
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.332    18.153 r  decoder/RAM_inst_i_41/O
                         net (fo=4, routed)           1.123    19.276    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.346    23.511    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.934    
                         clock uncertainty           -0.202    22.732    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    21.995    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -19.276    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.107ns  (logic 5.458ns (27.144%)  route 14.649ns (72.856%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 23.150 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          0.693    16.368    ProgramROM_inst/wdata_reg[0]_0
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.116    16.484 r  ProgramROM_inst/RAM_inst_i_63/O
                         net (fo=1, routed)           0.787    17.272    ProgramROM_inst/write_data[19]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.354    17.626 r  ProgramROM_inst/RAM_inst_i_29/O
                         net (fo=4, routed)           1.063    18.689    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          0.985    23.150    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.573    
                         clock uncertainty           -0.202    22.371    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.961    21.410    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.410    
                         arrival time                         -18.689    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 5.466ns (26.892%)  route 14.860ns (73.108%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 23.163 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.096    16.772    decoder/register_reg[27][1]_6
    SLICE_X52Y26         LUT2 (Prop_lut2_I1_O)        0.150    16.922 r  decoder/led[14]_i_1/O
                         net (fo=6, routed)           0.700    17.622    decoder/write_data[14]
    SLICE_X46Y26         LUT4 (Prop_lut4_I3_O)        0.328    17.950 r  decoder/RAM_inst_i_34/O
                         net (fo=4, routed)           0.957    18.907    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          0.999    23.163    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.586    
                         clock uncertainty           -0.202    22.384    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    21.647    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.647    
                         arrival time                         -18.907    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        20.642ns  (logic 5.439ns (26.350%)  route 15.203ns (73.650%))
  Logic Levels:           17  (LUT2=2 LUT3=2 LUT4=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 23.484 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        2.223    -3.253    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.152    -3.101 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.682    -1.419    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     1.237 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.398     2.636    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.124     2.760 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.808     4.568    decoder/douta[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  decoder/RAM_inst_i_203/O
                         net (fo=1, routed)           0.000     4.692    decoder/RAM_inst_i_203_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     4.901 r  decoder/RAM_inst_i_119/O
                         net (fo=2, routed)           0.000     4.901    decoder/RAM_inst_i_119_n_0
    SLICE_X30Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     4.989 r  decoder/register_reg[0][26]_i_26/O
                         net (fo=1, routed)           0.644     5.633    ProgramROM_inst/register_reg[19][26]
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.319     5.952 f  ProgramROM_inst/register[0][26]_i_14/O
                         net (fo=23, routed)          1.662     7.614    ProgramROM_inst/register_reg[0][26]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.150     7.764 r  ProgramROM_inst/register[0][16]_i_29/O
                         net (fo=3, routed)           0.964     8.728    ProgramROM_inst/register[0][16]_i_29_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326     9.054 r  ProgramROM_inst/register[0][18]_i_27/O
                         net (fo=5, routed)           0.426     9.480    ProgramROM_inst/register[0][18]_i_27_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  ProgramROM_inst/register[0][15]_i_36/O
                         net (fo=1, routed)           0.790    10.395    decoder/register_reg[19][30]_1
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.519 f  decoder/register[0][15]_i_18/O
                         net (fo=1, routed)           0.562    11.080    ProgramROM_inst/register_reg[27][0]_13
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.204 r  ProgramROM_inst/register[0][15]_i_7/O
                         net (fo=1, routed)           0.889    12.094    ProgramROM_inst/register[0][15]_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.218 r  ProgramROM_inst/register[0][15]_i_4/O
                         net (fo=3, routed)           0.781    12.999    ProgramROM_inst/ALU_result[15]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.123 r  ProgramROM_inst/register[0][31]_i_9/O
                         net (fo=35, routed)          1.070    14.193    ProgramROM_inst/register[0][31]_i_9_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124    14.317 r  ProgramROM_inst/data[15]_i_6/O
                         net (fo=1, routed)           0.672    14.988    ProgramROM_inst/control/IORead0__3
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.112 r  ProgramROM_inst/data[15]_i_4/O
                         net (fo=8, routed)           0.439    15.552    ProgramROM_inst/IOWrite
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.676 r  ProgramROM_inst/data[0]_i_3/O
                         net (fo=32, routed)          1.305    16.980    decoder/register_reg[27][1]_6
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.119    17.099 r  decoder/led[7]_i_1/O
                         net (fo=6, routed)           0.721    17.821    decoder/write_data[7]
    SLICE_X48Y32         LUT4 (Prop_lut4_I3_O)        0.332    18.153 r  decoder/RAM_inst_i_41/O
                         net (fo=4, routed)           1.070    19.223    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.320    23.484    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    22.908    
                         clock uncertainty           -0.202    22.706    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    21.969    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.969    
                         arrival time                         -19.223    
  -------------------------------------------------------------------
                         slack                                  2.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 24.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.557    24.201    ifetch/cpu_clk
    SLICE_X47Y18         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.146    24.347 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.123    24.470    ifetch/D[0]
    SLICE_X47Y19         FDRE                                         r  ifetch/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X47Y19         FDRE                                         r  ifetch/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.214    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.077    24.291    ifetch/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -24.291    
                         arrival time                          24.470    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.363ns  (logic 0.254ns (69.957%)  route 0.109ns (30.043%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.556    24.200    ifetch/cpu_clk
    SLICE_X43Y18         FDRE                                         r  ifetch/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.146    24.346 r  ifetch/PC_reg[20]/Q
                         net (fo=1, routed)           0.109    24.455    ifetch/PC[20]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    24.563 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    24.563    ifetch/D[20]
    SLICE_X45Y18         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X45Y18         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.235    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.109    24.344    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -24.344    
                         arrival time                          24.563    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.388ns  (logic 0.275ns (70.889%)  route 0.113ns (29.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 24.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.557    24.201    ifetch/cpu_clk
    SLICE_X42Y17         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.167    24.368 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.113    24.481    ifetch/PC[16]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    24.589 r  ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=4, routed)           0.000    24.589    ifetch/D[16]
    SLICE_X45Y17         FDRE                                         r  ifetch/link_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
    SLICE_X45Y17         FDRE                                         r  ifetch/link_addr_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.236    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.109    24.345    ifetch/link_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        -24.345    
                         arrival time                          24.589    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.371ns  (logic 0.278ns (74.898%)  route 0.093ns (25.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 24.241 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 24.199 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.555    24.199    ifetch/cpu_clk
    SLICE_X46Y20         FDRE                                         r  ifetch/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.167    24.366 r  ifetch/PC_reg[27]/Q
                         net (fo=1, routed)           0.093    24.459    ifetch/PC[27]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.570 r  ifetch/branch_base_addr_carry__5/O[2]
                         net (fo=4, routed)           0.000    24.570    ifetch/D[27]
    SLICE_X45Y20         FDRE                                         r  ifetch/link_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.823    24.241    ifetch/cpu_clk
    SLICE_X45Y20         FDRE                                         r  ifetch/link_addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.213    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.109    24.322    ifetch/link_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        -24.322    
                         arrival time                          24.570    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.372ns  (logic 0.277ns (74.428%)  route 0.095ns (25.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.556    24.200    ifetch/cpu_clk
    SLICE_X46Y19         FDRE                                         r  ifetch/PC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.167    24.367 r  ifetch/PC_reg[22]/Q
                         net (fo=1, routed)           0.095    24.462    ifetch/PC[22]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    24.572 r  ifetch/branch_base_addr_carry__4/O[1]
                         net (fo=4, routed)           0.000    24.572    ifetch/D[22]
    SLICE_X45Y19         FDRE                                         r  ifetch/link_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
    SLICE_X45Y19         FDRE                                         r  ifetch/link_addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.214    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.109    24.323    ifetch/link_addr_reg[22]
  -------------------------------------------------------------------
                         required time                        -24.323    
                         arrival time                          24.572    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.372ns  (logic 0.277ns (74.428%)  route 0.095ns (25.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 24.241 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 24.199 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.555    24.199    ifetch/cpu_clk
    SLICE_X46Y20         FDRE                                         r  ifetch/PC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.167    24.366 r  ifetch/PC_reg[26]/Q
                         net (fo=1, routed)           0.095    24.461    ifetch/PC[26]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    24.571 r  ifetch/branch_base_addr_carry__5/O[1]
                         net (fo=4, routed)           0.000    24.571    ifetch/D[26]
    SLICE_X45Y20         FDRE                                         r  ifetch/link_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.823    24.241    ifetch/cpu_clk
    SLICE_X45Y20         FDRE                                         r  ifetch/link_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.213    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.109    24.322    ifetch/link_addr_reg[26]
  -------------------------------------------------------------------
                         required time                        -24.322    
                         arrival time                          24.571    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.378ns  (logic 0.282ns (74.569%)  route 0.096ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.799ns = ( 24.201 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.557    24.201    ifetch/cpu_clk
    SLICE_X46Y18         FDRE                                         r  ifetch/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.167    24.368 r  ifetch/PC_reg[17]/Q
                         net (fo=1, routed)           0.096    24.464    ifetch/PC[17]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    24.579 r  ifetch/branch_base_addr_carry__3/O[0]
                         net (fo=4, routed)           0.000    24.579    ifetch/D[17]
    SLICE_X45Y18         FDRE                                         r  ifetch/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.825    24.243    ifetch/cpu_clk
    SLICE_X45Y18         FDRE                                         r  ifetch/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.215    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.109    24.324    ifetch/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -24.324    
                         arrival time                          24.579    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.402ns  (logic 0.278ns (69.104%)  route 0.124ns (30.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 24.245 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
    SLICE_X42Y16         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.167    24.369 r  ifetch/PC_reg[11]/Q
                         net (fo=2, routed)           0.124    24.493    ifetch/fetch_addr[9]
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.604 r  ifetch/branch_base_addr_carry__1/O[2]
                         net (fo=4, routed)           0.000    24.604    ifetch/D[11]
    SLICE_X45Y16         FDRE                                         r  ifetch/link_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.827    24.245    ifetch/cpu_clk
    SLICE_X45Y16         FDRE                                         r  ifetch/link_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.008    24.237    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.109    24.346    ifetch/link_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        -24.346    
                         arrival time                          24.604    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.326%)  route 0.106ns (27.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 24.247 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 24.204 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.560    24.204    ifetch/cpu_clk
    SLICE_X46Y14         FDRE                                         r  ifetch/PC_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.167    24.371 r  ifetch/PC_reg[3]/Q
                         net (fo=2, routed)           0.106    24.478    ifetch/fetch_addr[1]
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    24.589 r  ifetch/branch_base_addr_carry/O[2]
                         net (fo=4, routed)           0.000    24.589    ifetch/D[3]
    SLICE_X45Y14         FDRE                                         r  ifetch/link_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.829    24.247    ifetch/cpu_clk
    SLICE_X45Y14         FDRE                                         r  ifetch/link_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.028    24.219    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.109    24.328    ifetch/link_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        -24.328    
                         arrival time                          24.589    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.593    -0.763    segs_inst/cpu_clk
    SLICE_X65Y55         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  segs_inst/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.504    segs_inst/divclk_cnt_reg_n_0_[12]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.396 r  segs_inst/divclk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.396    segs_inst/data0[12]
    SLICE_X65Y55         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.863    -0.718    segs_inst/cpu_clk
    SLICE_X65Y55         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.045    -0.763    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.105    -0.658    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y12    decoder/register_reg[30][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y22    decoder/register_reg[30][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y22    decoder/register_reg[30][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y22    decoder/register_reg[30][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y21    decoder/register_reg[30][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y12    decoder/register_reg[30][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y21    decoder/register_reg[31][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y21    decoder/register_reg[31][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    decoder/register_reg[31][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    decoder/register_reg[31][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y16    ifetch/PC_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y16    ifetch/PC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    ifetch/PC_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    ifetch/PC_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y18    ifetch/PC_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y19    ifetch/PC_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y19    ifetch/PC_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y20    ifetch/PC_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y20    ifetch/PC_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y20    ifetch/PC_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  upg_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       93.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.999ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.342ns (24.257%)  route 4.190ns (75.743%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.919     1.613    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.497    96.043    
                         clock uncertainty           -0.226    95.817    
    SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.612    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.612    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 93.999    

Slack (MET) :             93.999ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.342ns (24.257%)  route 4.190ns (75.743%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.919     1.613    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.497    96.043    
                         clock uncertainty           -0.226    95.817    
    SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.612    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.612    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 93.999    

Slack (MET) :             94.191ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.014ns (18.431%)  route 4.488ns (81.569%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.403 r  uart_inst/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.748    -1.655    uart_inst/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    -1.531 r  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           0.966    -0.565    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.124    -0.441 f  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           0.925     0.484    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I4_O)        0.124     0.608 f  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.849     1.457    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.581 r  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.581    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.569    95.969    
                         clock uncertainty           -0.226    95.743    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.029    95.772    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.772    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                 94.191    

Slack (MET) :             94.241ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.342ns (25.319%)  route 3.958ns (74.681%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.749     0.326    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124     0.450 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.931     1.381    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434    96.535    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.482    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X36Y30         FDRE (Setup_fdre_C_CE)      -0.205    95.622    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.622    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 94.241    

Slack (MET) :             94.241ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.342ns (25.319%)  route 3.958ns (74.681%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.749     0.326    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124     0.450 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.931     1.381    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434    96.535    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.482    96.053    
                         clock uncertainty           -0.226    95.827    
    SLICE_X36Y30         FDRE (Setup_fdre_C_CE)      -0.205    95.622    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.622    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 94.241    

Slack (MET) :             94.319ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.342ns (25.564%)  route 3.907ns (74.436%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.636     1.330    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.458    96.080    
                         clock uncertainty           -0.226    95.854    
    SLICE_X39Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.649    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.649    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 94.319    

Slack (MET) :             94.319ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.342ns (25.564%)  route 3.907ns (74.436%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.636     1.330    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.458    96.080    
                         clock uncertainty           -0.226    95.854    
    SLICE_X39Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.649    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.649    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 94.319    

Slack (MET) :             94.413ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.342ns (26.608%)  route 3.702ns (73.392%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.430     1.124    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.569    95.968    
                         clock uncertainty           -0.226    95.742    
    SLICE_X35Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 94.413    

Slack (MET) :             94.413ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.342ns (26.608%)  route 3.702ns (73.392%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.430     1.124    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.569    95.968    
                         clock uncertainty           -0.226    95.742    
    SLICE_X35Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.537    uart_inst/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.537    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 94.413    

Slack (MET) :             94.488ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.342ns (26.815%)  route 3.663ns (73.185%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.419    -3.501 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.864    -2.637    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.327    -2.310 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.742    -1.568    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.348    -1.220 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.673    -0.547    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.993     0.570    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.694 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.391     1.085    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.569    95.968    
                         clock uncertainty           -0.226    95.742    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    95.573    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.573    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 94.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.273    -0.385    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.221    -0.546    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.452    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.529    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.607    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.609    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X31Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.075    -0.731    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.530    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.673    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.530    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.675    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.530    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.790    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.681    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.540%)  route 0.276ns (54.460%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart_inst/inst/upg_inst/msg_indx_reg[5]/Q
                         net (fo=11, routed)          0.225    -0.434    uart_inst/inst/upg_inst/msg_indx_reg__0[5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.389 r  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_2/O
                         net (fo=1, routed)           0.051    -0.338    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_2_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  uart_inst/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    uart_inst/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.221    -0.537    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.446    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.322%)  route 0.375ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.375    -0.283    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.221    -0.546    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.634%)  route 0.388ns (73.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.801    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.388    -0.271    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    -0.767    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y25         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.221    -0.546    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.429    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.802    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.544    uart_inst/inst/upg_inst/s_axi_rdata[7]
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.008    -0.770    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.063    -0.707    uart_inst/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y25    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y23    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.369ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 0.798ns (8.469%)  route 8.625ns (91.531%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 23.553 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.066     1.664    ProgramROM_inst/upg_done_o
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.788 r  ProgramROM_inst/RAM_inst_i_3/O
                         net (fo=8, routed)           1.406     3.193    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X46Y39         LUT2 (Prop_lut2_I0_O)        0.156     3.349 r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.154     5.503    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.388    23.553    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.892    
                         clock uncertainty           -0.346    22.546    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    21.872    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 16.369    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 0.642ns (6.845%)  route 8.737ns (93.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 23.553 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.149     2.747    ProgramROM_inst/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.871 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          2.588     5.459    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.388    23.553    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.892    
                         clock uncertainty           -0.346    22.546    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.980    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.594ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.642ns (6.867%)  route 8.707ns (93.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 23.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.149     2.747    ProgramROM_inst/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.871 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          2.558     5.429    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.431    23.596    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.936    
                         clock uncertainty           -0.346    22.590    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.024    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                 16.594    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 0.642ns (6.898%)  route 8.665ns (93.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 23.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.533     2.131    ProgramROM_inst/upg_done_o
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.124     2.255 r  ProgramROM_inst/RAM_inst_i_15/O
                         net (fo=15, routed)          3.132     5.387    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.431    23.596    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.936    
                         clock uncertainty           -0.346    22.590    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.024    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 0.642ns (6.942%)  route 8.606ns (93.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 23.553 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.921     2.519    ProgramROM_inst/upg_done_o
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.643 r  ProgramROM_inst/RAM_inst_i_8/O
                         net (fo=15, routed)          2.685     5.328    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.388    23.553    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.892    
                         clock uncertainty           -0.346    22.546    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.980    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.714ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.642ns (7.038%)  route 8.480ns (92.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 23.488 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.988     2.586    ProgramROM_inst/upg_done_o
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.710 r  ProgramROM_inst/RAM_inst_i_7/O
                         net (fo=15, routed)          2.492     5.202    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.324    23.488    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.828    
                         clock uncertainty           -0.346    22.482    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.916    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.916    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 16.714    

Slack (MET) :             16.771ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.642ns (7.033%)  route 8.487ns (92.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 23.553 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.988     2.586    ProgramROM_inst/upg_done_o
    SLICE_X44Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.710 r  ProgramROM_inst/RAM_inst_i_7/O
                         net (fo=15, routed)          2.499     5.209    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.388    23.553    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.892    
                         clock uncertainty           -0.346    22.546    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.980    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 16.771    

Slack (MET) :             16.777ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.642ns (6.957%)  route 8.586ns (93.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 23.657 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         6.149     2.747    ProgramROM_inst/upg_done_o
    SLICE_X42Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.871 r  ProgramROM_inst/RAM_inst_i_6/O
                         net (fo=15, routed)          2.436     5.308    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.492    23.657    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.997    
                         clock uncertainty           -0.346    22.651    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.085    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.085    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 16.777    

Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.642ns (7.007%)  route 8.520ns (92.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 23.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.921     2.519    ProgramROM_inst/upg_done_o
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.643 r  ProgramROM_inst/RAM_inst_i_8/O
                         net (fo=15, routed)          2.599     5.243    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.431    23.596    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.936    
                         clock uncertainty           -0.346    22.590    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.024    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.766ns (8.269%)  route 8.498ns (91.731%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 23.596 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         5.066     1.664    ProgramROM_inst/upg_done_o
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.788 f  ProgramROM_inst/RAM_inst_i_3/O
                         net (fo=8, routed)           1.387     3.174    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X46Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.298 r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.045     5.344    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk fall edge)
                                                     25.000    25.000 f  
    P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.964    22.065    dmemory/cpu_clk
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.100    22.165 r  dmemory/RAM_inst_i_1/O
                         net (fo=32, routed)          1.431    23.596    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    22.936    
                         clock uncertainty           -0.346    22.590    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.147    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 16.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.206ns (5.911%)  route 3.279ns (94.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         1.926     1.292    ProgramROM_inst/upg_done_o
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.042     1.334 r  ProgramROM_inst/rom_i_46/O
                         net (fo=1, routed)           1.353     2.686    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.711     0.286    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.561    
                         clock uncertainty            0.346     0.907    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.312     1.219    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.209ns (5.405%)  route 3.658ns (94.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.150     1.516    ProgramROM_inst/upg_done_o
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.561 r  ProgramROM_inst/rom_i_33/O
                         net (fo=4, routed)           1.508     3.068    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.959     0.535    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.810    
                         clock uncertainty            0.346     1.156    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.374     1.530    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.209ns (5.635%)  route 3.500ns (94.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.047     1.413    ProgramROM_inst/upg_done_o
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.458 r  ProgramROM_inst/rom_i_29/O
                         net (fo=4, routed)           1.453     2.910    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.794     0.370    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.645    
                         clock uncertainty            0.346     0.991    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.365    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.207ns (5.177%)  route 3.792ns (94.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.374     1.739    ProgramROM_inst/upg_done_o
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.043     1.782 r  ProgramROM_inst/rom_i_37/O
                         net (fo=4, routed)           1.418     3.200    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.145     0.720    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.995    
                         clock uncertainty            0.346     1.341    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.307     1.648    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.209ns (5.589%)  route 3.530ns (94.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.038     1.404    ProgramROM_inst/upg_done_o
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.449 r  ProgramROM_inst/rom_i_31/O
                         net (fo=4, routed)           1.492     2.940    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.794     0.370    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.645    
                         clock uncertainty            0.346     0.991    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.374     1.365    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.209ns (5.366%)  route 3.686ns (94.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.047     1.413    ProgramROM_inst/upg_done_o
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.458 r  ProgramROM_inst/rom_i_29/O
                         net (fo=4, routed)           1.638     3.096    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.948     0.524    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.798    
                         clock uncertainty            0.346     1.145    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.519    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.209ns (5.527%)  route 3.573ns (94.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.407ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.222     1.587    ProgramROM_inst/upg_done_o
    SLICE_X36Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.632 r  ProgramROM_inst/rom_i_18/O
                         net (fo=4, routed)           1.351     2.983    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.831     0.407    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.682    
                         clock uncertainty            0.346     1.028    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.402    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.209ns (5.360%)  route 3.690ns (94.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.038     1.404    ProgramROM_inst/upg_done_o
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.449 r  ProgramROM_inst/rom_i_31/O
                         net (fo=4, routed)           1.652     3.101    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          0.948     0.524    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.798    
                         clock uncertainty            0.346     1.145    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.374     1.519    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.212ns (5.243%)  route 3.832ns (94.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.327     1.692    ProgramROM_inst/upg_done_o
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.048     1.740 r  ProgramROM_inst/rom_i_38/O
                         net (fo=4, routed)           1.505     3.245    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.145     0.720    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.995    
                         clock uncertainty            0.346     1.341    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.312     1.653    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.212ns (5.333%)  route 3.763ns (94.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         2.327     1.692    ProgramROM_inst/upg_done_o
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.048     1.740 r  ProgramROM_inst/rom_i_38/O
                         net (fo=4, routed)           1.436     3.176    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.102    -0.479    ProgramROM_inst/cpu_clk
    SLICE_X43Y35         LUT4 (Prop_lut4_I0_O)        0.055    -0.424 r  ProgramROM_inst/rom_i_1/O
                         net (fo=32, routed)          1.076     0.651    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.926    
                         clock uncertainty            0.346     1.272    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.312     1.584    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  1.592    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       44.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.677ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.644%)  route 3.742ns (85.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.448ns = ( 46.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         3.343    -0.059    segs_inst/upg_done_o
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.124     0.065 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.399     0.464    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X51Y41         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.451    46.552    segs_inst/cpu_clk
    SLICE_X51Y41         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660    45.892    
                         clock uncertainty           -0.346    45.546    
    SLICE_X51Y41         FDCE (Recov_fdce_C_CLR)     -0.405    45.141    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                         45.141    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 44.677    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.644%)  route 3.742ns (85.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.448ns = ( 46.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518    -3.402 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         3.343    -0.059    segs_inst/upg_done_o
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.124     0.065 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.399     0.464    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X51Y41         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                     50.000    50.000 r  
    P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        1.451    46.552    segs_inst/cpu_clk
    SLICE_X51Y41         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660    45.892    
                         clock uncertainty           -0.346    45.546    
    SLICE_X51Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    45.187    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 44.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.209ns (10.858%)  route 1.716ns (89.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         1.585     0.950    segs_inst/upg_done_o
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.995 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.131     1.126    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X51Y41         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.836    -0.746    segs_inst/cpu_clk
    SLICE_X51Y41         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.471    
                         clock uncertainty            0.346    -0.125    
    SLICE_X51Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.217    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.209ns (10.858%)  route 1.716ns (89.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.635 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=100, routed)         1.585     0.950    segs_inst/upg_done_o
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.995 f  segs_inst/num7_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.131     1.126    segs_inst/num7_reg[1]_LDC_i_2_n_0
    SLICE_X51Y41         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpu_clk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                         net (fo=1181, routed)        0.836    -0.746    segs_inst/cpu_clk
    SLICE_X51Y41         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.471    
                         clock uncertainty            0.346    -0.125    
    SLICE_X51Y41         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.220    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  1.346    





