# Compile of test.v failed with 2 errors.
# Compile of column.v failed with 2 errors.
# Compile of compute.v failed with 2 errors.
# 3 compiles, 3 failed with 6 errors.
# Compile of test.v failed with 18 errors.
# Compile of column.v failed with 11 errors.
# Compile of compute.v failed with 7 errors.
# 3 compiles, 3 failed with 36 errors.
# Compile of test.v failed with 4 errors.
# Compile of column.v failed with 4 errors.
# Compile of compute.v was successful.
# 3 compiles, 2 failed with 8 errors.
# Compile of test.v was successful with warnings.
# Compile of column.v was successful.
# Compile of compute.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:58:20 on May 06,2023
# Loading work.testbench
# Loading work.signed_mult
# Loading work.build_column
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[0]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# Loading work.M10K_256_32
# Loading work.compute
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[1]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[2]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[3]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[4]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[5]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[6]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[7]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[8]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[9]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[10]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[11]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[12]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[13]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[14]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[15]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[16]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[17]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[18]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[19]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[20]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[21]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[22]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[23]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[24]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[25]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[26]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[27]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[28]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# ** Error: (vsim-3033) C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v(82): Instantiation of 'M10K_512_18' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/gen_block[29]/col_one File: C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
#         Searched libraries:
#             C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/work
# Error loading design
# End time: 13:58:20 on May 06,2023, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
# Compile of test.v was successful with warnings.
# Compile of column.v was successful.
# Compile of compute.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:59:08 on May 06,2023
# Loading work.testbench
# Loading work.signed_mult
# Loading work.build_column
# Loading work.M10K_256_32
# Loading work.compute
add wave  \
sim:/testbench/node_n
# Load canceled
run -all
add wave  \
sim:/testbench/mult_alpha_delta
restart -f
run
# Compile of test.v was successful with warnings.
# Compile of column.v was successful.
# Compile of compute.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.signed_mult
# Loading work.build_column
# Loading work.M10K_256_32
# Loading work.compute
run
add wave  \
sim:/testbench/alpha \
sim:/testbench/delta
restart -f
run
# Compile of test.v was successful with warnings.
# Compile of column.v was successful.
# Compile of compute.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.signed_mult
# Loading work.build_column
# Loading work.M10K_256_32
# Loading work.compute
run
run -all
# Compile of test.v was successful with warnings.
# Compile of column.v was successful.
# Compile of compute.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.signed_mult
# Loading work.build_column
# Loading work.M10K_256_32
# Loading work.compute
run -all
