;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <-127, 100
	SPL <-127, 100
	SUB 100, -1
	SPL 0, #2
	SUB <-1, <-22
	SPL 0, #2
	JMZ 0, #10
	ADD 12, @10
	SUB @327, 100
	SLT @121, 170
	ADD @-127, 100
	SUB #10, 4
	CMP 32, @10
	SPL 0, <-28
	CMP #10, 4
	SUB #10, 4
	SUB 13, 0
	JMZ 0, #10
	JMZ 0, #10
	JMZ 0, #10
	CMP #72, 200
	CMP -7, <-20
	SUB -7, <-129
	SUB <-1, <-22
	CMP -7, <-20
	SUB 13, 0
	CMP @-127, 100
	SUB #72, 200
	SUB -207, <-120
	CMP @-127, 100
	CMP @-127, 100
	SUB @327, 100
	SLT @121, 170
	SUB #72, 200
	DAT <12, <221
	ADD @-127, 100
	SPL <-127, 100
	MOV @-107, 100
	DAT <12, <221
	MOV -1, <-20
	CMP -207, <-120
	ADD 3, @280
	SPL <-127, 100
	SPL <-127, 100
	CMP -207, <-120
	CMP -207, <-120
