$date
	Fri Sep 12 13:19:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! a_less_b $end
$var wire 1 " a_grt_b $end
$var wire 1 # a_eql_b $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module dut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 # a_eql_b $end
$var reg 1 " a_grt_b $end
$var reg 1 ! a_less_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b11 &
b10 %
b11 $
0#
1"
0!
$end
#1
1!
0"
b11 %
b11 '
b1 $
b1 &
#2
1#
0!
b0 %
b0 '
b0 $
b0 &
#13
