

================================================================
== Vitis HLS Report for 'bnn_Pipeline_READ_INPUT'
================================================================
* Date:           Fri Dec 12 17:09:32 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_INPUT  |       25|       25|         2|          1|          1|    25|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     813|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     813|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_452_p2             |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln127_fu_446_p2            |      icmp|   0|  0|  13|           5|           4|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  30|          12|           8|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    5|         10|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_144                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_22_fu_152          |  32|   0|   32|          0|
    |empty_23_fu_156          |  32|   0|   32|          0|
    |empty_24_fu_160          |  32|   0|   32|          0|
    |empty_25_fu_164          |  32|   0|   32|          0|
    |empty_26_fu_168          |  32|   0|   32|          0|
    |empty_27_fu_172          |  32|   0|   32|          0|
    |empty_28_fu_176          |  32|   0|   32|          0|
    |empty_29_fu_180          |  32|   0|   32|          0|
    |empty_30_fu_184          |  32|   0|   32|          0|
    |empty_31_fu_188          |  32|   0|   32|          0|
    |empty_32_fu_192          |  32|   0|   32|          0|
    |empty_33_fu_196          |  32|   0|   32|          0|
    |empty_34_fu_200          |  32|   0|   32|          0|
    |empty_35_fu_204          |  32|   0|   32|          0|
    |empty_36_fu_208          |  32|   0|   32|          0|
    |empty_37_fu_212          |  32|   0|   32|          0|
    |empty_38_fu_216          |  32|   0|   32|          0|
    |empty_39_fu_220          |  32|   0|   32|          0|
    |empty_40_fu_224          |  32|   0|   32|          0|
    |empty_41_fu_228          |  32|   0|   32|          0|
    |empty_42_fu_232          |  32|   0|   32|          0|
    |empty_43_fu_236          |  32|   0|   32|          0|
    |empty_44_fu_240          |  32|   0|   32|          0|
    |empty_45_fu_244          |  32|   0|   32|          0|
    |empty_fu_148             |  32|   0|   32|          0|
    |i_3_reg_856              |   5|   0|    5|          0|
    |i_fu_144                 |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 813|   0|  813|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_READ_INPUT|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   10|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                     gmem|       pointer|
|sext_ln127             |   in|   62|     ap_none|               sext_ln127|        scalar|
|p_out                  |  out|   32|      ap_vld|                    p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                    p_out|       pointer|
|p_out1                 |  out|   32|      ap_vld|                   p_out1|       pointer|
|p_out1_ap_vld          |  out|    1|      ap_vld|                   p_out1|       pointer|
|p_out2                 |  out|   32|      ap_vld|                   p_out2|       pointer|
|p_out2_ap_vld          |  out|    1|      ap_vld|                   p_out2|       pointer|
|p_out3                 |  out|   32|      ap_vld|                   p_out3|       pointer|
|p_out3_ap_vld          |  out|    1|      ap_vld|                   p_out3|       pointer|
|p_out4                 |  out|   32|      ap_vld|                   p_out4|       pointer|
|p_out4_ap_vld          |  out|    1|      ap_vld|                   p_out4|       pointer|
|p_out5                 |  out|   32|      ap_vld|                   p_out5|       pointer|
|p_out5_ap_vld          |  out|    1|      ap_vld|                   p_out5|       pointer|
|p_out6                 |  out|   32|      ap_vld|                   p_out6|       pointer|
|p_out6_ap_vld          |  out|    1|      ap_vld|                   p_out6|       pointer|
|p_out7                 |  out|   32|      ap_vld|                   p_out7|       pointer|
|p_out7_ap_vld          |  out|    1|      ap_vld|                   p_out7|       pointer|
|p_out8                 |  out|   32|      ap_vld|                   p_out8|       pointer|
|p_out8_ap_vld          |  out|    1|      ap_vld|                   p_out8|       pointer|
|p_out9                 |  out|   32|      ap_vld|                   p_out9|       pointer|
|p_out9_ap_vld          |  out|    1|      ap_vld|                   p_out9|       pointer|
|p_out10                |  out|   32|      ap_vld|                  p_out10|       pointer|
|p_out10_ap_vld         |  out|    1|      ap_vld|                  p_out10|       pointer|
|p_out11                |  out|   32|      ap_vld|                  p_out11|       pointer|
|p_out11_ap_vld         |  out|    1|      ap_vld|                  p_out11|       pointer|
|p_out12                |  out|   32|      ap_vld|                  p_out12|       pointer|
|p_out12_ap_vld         |  out|    1|      ap_vld|                  p_out12|       pointer|
|p_out13                |  out|   32|      ap_vld|                  p_out13|       pointer|
|p_out13_ap_vld         |  out|    1|      ap_vld|                  p_out13|       pointer|
|p_out14                |  out|   32|      ap_vld|                  p_out14|       pointer|
|p_out14_ap_vld         |  out|    1|      ap_vld|                  p_out14|       pointer|
|p_out15                |  out|   32|      ap_vld|                  p_out15|       pointer|
|p_out15_ap_vld         |  out|    1|      ap_vld|                  p_out15|       pointer|
|p_out16                |  out|   32|      ap_vld|                  p_out16|       pointer|
|p_out16_ap_vld         |  out|    1|      ap_vld|                  p_out16|       pointer|
|p_out17                |  out|   32|      ap_vld|                  p_out17|       pointer|
|p_out17_ap_vld         |  out|    1|      ap_vld|                  p_out17|       pointer|
|p_out18                |  out|   32|      ap_vld|                  p_out18|       pointer|
|p_out18_ap_vld         |  out|    1|      ap_vld|                  p_out18|       pointer|
|p_out19                |  out|   32|      ap_vld|                  p_out19|       pointer|
|p_out19_ap_vld         |  out|    1|      ap_vld|                  p_out19|       pointer|
|p_out20                |  out|   32|      ap_vld|                  p_out20|       pointer|
|p_out20_ap_vld         |  out|    1|      ap_vld|                  p_out20|       pointer|
|p_out21                |  out|   32|      ap_vld|                  p_out21|       pointer|
|p_out21_ap_vld         |  out|    1|      ap_vld|                  p_out21|       pointer|
|p_out22                |  out|   32|      ap_vld|                  p_out22|       pointer|
|p_out22_ap_vld         |  out|    1|      ap_vld|                  p_out22|       pointer|
|p_out23                |  out|   32|      ap_vld|                  p_out23|       pointer|
|p_out23_ap_vld         |  out|    1|      ap_vld|                  p_out23|       pointer|
|p_out24                |  out|   32|      ap_vld|                  p_out24|       pointer|
|p_out24_ap_vld         |  out|    1|      ap_vld|                  p_out24|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:127]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln127_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln127"   --->   Operation 31 'read' 'sext_ln127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln127_cast = sext i62 %sext_ln127_read"   --->   Operation 32 'sext' 'sext_ln127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 25, void @empty_13, void @empty_14, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 0, i5 %i" [bnn.cpp:127]   --->   Operation 34 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [bnn.cpp:127]   --->   Operation 36 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%icmp_ln127 = icmp_eq  i5 %i_3, i5 25" [bnn.cpp:127]   --->   Operation 38 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln127 = add i5 %i_3, i5 1" [bnn.cpp:127]   --->   Operation 39 'add' 'add_ln127' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.inc.split, void %for.end.exitStub" [bnn.cpp:127]   --->   Operation 40 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%switch_ln129 = switch i5 %i_3, void %arrayidx2.case.24, i5 0, void %arrayidx2.case.0, i5 1, void %arrayidx2.case.1, i5 2, void %arrayidx2.case.2, i5 3, void %arrayidx2.case.3, i5 4, void %arrayidx2.case.4, i5 5, void %arrayidx2.case.5, i5 6, void %arrayidx2.case.6, i5 7, void %arrayidx2.case.7, i5 8, void %arrayidx2.case.8, i5 9, void %arrayidx2.case.9, i5 10, void %arrayidx2.case.10, i5 11, void %arrayidx2.case.11, i5 12, void %arrayidx2.case.12, i5 13, void %arrayidx2.case.13, i5 14, void %arrayidx2.case.14, i5 15, void %arrayidx2.case.15, i5 16, void %arrayidx2.case.16, i5 17, void %arrayidx2.case.17, i5 18, void %arrayidx2.case.18, i5 19, void %arrayidx2.case.19, i5 20, void %arrayidx2.case.20, i5 21, void %arrayidx2.case.21, i5 22, void %arrayidx2.case.22, i5 23, void %for.inc.split.arrayidx2.exit_crit_edge" [bnn.cpp:129]   --->   Operation 41 'switch' 'switch_ln129' <Predicate = (!icmp_ln127)> <Delay = 1.78>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 %add_ln127, i5 %i" [bnn.cpp:127]   --->   Operation 42 'store' 'store_ln127' <Predicate = (!icmp_ln127)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc" [bnn.cpp:127]   --->   Operation 43 'br' 'br_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty"   --->   Operation 99 'load' 'p_load26' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_22"   --->   Operation 100 'load' 'p_load25' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_23"   --->   Operation 101 'load' 'p_load24' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_24"   --->   Operation 102 'load' 'p_load23' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_25"   --->   Operation 103 'load' 'p_load22' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_26"   --->   Operation 104 'load' 'p_load21' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_27"   --->   Operation 105 'load' 'p_load20' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_28"   --->   Operation 106 'load' 'p_load19' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_29"   --->   Operation 107 'load' 'p_load18' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_30"   --->   Operation 108 'load' 'p_load17' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_31"   --->   Operation 109 'load' 'p_load16' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_32"   --->   Operation 110 'load' 'p_load15' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_33"   --->   Operation 111 'load' 'p_load14' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_34"   --->   Operation 112 'load' 'p_load13' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_35"   --->   Operation 113 'load' 'p_load12' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_36"   --->   Operation 114 'load' 'p_load11' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty_37"   --->   Operation 115 'load' 'p_load10' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_load9 = load i32 %empty_38"   --->   Operation 116 'load' 'p_load9' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty_39"   --->   Operation 117 'load' 'p_load8' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_load7 = load i32 %empty_40"   --->   Operation 118 'load' 'p_load7' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_load6 = load i32 %empty_41"   --->   Operation 119 'load' 'p_load6' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_load5 = load i32 %empty_42"   --->   Operation 120 'load' 'p_load5' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_load4 = load i32 %empty_43"   --->   Operation 121 'load' 'p_load4' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_load3 = load i32 %empty_44"   --->   Operation 122 'load' 'p_load3' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_45"   --->   Operation 123 'load' 'p_load' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load3"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load4"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load5"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out4, i32 %p_load6"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out5, i32 %p_load7"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out6, i32 %p_load8"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out7, i32 %p_load9"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out8, i32 %p_load10"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out9, i32 %p_load11"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out10, i32 %p_load12"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out11, i32 %p_load13"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out12, i32 %p_load14"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out13, i32 %p_load15"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out14, i32 %p_load16"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out15, i32 %p_load17"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out16, i32 %p_load18"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out17, i32 %p_load19"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out18, i32 %p_load20"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out19, i32 %p_load21"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out20, i32 %p_load22"   --->   Operation 144 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out21, i32 %p_load23"   --->   Operation 145 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out22, i32 %p_load24"   --->   Operation 146 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out23, i32 %p_load25"   --->   Operation 147 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out24, i32 %p_load26"   --->   Operation 148 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln127)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln127_cast" [bnn.cpp:127]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [bnn.cpp:128]   --->   Operation 45 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [bnn.cpp:127]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [bnn.cpp:127]   --->   Operation 47 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [bnn.cpp:129]   --->   Operation 48 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty" [bnn.cpp:129]   --->   Operation 49 'store' 'store_ln129' <Predicate = (i_3 == 23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (i_3 == 23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_22" [bnn.cpp:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (i_3 == 22)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = (i_3 == 22)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_23" [bnn.cpp:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (i_3 == 21)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 54 'br' 'br_ln129' <Predicate = (i_3 == 21)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_24" [bnn.cpp:129]   --->   Operation 55 'store' 'store_ln129' <Predicate = (i_3 == 20)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 56 'br' 'br_ln129' <Predicate = (i_3 == 20)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_25" [bnn.cpp:129]   --->   Operation 57 'store' 'store_ln129' <Predicate = (i_3 == 19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 58 'br' 'br_ln129' <Predicate = (i_3 == 19)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_26" [bnn.cpp:129]   --->   Operation 59 'store' 'store_ln129' <Predicate = (i_3 == 18)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 60 'br' 'br_ln129' <Predicate = (i_3 == 18)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_27" [bnn.cpp:129]   --->   Operation 61 'store' 'store_ln129' <Predicate = (i_3 == 17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 62 'br' 'br_ln129' <Predicate = (i_3 == 17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_28" [bnn.cpp:129]   --->   Operation 63 'store' 'store_ln129' <Predicate = (i_3 == 16)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 64 'br' 'br_ln129' <Predicate = (i_3 == 16)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_29" [bnn.cpp:129]   --->   Operation 65 'store' 'store_ln129' <Predicate = (i_3 == 15)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 66 'br' 'br_ln129' <Predicate = (i_3 == 15)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_30" [bnn.cpp:129]   --->   Operation 67 'store' 'store_ln129' <Predicate = (i_3 == 14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 68 'br' 'br_ln129' <Predicate = (i_3 == 14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_31" [bnn.cpp:129]   --->   Operation 69 'store' 'store_ln129' <Predicate = (i_3 == 13)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 70 'br' 'br_ln129' <Predicate = (i_3 == 13)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_32" [bnn.cpp:129]   --->   Operation 71 'store' 'store_ln129' <Predicate = (i_3 == 12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 72 'br' 'br_ln129' <Predicate = (i_3 == 12)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_33" [bnn.cpp:129]   --->   Operation 73 'store' 'store_ln129' <Predicate = (i_3 == 11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 74 'br' 'br_ln129' <Predicate = (i_3 == 11)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_34" [bnn.cpp:129]   --->   Operation 75 'store' 'store_ln129' <Predicate = (i_3 == 10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 76 'br' 'br_ln129' <Predicate = (i_3 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_35" [bnn.cpp:129]   --->   Operation 77 'store' 'store_ln129' <Predicate = (i_3 == 9)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 78 'br' 'br_ln129' <Predicate = (i_3 == 9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_36" [bnn.cpp:129]   --->   Operation 79 'store' 'store_ln129' <Predicate = (i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 80 'br' 'br_ln129' <Predicate = (i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_37" [bnn.cpp:129]   --->   Operation 81 'store' 'store_ln129' <Predicate = (i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 82 'br' 'br_ln129' <Predicate = (i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_38" [bnn.cpp:129]   --->   Operation 83 'store' 'store_ln129' <Predicate = (i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 84 'br' 'br_ln129' <Predicate = (i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_39" [bnn.cpp:129]   --->   Operation 85 'store' 'store_ln129' <Predicate = (i_3 == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 86 'br' 'br_ln129' <Predicate = (i_3 == 5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_40" [bnn.cpp:129]   --->   Operation 87 'store' 'store_ln129' <Predicate = (i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 88 'br' 'br_ln129' <Predicate = (i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_41" [bnn.cpp:129]   --->   Operation 89 'store' 'store_ln129' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 90 'br' 'br_ln129' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_42" [bnn.cpp:129]   --->   Operation 91 'store' 'store_ln129' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 92 'br' 'br_ln129' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_43" [bnn.cpp:129]   --->   Operation 93 'store' 'store_ln129' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 94 'br' 'br_ln129' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_44" [bnn.cpp:129]   --->   Operation 95 'store' 'store_ln129' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 96 'br' 'br_ln129' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_45" [bnn.cpp:129]   --->   Operation 97 'store' 'store_ln129' <Predicate = (i_3 == 31) | (i_3 == 30) | (i_3 == 29) | (i_3 == 28) | (i_3 == 27) | (i_3 == 26) | (i_3 == 25) | (i_3 == 24)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 98 'br' 'br_ln129' <Predicate = (i_3 == 31) | (i_3 == 30) | (i_3 == 29) | (i_3 == 28) | (i_3 == 27) | (i_3 == 26) | (i_3 == 25) | (i_3 == 24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
empty                   (alloca           ) [ 011]
empty_22                (alloca           ) [ 011]
empty_23                (alloca           ) [ 011]
empty_24                (alloca           ) [ 011]
empty_25                (alloca           ) [ 011]
empty_26                (alloca           ) [ 011]
empty_27                (alloca           ) [ 011]
empty_28                (alloca           ) [ 011]
empty_29                (alloca           ) [ 011]
empty_30                (alloca           ) [ 011]
empty_31                (alloca           ) [ 011]
empty_32                (alloca           ) [ 011]
empty_33                (alloca           ) [ 011]
empty_34                (alloca           ) [ 011]
empty_35                (alloca           ) [ 011]
empty_36                (alloca           ) [ 011]
empty_37                (alloca           ) [ 011]
empty_38                (alloca           ) [ 011]
empty_39                (alloca           ) [ 011]
empty_40                (alloca           ) [ 011]
empty_41                (alloca           ) [ 011]
empty_42                (alloca           ) [ 011]
empty_43                (alloca           ) [ 011]
empty_44                (alloca           ) [ 011]
empty_45                (alloca           ) [ 011]
sext_ln127_read         (read             ) [ 000]
sext_ln127_cast         (sext             ) [ 011]
specinterface_ln0       (specinterface    ) [ 000]
store_ln127             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_3                     (load             ) [ 011]
specbitsmap_ln0         (specbitsmap      ) [ 000]
icmp_ln127              (icmp             ) [ 010]
add_ln127               (add              ) [ 000]
br_ln127                (br               ) [ 000]
switch_ln129            (switch           ) [ 000]
store_ln127             (store            ) [ 000]
br_ln127                (br               ) [ 000]
gmem_addr               (getelementptr    ) [ 000]
specpipeline_ln128      (specpipeline     ) [ 000]
speclooptripcount_ln127 (speclooptripcount) [ 000]
specloopname_ln127      (specloopname     ) [ 000]
gmem_addr_read          (read             ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
store_ln129             (store            ) [ 000]
br_ln129                (br               ) [ 000]
p_load26                (load             ) [ 000]
p_load25                (load             ) [ 000]
p_load24                (load             ) [ 000]
p_load23                (load             ) [ 000]
p_load22                (load             ) [ 000]
p_load21                (load             ) [ 000]
p_load20                (load             ) [ 000]
p_load19                (load             ) [ 000]
p_load18                (load             ) [ 000]
p_load17                (load             ) [ 000]
p_load16                (load             ) [ 000]
p_load15                (load             ) [ 000]
p_load14                (load             ) [ 000]
p_load13                (load             ) [ 000]
p_load12                (load             ) [ 000]
p_load11                (load             ) [ 000]
p_load10                (load             ) [ 000]
p_load9                 (load             ) [ 000]
p_load8                 (load             ) [ 000]
p_load7                 (load             ) [ 000]
p_load6                 (load             ) [ 000]
p_load5                 (load             ) [ 000]
p_load4                 (load             ) [ 000]
p_load3                 (load             ) [ 000]
p_load                  (load             ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln127">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_out12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_out13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_out14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_out15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_out16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_out17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_out18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_out19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_out20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_out21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_out22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_out23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_out24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="empty_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_22_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_23_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_24_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_25_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_26_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_27_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_28_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_29_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_30_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_31_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_32_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="empty_33_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_34_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_35_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="empty_36_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_37_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_38_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_39_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_40_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_41_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_42_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_43_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_43/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_44_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_45_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_45/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln127_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="62" slack="0"/>
<pin id="250" dir="0" index="1" bw="62" slack="0"/>
<pin id="251" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln127_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gmem_addr_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln0_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln0_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln0_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln0_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln0_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln0_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_ln0_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln0_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_ln0_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="write_ln0_write_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln0_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="write_ln0_write_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln0_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln0_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln0_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="write_ln0_write_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="write_ln0_write_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="write_ln0_write_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="write_ln0_write_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="write_ln0_write_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="write_ln0_write_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="write_ln0_write_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln0_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="write_ln0_write_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln127_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln127_cast/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln127_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_3_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln127_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln127_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln127_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="gmem_addr_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="1"/>
<pin id="466" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln129_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln129_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln129_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln129_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln129_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln129_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln129_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln129_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln129_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln129_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln129_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln129_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln129_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln129_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln129_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln129_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln129_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln129_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln129_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln129_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln129_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln129_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln129_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="1"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln129_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln129_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_load26_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load26/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_load25_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load25/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_load24_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load24/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_load23_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load23/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_load22_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load22/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_load21_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load21/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_load20_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load20/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_load19_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load19/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_load18_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_load17_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_load16_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_load15_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_load14_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_load13_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_load12_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_load11_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load11/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_load10_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_load9_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load9/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_load8_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_load7_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_load6_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_load5_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_load4_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load4/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_load3_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="701" class="1005" name="empty_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="707" class="1005" name="empty_22_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="713" class="1005" name="empty_23_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="719" class="1005" name="empty_24_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="725" class="1005" name="empty_25_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="731" class="1005" name="empty_26_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="737" class="1005" name="empty_27_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="743" class="1005" name="empty_28_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="749" class="1005" name="empty_29_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="755" class="1005" name="empty_30_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="761" class="1005" name="empty_31_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="767" class="1005" name="empty_32_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="773" class="1005" name="empty_33_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="779" class="1005" name="empty_34_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="785" class="1005" name="empty_35_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="791" class="1005" name="empty_36_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="797" class="1005" name="empty_37_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="803" class="1005" name="empty_38_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="809" class="1005" name="empty_39_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="815" class="1005" name="empty_40_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="821" class="1005" name="empty_41_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="827" class="1005" name="empty_42_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="833" class="1005" name="empty_43_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_43 "/>
</bind>
</comp>

<comp id="839" class="1005" name="empty_44_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="845" class="1005" name="empty_45_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sext_ln127_cast_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln127_cast "/>
</bind>
</comp>

<comp id="856" class="1005" name="i_3_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="1"/>
<pin id="858" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="142" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="142" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="142" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="142" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="142" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="142" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="142" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="142" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="142" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="142" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="142" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="142" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="142" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="142" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="142" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="142" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="142" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="142" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="142" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="142" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="142" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="142" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="142" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="142" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="142" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="248" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="443" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="0" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="463" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="473"><net_src comp="254" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="254" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="254" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="254" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="254" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="254" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="254" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="254" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="254" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="254" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="254" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="254" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="254" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="254" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="254" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="254" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="254" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="254" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="254" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="254" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="254" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="254" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="254" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="254" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="254" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="637"><net_src comp="634" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="697"><net_src comp="144" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="704"><net_src comp="148" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="710"><net_src comp="152" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="716"><net_src comp="156" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="722"><net_src comp="160" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="728"><net_src comp="164" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="734"><net_src comp="168" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="740"><net_src comp="172" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="746"><net_src comp="176" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="752"><net_src comp="180" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="758"><net_src comp="184" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="764"><net_src comp="188" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="770"><net_src comp="192" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="776"><net_src comp="196" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="782"><net_src comp="200" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="788"><net_src comp="204" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="794"><net_src comp="208" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="800"><net_src comp="212" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="806"><net_src comp="216" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="812"><net_src comp="220" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="818"><net_src comp="224" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="824"><net_src comp="228" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="830"><net_src comp="232" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="836"><net_src comp="236" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="842"><net_src comp="240" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="848"><net_src comp="244" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="854"><net_src comp="434" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="859"><net_src comp="443" pin="1"/><net_sink comp="856" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
	Port: p_out9 | {1 }
	Port: p_out10 | {1 }
	Port: p_out11 | {1 }
	Port: p_out12 | {1 }
	Port: p_out13 | {1 }
	Port: p_out14 | {1 }
	Port: p_out15 | {1 }
	Port: p_out16 | {1 }
	Port: p_out17 | {1 }
	Port: p_out18 | {1 }
	Port: p_out19 | {1 }
	Port: p_out20 | {1 }
	Port: p_out21 | {1 }
	Port: p_out22 | {1 }
	Port: p_out23 | {1 }
	Port: p_out24 | {1 }
 - Input state : 
	Port: bnn_Pipeline_READ_INPUT : gmem | {2 }
	Port: bnn_Pipeline_READ_INPUT : sext_ln127 | {1 }
  - Chain level:
	State 1
		store_ln127 : 1
		i_3 : 1
		icmp_ln127 : 2
		add_ln127 : 2
		br_ln127 : 3
		switch_ln129 : 2
		store_ln127 : 3
		p_load26 : 1
		p_load25 : 1
		p_load24 : 1
		p_load23 : 1
		p_load22 : 1
		p_load21 : 1
		p_load20 : 1
		p_load19 : 1
		p_load18 : 1
		p_load17 : 1
		p_load16 : 1
		p_load15 : 1
		p_load14 : 1
		p_load13 : 1
		p_load12 : 1
		p_load11 : 1
		p_load10 : 1
		p_load9 : 1
		p_load8 : 1
		p_load7 : 1
		p_load6 : 1
		p_load5 : 1
		p_load4 : 1
		p_load3 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		gmem_addr_read : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln127_fu_446      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln127_fu_452      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln127_read_read_fu_248 |    0    |    0    |
|          |  gmem_addr_read_read_fu_254 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    write_ln0_write_fu_259   |    0    |    0    |
|          |    write_ln0_write_fu_266   |    0    |    0    |
|          |    write_ln0_write_fu_273   |    0    |    0    |
|          |    write_ln0_write_fu_280   |    0    |    0    |
|          |    write_ln0_write_fu_287   |    0    |    0    |
|          |    write_ln0_write_fu_294   |    0    |    0    |
|          |    write_ln0_write_fu_301   |    0    |    0    |
|          |    write_ln0_write_fu_308   |    0    |    0    |
|          |    write_ln0_write_fu_315   |    0    |    0    |
|          |    write_ln0_write_fu_322   |    0    |    0    |
|          |    write_ln0_write_fu_329   |    0    |    0    |
|          |    write_ln0_write_fu_336   |    0    |    0    |
|   write  |    write_ln0_write_fu_343   |    0    |    0    |
|          |    write_ln0_write_fu_350   |    0    |    0    |
|          |    write_ln0_write_fu_357   |    0    |    0    |
|          |    write_ln0_write_fu_364   |    0    |    0    |
|          |    write_ln0_write_fu_371   |    0    |    0    |
|          |    write_ln0_write_fu_378   |    0    |    0    |
|          |    write_ln0_write_fu_385   |    0    |    0    |
|          |    write_ln0_write_fu_392   |    0    |    0    |
|          |    write_ln0_write_fu_399   |    0    |    0    |
|          |    write_ln0_write_fu_406   |    0    |    0    |
|          |    write_ln0_write_fu_413   |    0    |    0    |
|          |    write_ln0_write_fu_420   |    0    |    0    |
|          |    write_ln0_write_fu_427   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln127_cast_fu_434   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    26   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_22_reg_707   |   32   |
|    empty_23_reg_713   |   32   |
|    empty_24_reg_719   |   32   |
|    empty_25_reg_725   |   32   |
|    empty_26_reg_731   |   32   |
|    empty_27_reg_737   |   32   |
|    empty_28_reg_743   |   32   |
|    empty_29_reg_749   |   32   |
|    empty_30_reg_755   |   32   |
|    empty_31_reg_761   |   32   |
|    empty_32_reg_767   |   32   |
|    empty_33_reg_773   |   32   |
|    empty_34_reg_779   |   32   |
|    empty_35_reg_785   |   32   |
|    empty_36_reg_791   |   32   |
|    empty_37_reg_797   |   32   |
|    empty_38_reg_803   |   32   |
|    empty_39_reg_809   |   32   |
|    empty_40_reg_815   |   32   |
|    empty_41_reg_821   |   32   |
|    empty_42_reg_827   |   32   |
|    empty_43_reg_833   |   32   |
|    empty_44_reg_839   |   32   |
|    empty_45_reg_845   |   32   |
|     empty_reg_701     |   32   |
|      i_3_reg_856      |    5   |
|       i_reg_694       |    5   |
|sext_ln127_cast_reg_851|   64   |
+-----------------------+--------+
|         Total         |   874  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   874  |    -   |
+-----------+--------+--------+
|   Total   |   874  |   26   |
+-----------+--------+--------+
