\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields}{}\section{\+\_\+hw\+\_\+port\+\_\+pcrn\+:\+:\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields Struct Reference}
\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields}\index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a784c9197fb863e22005caf10eb5b8ae9}{PS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_acd0f38d132b2bb283bbe9398953f9de8}{PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a6c28e0f766aa718d138b21ed849749c7}{S\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1a44525d8cba1d7796cd8867304fe5e8}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1eeac125d8abd0b434eb05da5846c0c7}{P\+FE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a218e9d9f81234befe22c1f7b61af33a6}{O\+DE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a51ea92d66de56d050ca7cc2f53d0d71e}{D\+SE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20634dc73b98658156f77f241f8bbc68}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20d23a1c46fdfdaa50c20f194538e061}{M\+UX}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a3aac5ea853fccda3dbb7c0beb4822f51}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1149dcdf28d0e399aabb0f98998eafc5}{LK}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a993847de4137f080768b5c2fabf349ee}{I\+R\+QC}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_af43f5ee9f987ce4614bcdbbf11126e02}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_abea03031abb366ba4ae2fab3cb9e95d7}{I\+SF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a26ef496f3dca87b3adaa21cc432f6aa3}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 7
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!D\+SE@{D\+SE}}
\index{D\+SE@{D\+SE}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+SE}{DSE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+D\+SE}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a51ea92d66de56d050ca7cc2f53d0d71e}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a51ea92d66de56d050ca7cc2f53d0d71e}
\mbox{[}6\mbox{]} Drive Strength Enable \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!I\+R\+QC@{I\+R\+QC}}
\index{I\+R\+QC@{I\+R\+QC}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+R\+QC}{IRQC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+I\+R\+QC}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a993847de4137f080768b5c2fabf349ee}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a993847de4137f080768b5c2fabf349ee}
\mbox{[}19\+:16\mbox{]} Interrupt Configuration \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!I\+SF@{I\+SF}}
\index{I\+SF@{I\+SF}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+SF}{ISF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+I\+SF}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_abea03031abb366ba4ae2fab3cb9e95d7}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_abea03031abb366ba4ae2fab3cb9e95d7}
\mbox{[}24\mbox{]} Interrupt Status Flag \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!LK@{LK}}
\index{LK@{LK}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{LK}{LK}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+LK}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1149dcdf28d0e399aabb0f98998eafc5}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1149dcdf28d0e399aabb0f98998eafc5}
\mbox{[}15\mbox{]} Lock Register \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!M\+UX@{M\+UX}}
\index{M\+UX@{M\+UX}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+UX}{MUX}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+M\+UX}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20d23a1c46fdfdaa50c20f194538e061}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20d23a1c46fdfdaa50c20f194538e061}
\mbox{[}10\+:8\mbox{]} Pin Mux Control \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!O\+DE@{O\+DE}}
\index{O\+DE@{O\+DE}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+DE}{ODE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+O\+DE}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a218e9d9f81234befe22c1f7b61af33a6}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a218e9d9f81234befe22c1f7b61af33a6}
\mbox{[}5\mbox{]} Open Drain Enable \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!PE@{PE}}
\index{PE@{PE}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{PE}{PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+PE}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_acd0f38d132b2bb283bbe9398953f9de8}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_acd0f38d132b2bb283bbe9398953f9de8}
\mbox{[}1\mbox{]} Pull Enable \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!P\+FE@{P\+FE}}
\index{P\+FE@{P\+FE}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+FE}{PFE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+P\+FE}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1eeac125d8abd0b434eb05da5846c0c7}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1eeac125d8abd0b434eb05da5846c0c7}
\mbox{[}4\mbox{]} Passive Filter Enable \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!PS@{PS}}
\index{PS@{PS}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{PS}{PS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+PS}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a784c9197fb863e22005caf10eb5b8ae9}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a784c9197fb863e22005caf10eb5b8ae9}
\mbox{[}0\mbox{]} Pull Select \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1a44525d8cba1d7796cd8867304fe5e8}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a1a44525d8cba1d7796cd8867304fe5e8}
\mbox{[}3\mbox{]} \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20634dc73b98658156f77f241f8bbc68}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a20634dc73b98658156f77f241f8bbc68}
\mbox{[}7\mbox{]} \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a3aac5ea853fccda3dbb7c0beb4822f51}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a3aac5ea853fccda3dbb7c0beb4822f51}
\mbox{[}14\+:11\mbox{]} \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_af43f5ee9f987ce4614bcdbbf11126e02}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_af43f5ee9f987ce4614bcdbbf11126e02}
\mbox{[}23\+:20\mbox{]} \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a26ef496f3dca87b3adaa21cc432f6aa3}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a26ef496f3dca87b3adaa21cc432f6aa3}
\mbox{[}31\+:25\mbox{]} \index{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}!S\+RE@{S\+RE}}
\index{S\+RE@{S\+RE}!\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+RE}{SRE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+pcrn\+::\+\_\+hw\+\_\+port\+\_\+pcrn\+\_\+bitfields\+::\+S\+RE}\hypertarget{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a6c28e0f766aa718d138b21ed849749c7}{}\label{struct__hw__port__pcrn_1_1__hw__port__pcrn__bitfields_a6c28e0f766aa718d138b21ed849749c7}
\mbox{[}2\mbox{]} Slew Rate Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
