/*
 * Device Tree Source for Sigma DTV 64-bits processor SoC family
 *
 * Copyright (C) 2016 Sigmadesigns Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	#address-cells = <2>;
	#size-cells = <2>;

	gic: interrupt-controller@ffc00000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		interrupt-controller;
		reg = <0x0 0xffc00000 0x0 0x10000>,	/* GICD */
		      <0x0 0xffc40000 0x0 0x80000>;	/* GICR */
	};

	arch_timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,	/* physical secure ppi */
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,	/* physical non-secure ppi */
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,	/* virtual ppi */
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;	/* hypervisor ppi*/
	};

	/*
	 * A flat representation of the UNION interconnect hierarchy.
	 * The soc node represents the soc top level view. It is used for IPs
	 * that are memory mapped in the SoC view.
	 */
	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		soc_timer@f5027000 {
			compatible = "sigma,trix-timer";
			reg = <0x0 0xf5027000 0x0 0x100>;
			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "timer0_irq", "timer1_irq";
			clock-source = <0>;
			clock-event  = <1>;
		};


		gmac0: eth@f5030000 {
			compatible = "sigma,trix-dwmac";
			reg = <0x0 0xf5030000 0x0 0x2000>;
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "mac_irq", "wol_irq";
			phy-mode = "rmii";
		};

		uart0: serial@fb005100 {
			compatible = "sigma,trix-uart";
			reg = <0x0 0xfb005100 0x0 0x100>;
			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
		};

		uart1: serial@fb005200 {
			compatible = "sigma,trix-uart";
			reg = <0x0 0xfb005200 0x0 0x100>;
			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
		};

		uart2: serial@fb005300 {
			compatible = "sigma,trix-uart";
			reg = <0x0 0xfb005300 0x0 0x100>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		};

	};
};

