Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 23 20:52:40 2023
| Host         : Micro13_3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainn_control_sets_placed.rpt
| Design       : mainn
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             100 |           45 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|  b                    |                         | comida/btnC                    |                1 |              1 |         1.00 |
|  b                    |                         | retenedor/C0/b_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  comida/btnC          |                         | retenedor/C0/b_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/B10/relojAux_11 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B11/relojAux_12 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B12/relojAux_13 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B13/relojAux_14 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B14/relojAux_15 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/D1Hz/relojAux_0 |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B0/relojAux_1   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B2/relojAux_3   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B3/relojAux_4   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B4/relojAux_5   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B1/relojAux_2   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B5/relojAux_6   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B6/relojAux_7   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B7/relojAux_8   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B8/relojAux_9   |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  cont/B9/relojAux_10  |                         | cont/B11/rst                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG        | motor/GPIO_1[3]_i_1_n_0 |                                |                2 |              4 |         2.00 |
|  b                    | retenedor/C0/E[0]       | btnC_IBUF                      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG        |                         | motor/cntr                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG        |                         | btnC_IBUF                      |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG        |                         | cont/B11/rst                   |               14 |             33 |         2.36 |
+-----------------------+-------------------------+--------------------------------+------------------+----------------+--------------+


