// Generated by CIRCT unknown git version
module full_adder(	// file.cleaned.mlir:2:3
  input  a,	// file.cleaned.mlir:2:28
         b,	// file.cleaned.mlir:2:40
         carry_in,	// file.cleaned.mlir:2:52
  output s,	// file.cleaned.mlir:2:72
         carry_out	// file.cleaned.mlir:2:84
);

  wire w1 = a ^ b;	// file.cleaned.mlir:3:10
  assign s = w1 ^ carry_in;	// file.cleaned.mlir:3:10, :4:10, :8:5
  assign carry_out = w1 & carry_in | a & b;	// file.cleaned.mlir:3:10, :5:10, :6:10, :7:10, :8:5
endmodule

