{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479734993766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479734993769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:29:53 2016 " "Processing started: Mon Nov 21 13:29:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479734993769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734993769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX4_top -c EX4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX4_top -c EX4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734993769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479734994394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479734994394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX4_top " "Found entity 1: EX4_top" {  } { { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479735002939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735002939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_to_7seg " "Found entity 1: dec_to_7seg" {  } { { "dec_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/dec_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479735002942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735002942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_to_bcd " "Found entity 1: b_to_bcd" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479735002947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735002947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479735002951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735002951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX4_top " "Elaborating entity \"EX4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479735003004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_to_bcd b_to_bcd:converter " "Elaborating entity \"b_to_bcd\" for hierarchy \"b_to_bcd:converter\"" {  } { { "EX4_top.v" "converter" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479735003028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 b_to_bcd:converter\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"b_to_bcd:converter\|add3_ge5:A1\"" {  } { { "b_to_bcd.v" "A1" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479735003046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7seg dec_to_7seg:SEG0 " "Elaborating entity \"dec_to_7seg\" for hierarchy \"dec_to_7seg:SEG0\"" {  } { { "EX4_top.v" "SEG0" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479735003083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479735003921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735004214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479735004383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479735004383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479735004603 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479735004603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479735004603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479735004603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479735004660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:30:04 2016 " "Processing ended: Mon Nov 21 13:30:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479735004660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479735004660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479735004660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479735004660 ""}
