<stg><name>correlation_accel_v4_frontEnd</name>


<trans_list>

<trans id="391" from="1" to="2">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="2" to="3">
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="7">
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="4">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="4" to="5">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="6">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="6" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="8">
<condition id="92">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="7" to="15">
<condition id="93">
<or_exp><and_exp><literal name="tmp_85_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="8" to="9">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="11">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="11" to="12">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="12" to="13">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="13" to="14">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="14" to="7">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="15" to="16">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="16" to="47">
<condition id="190">
<or_exp><and_exp><literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="16" to="17">
<condition id="221">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="17" to="18">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="18" to="19">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="19" to="20">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="20" to="21">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="21" to="22">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="24">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="24" to="25">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="25" to="26">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="26" to="27">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="27" to="28">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="28" to="29">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="29" to="30">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="30" to="31">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="31" to="32">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="32" to="33">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="33" to="34">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="34" to="35">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="35" to="36">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="36" to="37">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="37" to="38">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="38" to="39">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="39" to="40">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="40" to="41">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="41" to="42">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="42" to="43">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="43" to="44">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="44" to="45">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="45" to="46">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="46" to="16">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="47" to="48">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="48" to="49">
<condition id="144">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="49" to="88">
<condition id="222">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="49" to="50">
<condition id="261">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="50" to="51">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="51" to="52">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="52" to="53">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="53" to="54">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="54" to="55">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="55" to="56">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="56" to="57">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="57" to="58">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="58" to="59">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="59" to="60">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="60" to="61">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="61" to="62">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="62" to="63">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="63" to="64">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="64" to="65">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="65" to="66">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="66" to="67">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="67" to="68">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="68" to="69">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="69" to="70">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="70" to="71">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="71" to="72">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="72" to="73">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="73" to="74">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="74" to="75">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="75" to="76">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="76" to="77">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="77" to="78">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="78" to="79">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="79" to="80">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="80" to="81">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="81" to="82">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="82" to="83">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="83" to="84">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="84" to="85">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="85" to="86">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="86" to="87">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="87" to="49">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="88" to="48">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_indices_dest_V, i1* %in_indices_id_V, i1* %in_indices_last_V, i1* %in_indices_user_V, i4* %in_indices_strb_V, i4* %in_indices_keep_V, i32* %in_indices_data_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out2, [8 x i8]* @str189, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str189, [8 x i8]* @str189, [8 x i8]* @str189)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str188, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str188, [8 x i8]* @str188, [8 x i8]* @str188)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out1, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str187, [8 x i8]* @str187, [8 x i8]* @str187)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str186, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str186, [8 x i8]* @str186, [8 x i8]* @str186)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %NUMBER_OF_INDICES_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_INDICES)

]]></node>
<StgValue><ssdm name="NUMBER_OF_INDICES_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %NUMBER_OF_DAYS_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_DAYS)

]]></node>
<StgValue><ssdm name="NUMBER_OF_DAYS_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="64">
<![CDATA[
entry:7  %tmp1_keep_V_i = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_keep_V_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="64">
<![CDATA[
entry:8  %tmp1_strb_V_i = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_strb_V_i"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64">
<![CDATA[
entry:9  %tmp1_user_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_user_V_i"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="64">
<![CDATA[
entry:10  %tmp1_last_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_last_V_i"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="64">
<![CDATA[
entry:11  %tmp1_id_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_id_V_i"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="64">
<![CDATA[
entry:12  %tmp1_dest_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_dest_V_i"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out2, [8 x i8]* @str158, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str158, [8 x i8]* @str158, [8 x i8]* @str158)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_INDICES_out2, i32 %NUMBER_OF_INDICES_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str156, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str156, [8 x i8]* @str156, [8 x i8]* @str156)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_INDICES_out, i32 %NUMBER_OF_INDICES_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out1, [8 x i8]* @str154, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str154, [8 x i8]* @str154, [8 x i8]* @str154)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_DAYS_out1, i32 %NUMBER_OF_DAYS_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str152, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str152, [8 x i8]* @str152, [8 x i8]* @str152)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:20  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_DAYS_out, i32 %NUMBER_OF_DAYS_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_returnB_out_c2_s, [8 x i8]* @str79, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str80, [1 x i8]* @str80, [8 x i8]* @str79)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnB_out_c2_V, [8 x i8]* @str75, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str76, [1 x i8]* @str76, [8 x i8]* @str75)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareB_out_c2_V, [8 x i8]* @str71, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str72, [1 x i8]* @str72, [8 x i8]* @str71)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnB_out_c2_V, [8 x i8]* @str67, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str68, [1 x i8]* @str68, [8 x i8]* @str67)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_out_c2_V, [8 x i8]* @str63, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str64, [1 x i8]* @str64, [8 x i8]* @str63)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_returnB_out_c1_s, [8 x i8]* @str59, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str60, [1 x i8]* @str60, [8 x i8]* @str59)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnB_out_c1_V, [8 x i8]* @str55, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str56, [1 x i8]* @str56, [8 x i8]* @str55)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareB_out_c1_V, [8 x i8]* @str51, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str52, [1 x i8]* @str52, [8 x i8]* @str51)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnB_out_c1_V, [8 x i8]* @str47, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str48, [1 x i8]* @str48, [8 x i8]* @str47)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_out_c1_V, [8 x i8]* @str43, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str44, [1 x i8]* @str44, [8 x i8]* @str43)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_out_c2_V, [8 x i8]* @str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str40, [1 x i8]* @str40, [8 x i8]* @str39)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareA_out_c2_V, [8 x i8]* @str35, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str36, [1 x i8]* @str36, [8 x i8]* @str35)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnA_out_c2_V, [8 x i8]* @str31, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str32, [1 x i8]* @str32, [8 x i8]* @str31)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_out_c1_V, [8 x i8]* @str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str28, [1 x i8]* @str28, [8 x i8]* @str27)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareA_out_c1_V, [8 x i8]* @str23, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str24, [1 x i8]* @str24, [8 x i8]* @str23)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnA_out_c1_V, [8 x i8]* @str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str20, [1 x i8]* @str20, [8 x i8]* @str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
entry:39  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_i = phi float [ 1.000000e+00, %entry ], [ %tmp_i_i_49, %1 ]

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i_i_i = phi i8 [ 2, %entry ], [ %i, %1 ]

]]></node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond_i_i = icmp eq i8 %i_i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %.preheader.i.i, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_49 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_49 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_49 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_49"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_49 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_86_i_i = zext i8 %i_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_rom_addr = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_86_i_i

]]></node>
<StgValue><ssdm name="weight_rom_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_i_i_49, float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %i = add i8 %i_i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %i1_i_i = phi i31 [ %i_3, %2 ], [ 2, %0 ]

]]></node>
<StgValue><ssdm name="i1_i_i"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i.i:1  %i1_i_cast_i = zext i31 %i1_i_i to i32

]]></node>
<StgValue><ssdm name="i1_i_cast_i"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:2  %tmp_85_i_i = icmp slt i32 %i1_i_cast_i, %NUMBER_OF_DAYS_read

]]></node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483645, i64 0)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %tmp_85_i_i, label %2, label %weight_rom_init.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="31">
<![CDATA[
:1  %tmp_87_i_i = zext i31 %i1_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weight_rom_addr_1 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_87_i_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_85_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %i_3 = add i31 %i1_i_i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_85_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="64">
<![CDATA[
weight_rom_init.exit.i:0  %tmp_2_i = alloca float, align 4

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_85_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:1  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_88_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_88_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_88_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_88_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="162" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_88_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %tmp_88_i_i, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:1  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit.i:2  %in_indices_data_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:3  %tmp_i = bitcast i32 %in_indices_data_V_read to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:4  %tmp1_keep_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="tmp1_keep_V"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:5  store volatile i4 %tmp1_keep_V, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:6  %tmp1_strb_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="tmp1_strb_V"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:7  store volatile i4 %tmp1_strb_V, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:8  %tmp1_user_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="tmp1_user_V"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:9  store volatile i1 %tmp1_user_V, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:10  %tmp1_last_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="tmp1_last_V"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:11  store volatile i1 %tmp1_last_V, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:12  %tmp1_id_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="tmp1_id_V"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:13  store volatile i1 %tmp1_id_V, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:14  %tmp1_dest_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="tmp1_dest_V"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:15  store volatile i1 %tmp1_dest_V, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit.i:16  %tmp_1_i = add nsw i32 %NUMBER_OF_DAYS_read, -1

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
weight_rom_init.exit.i:17  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_3_i = phi float [ %tmp_i, %weight_rom_init.exit.i ], [ %tmp_3_i_tmp_2_i, %4 ]

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i32 [ 1, %weight_rom_init.exit.i ], [ %i_4, %4 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i = icmp sgt i32 %i_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_4_i, label %.preheader.i.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_2_i_load_1 = load float* %tmp_2_i, align 4

]]></node>
<StgValue><ssdm name="tmp_2_i_load_1"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="31" op_0_bw="32">
<![CDATA[
:1  %tmp = trunc i32 %i_i to i31

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_i = icmp eq i32 %i_i, 1

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %in_indices_data_V_read_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_1"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %in_indices_keep_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="in_indices_keep_V_read"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  store volatile i4 %in_indices_keep_V_read, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %in_indices_strb_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="in_indices_strb_V_read"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  store volatile i4 %in_indices_strb_V_read, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %in_indices_user_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="in_indices_user_V_read"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  store volatile i1 %in_indices_user_V_read, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %in_indices_last_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="in_indices_last_V_read"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  store volatile i1 %in_indices_last_V_read, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %in_indices_id_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="in_indices_id_V_read"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  store volatile i1 %in_indices_id_V_read, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %in_indices_dest_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="in_indices_dest_V_read"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %in_indices_dest_V_read, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_3_i_tmp_2_i = select i1 %tmp_5_i, float %tmp_3_i, float %tmp_2_i_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i_tmp_2_i"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_14_i = bitcast i32 %in_indices_data_V_read_1 to float

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %i_4 = add nsw i32 %i_i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  store float %tmp_14_i, float* %tmp_2_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="209" st_id="19" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="213" st_id="23" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="214" st_id="24" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="215" st_id="25" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="216" st_id="26" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="219" st_id="29" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="220" st_id="30" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="221" st_id="31" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="222" st_id="32" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_15_i = fdiv float %tmp_3_i_tmp_2_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="223" st_id="33" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="224" st_id="34" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="225" st_id="35" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="226" st_id="36" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="227" st_id="37" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="228" st_id="38" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="229" st_id="39" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="230" st_id="40" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="231" st_id="41" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="232" st_id="42" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_80_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:23  %tmp_16_i = add i31 %tmp, -1

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="31">
<![CDATA[
:24  %tmp_17_i = zext i31 %tmp_16_i to i64

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %lnReturnA_addr = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_17_i

]]></node>
<StgValue><ssdm name="lnReturnA_addr"/></StgValue>
</operation>

<operation id="242" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:26  store float %lnReturn, float* %lnReturnA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:27  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %tmp_80_i)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="245" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %tmp_2_i_load = load float* %tmp_2_i, align 4

]]></node>
<StgValue><ssdm name="tmp_2_i_load"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:1  %shift_reg_load1_i = alloca float, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load1_i"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:2  store float %tmp_2_i_load, float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:3  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="249" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %column_index_i = phi i31 [ %column_index, %11 ], [ 1, %.preheader.i.preheader ]

]]></node>
<StgValue><ssdm name="column_index_i"/></StgValue>
</operation>

<operation id="250" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %column_index_cast_i = zext i31 %column_index_i to i32

]]></node>
<StgValue><ssdm name="column_index_cast_i"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_6_i = icmp slt i32 %column_index_cast_i, %NUMBER_OF_INDICES_read

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %tmp_6_i, label %5, label %frontEnd.1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="31">
<![CDATA[
:0  %tmp_42 = trunc i31 %column_index_i to i1

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="255" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %in_indices_data_V_read_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_2"/></StgValue>
</operation>

<operation id="256" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_10_i = bitcast i32 %in_indices_data_V_read_2 to float

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="257" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %tmp1_keep_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="tmp1_keep_V_1"/></StgValue>
</operation>

<operation id="258" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  store volatile i4 %tmp1_keep_V_1, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %tmp1_strb_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="tmp1_strb_V_1"/></StgValue>
</operation>

<operation id="260" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  store volatile i4 %tmp1_strb_V_1, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp1_user_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="tmp1_user_V_1"/></StgValue>
</operation>

<operation id="262" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  store volatile i1 %tmp1_user_V_1, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp1_last_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="tmp1_last_V_1"/></StgValue>
</operation>

<operation id="264" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  store volatile i1 %tmp1_last_V_1, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp1_id_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="tmp1_id_V_1"/></StgValue>
</operation>

<operation id="266" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  store volatile i1 %tmp1_id_V_1, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp1_dest_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="tmp1_dest_V_1"/></StgValue>
</operation>

<operation id="268" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  store volatile i1 %tmp1_dest_V_1, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0">
<![CDATA[
frontEnd.1.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="271" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %shift_reg_load_i = phi float [ %tmp_10_i, %5 ], [ %shift_reg_load_i_shift_reg_lo, %10 ]

]]></node>
<StgValue><ssdm name="shift_reg_load_i"/></StgValue>
</operation>

<operation id="272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i1_i = phi i32 [ 1, %5 ], [ %i_5, %10 ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="273" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_18_i = icmp sgt i32 %i1_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="274" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_18_i, label %11, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32">
<![CDATA[
:0  %shift_reg_load = load float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="276" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="31" op_0_bw="32">
<![CDATA[
:1  %tmp_43 = trunc i32 %i1_i to i31

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="277" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="278" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19_i = icmp eq i32 %i1_i, 1

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="279" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %in_indices_data_V_read_3 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_3"/></StgValue>
</operation>

<operation id="280" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %in_indices_keep_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="in_indices_keep_V_read_2"/></StgValue>
</operation>

<operation id="281" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  store volatile i4 %in_indices_keep_V_read_2, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %in_indices_strb_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="in_indices_strb_V_read_2"/></StgValue>
</operation>

<operation id="283" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  store volatile i4 %in_indices_strb_V_read_2, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %in_indices_user_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="in_indices_user_V_read_2"/></StgValue>
</operation>

<operation id="285" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  store volatile i1 %in_indices_user_V_read_2, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %in_indices_last_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="in_indices_last_V_read_2"/></StgValue>
</operation>

<operation id="287" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  store volatile i1 %in_indices_last_V_read_2, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %in_indices_id_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="in_indices_id_V_read_2"/></StgValue>
</operation>

<operation id="289" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  store volatile i1 %in_indices_id_V_read_2, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="49" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %in_indices_dest_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="in_indices_dest_V_read_2"/></StgValue>
</operation>

<operation id="291" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %in_indices_dest_V_read_2, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %shift_reg_load_i_shift_reg_lo = select i1 %tmp_19_i, float %shift_reg_load_i, float %shift_reg_load

]]></node>
<StgValue><ssdm name="shift_reg_load_i_shift_reg_lo"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_26_i = bitcast i32 %in_indices_data_V_read_3 to float

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="294" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="32">
<![CDATA[
:23  %tmp_28_i = zext i32 %i1_i to i64

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weight_rom_addr_2 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_28_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %tmp_42, label %8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @p_str5, i32 %tmp_81_i)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_5 = add nsw i32 %i1_i, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store float %tmp_26_i, float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="304" st_id="51" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="305" st_id="52" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="306" st_id="53" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="307" st_id="54" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="308" st_id="55" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="309" st_id="56" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="310" st_id="57" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="311" st_id="58" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="312" st_id="59" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="313" st_id="60" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="314" st_id="61" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="315" st_id="62" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="316" st_id="63" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="317" st_id="64" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="318" st_id="65" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27_i = fdiv float %shift_reg_load_i_shift_reg_lo, %tmp_26_i

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="319" st_id="66" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="320" st_id="67" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="321" st_id="68" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="322" st_id="69" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="323" st_id="70" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="324" st_id="71" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="325" st_id="72" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="326" st_id="73" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="327" st_id="74" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="328" st_id="75" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="329" st_id="76" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="330" st_id="77" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>

<operation id="331" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:26  %tmp_29_i = add i31 %tmp_43, -1

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="332" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="31">
<![CDATA[
:27  %tmp_30_i = zext i31 %tmp_29_i to i64

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="333" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %lnReturnA_addr_1 = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_30_i

]]></node>
<StgValue><ssdm name="lnReturnA_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="8">
<![CDATA[
:29  %lnReturnA_temp = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_temp"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="335" st_id="78" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_2 = call float @llvm.log.f32(float %tmp_27_i)

]]></node>
<StgValue><ssdm name="lnReturn_2"/></StgValue>
</operation>

<operation id="336" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="8">
<![CDATA[
:29  %lnReturnA_temp = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_temp"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="337" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fmul float %lnReturnA_temp, %lnReturnA_temp

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="338" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_32_i = fmul float %lnReturn_2, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="339" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_33_i = fmul float %lnReturnA_temp, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="340" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fmul float %lnReturnA_temp, %lnReturnA_temp

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="341" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_32_i = fmul float %lnReturn_2, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="342" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_33_i = fmul float %lnReturnA_temp, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="343" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fmul float %lnReturnA_temp, %lnReturnA_temp

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="344" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_32_i = fmul float %lnReturn_2, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="345" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_33_i = fmul float %lnReturnA_temp, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="346" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fmul float %lnReturnA_temp, %lnReturnA_temp

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="347" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_32_i = fmul float %lnReturn_2, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="348" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_33_i = fmul float %lnReturnA_temp, %lnReturn_2

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="349" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %weight_returnA_temp = fmul float %lnReturnA_temp, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_temp"/></StgValue>
</operation>

<operation id="350" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %weight_returnSquareA_temp = fmul float %tmp_31_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareA_temp"/></StgValue>
</operation>

<operation id="351" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %weight_returnB_temp = fmul float %lnReturn_2, %weight

]]></node>
<StgValue><ssdm name="weight_returnB_temp"/></StgValue>
</operation>

<operation id="352" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %weight_returnSquareB_temp = fmul float %tmp_32_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareB_temp"/></StgValue>
</operation>

<operation id="353" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %weight_returnA_returnB_temp = fmul float %tmp_33_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_returnB_temp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="354" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %weight_returnA_temp = fmul float %lnReturnA_temp, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_temp"/></StgValue>
</operation>

<operation id="355" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %weight_returnSquareA_temp = fmul float %tmp_31_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareA_temp"/></StgValue>
</operation>

<operation id="356" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %weight_returnB_temp = fmul float %lnReturn_2, %weight

]]></node>
<StgValue><ssdm name="weight_returnB_temp"/></StgValue>
</operation>

<operation id="357" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %weight_returnSquareB_temp = fmul float %tmp_32_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareB_temp"/></StgValue>
</operation>

<operation id="358" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %weight_returnA_returnB_temp = fmul float %tmp_33_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_returnB_temp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="359" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %weight_returnA_temp = fmul float %lnReturnA_temp, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_temp"/></StgValue>
</operation>

<operation id="360" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %weight_returnSquareA_temp = fmul float %tmp_31_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareA_temp"/></StgValue>
</operation>

<operation id="361" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %weight_returnB_temp = fmul float %lnReturn_2, %weight

]]></node>
<StgValue><ssdm name="weight_returnB_temp"/></StgValue>
</operation>

<operation id="362" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %weight_returnSquareB_temp = fmul float %tmp_32_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareB_temp"/></StgValue>
</operation>

<operation id="363" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %weight_returnA_returnB_temp = fmul float %tmp_33_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_returnB_temp"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="364" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %weight_returnA_temp = fmul float %lnReturnA_temp, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_temp"/></StgValue>
</operation>

<operation id="367" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %weight_returnSquareA_temp = fmul float %tmp_31_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareA_temp"/></StgValue>
</operation>

<operation id="368" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %weight_returnB_temp = fmul float %lnReturn_2, %weight

]]></node>
<StgValue><ssdm name="weight_returnB_temp"/></StgValue>
</operation>

<operation id="369" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %weight_returnSquareB_temp = fmul float %tmp_32_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnSquareB_temp"/></StgValue>
</operation>

<operation id="370" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %weight_returnA_returnB_temp = fmul float %tmp_33_i, %weight

]]></node>
<StgValue><ssdm name="weight_returnA_returnB_temp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="371" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %ln_returnA_out_c2_V, float %lnReturnA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnSquareA_out_c2_V, float %weight_returnSquareA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnA_out_c2_V, float %weight_returnA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_out_c2_V, float %sum_weight)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %ln_returnB_out_c2_V, float %lnReturn_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnSquareB_out_c2_V, float %weight_returnSquareB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnB_out_c2_V, float %weight_returnB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnA_returnB_out_c2_s, float %weight_returnA_returnB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %ln_returnA_out_c1_V, float %lnReturnA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnSquareA_out_c1_V, float %weight_returnSquareA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnA_out_c1_V, float %weight_returnA_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_out_c1_V, float %sum_weight)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %ln_returnB_out_c1_V, float %lnReturn_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnSquareB_out_c1_V, float %weight_returnSquareB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnB_out_c1_V, float %weight_returnB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %weight_returnA_returnB_out_c1_s, float %weight_returnA_returnB_temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="389" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %column_index = add i31 %column_index_i, 1

]]></node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="390" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
