

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Feb 21 11:29:43 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Tapped_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   41|   41|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       38|       38|         2|          2|          1|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|       40|    -|
|Memory               |        0|     -|       96|       20|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      114|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      210|      230|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_11s_32s_32_1_1_U2  |mul_11s_32s_32_1_1  |        0|   1|  0|  20|    0|
    |mul_32s_7ns_32_1_1_U1  |mul_32s_7ns_32_1_1  |        0|   0|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c  |        0|  32|  10|    0|    19|   32|     1|          608|
    |shift_reg_U      |shift_reg      |        0|  64|  10|    0|    19|   32|     1|          608|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  96|  20|    0|    38|   64|     2|         1216|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_196_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln12_fu_190_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln21_fu_172_p2   |         +|   0|  0|  12|           5|           2|
    |icmp_ln16_fu_166_p2  |      icmp|   0|  0|  10|           6|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          49|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |acc_reg_121                      |   9|          2|   32|         64|
    |ap_NS_fsm                        |  26|          5|    1|          5|
    |ap_phi_mux_mul_pn_phi_fu_137_p4  |   9|          2|   32|         64|
    |i_reg_109                        |   9|          2|    6|         12|
    |mul_pn_reg_134                   |   9|          2|   32|         64|
    |shift_reg_address0               |  20|          4|    5|         20|
    |shift_reg_d0                     |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  96|         20|  140|        325|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |acc_reg_121        |  32|   0|   32|          0|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_cast1_reg_216    |   6|   0|   64|         58|
    |i_reg_109          |   6|   0|    6|          0|
    |icmp_ln16_reg_221  |   1|   0|    1|          0|
    |mul_pn_reg_134     |  32|   0|   32|          0|
    |mul_reg_207        |  32|   0|   32|          0|
    |tmp_reg_212        |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 114|   0|  172|         58|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [FIR_Lab/fir.cpp:4]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.90ns)   --->   "%mul = mul i32 %x_read, i32 53" [FIR_Lab/fir.cpp:4]   --->   Operation 11 'mul' 'mul' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln12 = br void" [FIR_Lab/fir.cpp:12]   --->   Operation 12 'br' 'br_ln12' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i6 18, void, i6 %add_ln12, void" [FIR_Lab/fir.cpp:12]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc = phi i32 0, void, i32 %acc_1, void"   --->   Operation 14 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [FIR_Lab/fir.cpp:12]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp, void %.split, void" [FIR_Lab/fir.cpp:12]   --->   Operation 18 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast1 = zext i6 %i" [FIR_Lab/fir.cpp:12]   --->   Operation 19 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_5 = trunc i6 %i" [FIR_Lab/fir.cpp:12]   --->   Operation 20 'trunc' 'empty_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [FIR_Lab/fir.cpp:9]   --->   Operation 21 'specloopname' 'specloopname_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%icmp_ln16 = icmp_eq  i6 %i, i6 0" [FIR_Lab/fir.cpp:16]   --->   Operation 22 'icmp' 'icmp_ln16' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void, void" [FIR_Lab/fir.cpp:16]   --->   Operation 23 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%add_ln21 = add i5 %empty_5, i5 31" [FIR_Lab/fir.cpp:21]   --->   Operation 24 'add' 'add_ln21' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %add_ln21" [FIR_Lab/fir.cpp:21]   --->   Operation 25 'zext' 'zext_ln21' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln21" [FIR_Lab/fir.cpp:21]   --->   Operation 26 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.73ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [FIR_Lab/fir.cpp:21]   --->   Operation 27 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast1" [FIR_Lab/fir.cpp:22]   --->   Operation 28 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.73ns)   --->   "%fir_int_int_c_load = load i5 %fir_int_int_c_addr" [FIR_Lab/fir.cpp:22]   --->   Operation 29 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19> <ROM>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%store_ln18 = store i32 %x_read, i32 0" [FIR_Lab/fir.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = (!tmp & icmp_ln16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19> <RAM>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%br_ln19 = br void" [FIR_Lab/fir.cpp:19]   --->   Operation 31 'br' 'br_ln19' <Predicate = (!tmp & icmp_ln16)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.23>
ST_3 : Operation 32 [1/2] (0.73ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [FIR_Lab/fir.cpp:21]   --->   Operation 32 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1" [FIR_Lab/fir.cpp:21]   --->   Operation 33 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "%store_ln21 = store i32 %shift_reg_load, i5 %shift_reg_addr_1" [FIR_Lab/fir.cpp:21]   --->   Operation 34 'store' 'store_ln21' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19> <RAM>
ST_3 : Operation 35 [1/2] (0.73ns)   --->   "%fir_int_int_c_load = load i5 %fir_int_int_c_addr" [FIR_Lab/fir.cpp:22]   --->   Operation 35 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19> <ROM>
ST_3 : Operation 36 [1/1] (3.90ns)   --->   "%mul_ln22 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [FIR_Lab/fir.cpp:22]   --->   Operation 36 'mul' 'mul_ln22' <Predicate = (!tmp & !icmp_ln16)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln16)> <Delay = 0.46>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node acc_1)   --->   "%mul_pn = phi i32 %mul, void, i32 %mul_ln22, void" [FIR_Lab/fir.cpp:4]   --->   Operation 38 'phi' 'mul_pn' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.84ns)   --->   "%add_ln12 = add i6 %i, i6 63" [FIR_Lab/fir.cpp:12]   --->   Operation 39 'add' 'add_ln12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.14ns) (out node of the LUT)   --->   "%acc_1 = add i32 %mul_pn, i32 %acc" [FIR_Lab/fir.cpp:9]   --->   Operation 40 'add' 'acc_1' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc" [FIR_Lab/fir.cpp:25]   --->   Operation 42 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [FIR_Lab/fir.cpp:26]   --->   Operation 43 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
x_read             (read             ) [ 00110]
mul                (mul              ) [ 00110]
br_ln12            (br               ) [ 01110]
i                  (phi              ) [ 00110]
acc                (phi              ) [ 00111]
specpipeline_ln0   (specpipeline     ) [ 00000]
tmp                (bitselect        ) [ 00110]
empty              (speclooptripcount) [ 00000]
br_ln12            (br               ) [ 00000]
i_cast1            (zext             ) [ 00010]
empty_5            (trunc            ) [ 00000]
specloopname_ln9   (specloopname     ) [ 00000]
icmp_ln16          (icmp             ) [ 00110]
br_ln16            (br               ) [ 00000]
add_ln21           (add              ) [ 00000]
zext_ln21          (zext             ) [ 00000]
shift_reg_addr     (getelementptr    ) [ 00010]
fir_int_int_c_addr (getelementptr    ) [ 00010]
store_ln18         (store            ) [ 00000]
br_ln19            (br               ) [ 00110]
shift_reg_load     (load             ) [ 00000]
shift_reg_addr_1   (getelementptr    ) [ 00000]
store_ln21         (store            ) [ 00000]
fir_int_int_c_load (load             ) [ 00000]
mul_ln22           (mul              ) [ 00000]
br_ln0             (br               ) [ 00000]
mul_pn             (phi              ) [ 00010]
add_ln12           (add              ) [ 01110]
acc_1              (add              ) [ 01110]
br_ln0             (br               ) [ 01110]
write_ln25         (write            ) [ 00000]
ret_ln26           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fir_int_int_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln25_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="shift_reg_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/2 store_ln18/2 store_ln21/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fir_int_int_c_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_c_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_c_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="shift_reg_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="1"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="6" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="acc_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="acc_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="mul_pn_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mul_pn (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="mul_pn_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mul_pn/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="mul_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_cast1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln16_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln21_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln21_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="mul_ln22_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln12_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="acc_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="x_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="mul_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2"/>
<pin id="209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_cast1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln16_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="225" class="1005" name="shift_reg_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="fir_int_int_c_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln12_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="240" class="1005" name="acc_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="80" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="132"><net_src comp="121" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="147"><net_src comp="60" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="113" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="113" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="165"><net_src comp="113" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="113" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="187"><net_src comp="93" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="80" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="194"><net_src comp="109" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="137" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="121" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="60" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="210"><net_src comp="143" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="215"><net_src comp="149" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="157" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="224"><net_src comp="166" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="73" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="233"><net_src comp="86" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="238"><net_src comp="190" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="243"><net_src comp="196" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 }
	Port: fir : fir_int_int_c | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln12 : 2
		i_cast1 : 1
		empty_5 : 1
		icmp_ln16 : 1
		br_ln16 : 2
		add_ln21 : 2
		zext_ln21 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		fir_int_int_c_addr : 2
		fir_int_int_c_load : 3
	State 3
		store_ln21 : 1
		mul_ln22 : 1
		mul_pn : 2
		acc_1 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln21_fu_172    |    0    |    0    |    12   |
|    add   |     add_ln12_fu_190    |    0    |    0    |    13   |
|          |      acc_1_fu_196      |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    mul   |       mul_fu_143       |    0    |    0    |    20   |
|          |     mul_ln22_fu_183    |    1    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln16_fu_166    |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_60   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln25_write_fu_66 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_149       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |     i_cast1_fu_157     |    0    |    0    |    0    |
|          |    zext_ln21_fu_178    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |     empty_5_fu_162     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   114   |
|----------|------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|fir_int_int_c|    0   |   32   |   10   |
|  shift_reg  |    0   |   64   |   10   |
+-------------+--------+--------+--------+
|    Total    |    0   |   96   |   20   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_1_reg_240      |   32   |
|        acc_reg_121       |   32   |
|     add_ln12_reg_235     |    6   |
|fir_int_int_c_addr_reg_230|    5   |
|      i_cast1_reg_216     |   64   |
|         i_reg_109        |    6   |
|     icmp_ln16_reg_221    |    1   |
|      mul_pn_reg_134      |   32   |
|        mul_reg_207       |   32   |
|  shift_reg_addr_reg_225  |    5   |
|        tmp_reg_212       |    1   |
|      x_read_reg_202      |   32   |
+--------------------------+--------+
|           Total          |   248  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_109    |  p0  |   2  |   6  |   12   ||    9    |
|    acc_reg_121   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   170  || 2.38429 ||    56   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   114  |
|   Memory  |    0   |    -   |    -   |   96   |   20   |
|Multiplexer|    -   |    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |    -   |   248  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    2   |   344  |   190  |
+-----------+--------+--------+--------+--------+--------+
