callers_pc	,	V_172
"CPU#%d: PIC%d[%016llx]\n"	,	L_3
PERF_EF_UPDATE	,	V_75
shift	,	V_10
delta	,	V_42
exclude_hv	,	V_115
ksp	,	V_162
local_irq_save	,	F_40
local64_cmpxchg	,	F_19
sparc_pmu_read	,	F_44
niagara2_event_map	,	F_8
n_ev	,	V_95
active_event_index	,	F_34
ef_flags	,	V_121
pmu	,	V_66
cache_map	,	V_86
state	,	V_63
nocheck	,	V_126
events	,	V_36
ret_stack	,	V_177
unlikely	,	F_23
exclude_user	,	V_113
SPARC_PMU_HAS_CONFLICTS	,	V_100
sparc_pmu_disable	,	F_33
left	,	V_48
STACK_BIAS	,	V_168
unused	,	V_77
is_software_event	,	F_62
niagara1_event_map	,	F_7
perf_sample_data_init	,	F_76
sample_period	,	V_50
n_prev	,	V_104
hw_perf_event	,	V_31
exclude_kernel	,	V_114
stack_trace_flush	,	F_85
nop_for_index	,	F_14
write_pcr	,	V_21
mutex_unlock	,	F_53
current	,	V_175
sf	,	V_170
"Supported PMU type is '%s'\n"	,	L_14
perf_event_print_debug	,	F_72
prev_count	,	V_44
num_pic_regs	,	V_141
perf_callchain_store	,	F_86
u8	,	T_1
atomic_read	,	F_50
_flags	,	V_76
pr_info	,	F_74
niagara1_pmu	,	V_156
cpu_hw_events	,	V_29
i	,	V_55
regs	,	V_150
ENOENT	,	V_87
sparc_stackf32	,	V_182
cache_type	,	V_83
EOPNOTSUPP	,	V_131
cp	,	V_57
n	,	V_109
init_hw_perf_events	,	F_79
perf_event_encode	,	F_1
s64	,	T_4
"No support for PMU type '%s'\n"	,	L_13
event_id	,	V_14
kstack_valid	,	F_87
PERF_EVENT_TXN	,	V_125
n_new	,	V_105
mutex_lock	,	F_49
SPARC_PMU_ALL_EXCLUDES_SAME	,	V_111
sparc_pmu_stop	,	F_38
kstack_is_trap_frame	,	F_89
smp_processor_id	,	F_73
perf_event_map	,	V_1
config	,	V_82
hv_bit	,	V_70
ERR_PTR	,	F_57
active_events	,	V_78
niagara4_perfmon_event_map	,	V_18
PIC_LOWER	,	V_101
local64_read	,	F_18
NOTIFY_DONE	,	V_151
PERF_HES_UPTODATE	,	V_74
supported_pmu	,	F_78
"cpu"	,	L_15
niagara2_pmu	,	V_157
sparc_pmu_enable	,	F_30
perf_event_nmi_notifier	,	V_159
"ultra3"	,	L_4
sparc_default_read_pmc	,	F_4
ultra3_pmu	,	V_155
ret	,	V_51
perf_event_get_msk	,	F_2
sparc_vt_write_pmc	,	F_11
sparc_pmu_type	,	V_154
eh	,	V_108
PIC_UPPER	,	V_103
ek	,	V_107
__get_cpu_var	,	F_31
count	,	V_46
perf_sample_data	,	V_147
encoding	,	V_3
PIC_NO_INDEX	,	V_59
config_base	,	V_65
perf_event_attr	,	V_127
graph	,	V_164
sparc_map_cache_event	,	F_56
eu	,	V_106
success	,	V_102
user_bit	,	V_68
idx	,	V_6
perf_event	,	V_38
BUG_ON	,	F_35
__kprobes	,	T_5
atomic_dec_and_mutex_lock	,	F_55
fp	,	V_163
perf_event_release_pmc	,	F_54
on_each_cpu	,	F_51
nop	,	V_37
has_branch_stack	,	F_66
sparc_vt_read_pmc	,	F_10
MAX_HWEVENTS	,	V_128
stop_nmi_watchdog	,	F_46
pmap	,	V_2
perf_event_overflow	,	F_77
enc	,	V_33
pcr	,	V_19
new_raw_count	,	V_41
sparc_pmu_add	,	F_64
"Performance events: "	,	L_12
mask	,	V_11
evts	,	V_94
PERF_TYPE_RAW	,	V_136
sparc_perf_event_set_period	,	F_22
last_period	,	V_52
upper_nop	,	V_27
lower_shift	,	V_25
again	,	V_43
sparc_pmu_disable_event	,	F_16
"CPU#%d: PCR%d[%016llx]\n"	,	L_2
sparc_stackf	,	V_169
nmi_active	,	V_80
PERF_COUNT_HW_CACHE_RESULT_MAX	,	V_91
thread32_stack_is_64bit	,	F_94
read_pcr	,	V_20
perf_pmu_register	,	F_81
update_pcrs_for_enable	,	F_29
u_regs	,	V_166
UREG_I6	,	V_167
flushw_user	,	F_96
sparc_pmu_commit_txn	,	F_71
local64_sub	,	F_21
period_left	,	V_47
"ultra4+"	,	L_7
sparc_pmu	,	V_23
hw	,	V_60
NOTIFY_STOP	,	V_153
cpuhw	,	V_139
perf_pmu_enable	,	F_42
sparc_pmu_start_txn	,	F_69
"niagara2"	,	L_9
write_pic	,	V_13
die_args	,	V_146
perf_callchain_user_64	,	F_91
PERF_TYPE_HARDWARE	,	V_132
val	,	V_5
sparc_pmu_cancel_txn	,	F_70
period	,	V_49
idx0	,	V_98
sparc_default_write_pmc	,	F_5
current_idx_dmy	,	V_129
destroy	,	V_138
index	,	V_174
PERF_MAX_STACK_DEPTH	,	V_179
current_idx	,	V_58
sparc_pmu_start	,	F_36
read_pic	,	V_8
"niagara"	,	L_8
upper_shift	,	V_24
n_events	,	V_56
"niagara3"	,	L_10
hwc	,	V_32
perf_event_update_userpage	,	F_25
sparc_pmu_enable_event	,	F_15
__args	,	V_145
cmd	,	V_144
collect_events	,	F_61
niagara1_perfmon_event_map	,	V_16
sparc_pmu_event_init	,	F_65
ENODEV	,	V_130
TIF_32BIT	,	V_184
group_flag	,	V_124
"ultra3+"	,	L_5
perf_callchain_entry	,	V_160
perf_callchain_user	,	F_95
flags	,	V_72
perf_event_nmi_handler	,	F_75
check_excludes	,	F_60
enabled	,	V_67
hw_perf_event_destroy	,	F_58
pcr_ops	,	V_7
out	,	V_62
max_count	,	V_118
perf_callchain_kernel	,	F_83
max_hw_events	,	V_99
local_irq_restore	,	F_43
"niagara4"	,	L_11
cache_result	,	V_85
event	,	V_39
n_added	,	V_61
PIC_UPPER_INDEX	,	V_9
perf_pmu_disable	,	F_41
register_die_notifier	,	F_82
tpc	,	V_165
EAGAIN	,	V_116
max_events	,	V_133
EINVAL	,	V_89
mask_for_index	,	F_13
PERF_COUNT_HW_CACHE_MAX	,	V_88
msk0	,	V_96
__init	,	T_6
self	,	V_143
notifier_block	,	V_142
sparc_perf_event_update	,	F_17
first	,	V_110
"\n"	,	L_1
msk1	,	V_97
n0	,	V_122
PERF_EF_RELOAD	,	V_73
data	,	V_148
atomic_inc	,	F_52
usf	,	V_181
pic	,	V_12
start_nmi_watchdog	,	V_81
PERF_TYPE_HW_CACHE	,	V_135
read_pmc	,	V_45
calculate_single_pcr	,	F_27
barrier	,	F_32
write_pmc	,	V_54
pmc_grab_mutex	,	V_79
u32	,	T_3
cpuc	,	V_30
cache_op	,	V_84
prev_raw_count	,	V_40
current_thread_info	,	F_88
sparc_check_constraints	,	F_59
priv_bit	,	V_69
group	,	V_117
return_to_handler	,	V_173
mm	,	V_183
PERF_EVENT_STATE_OFF	,	V_120
group_leader	,	V_137
pt_regs	,	V_149
local64_add	,	F_20
ultra3_perfmon_event_map	,	V_15
cpu	,	V_140
CACHE_OP_NONSENSE	,	V_93
PTR_ERR	,	F_68
user_mode	,	F_90
__copy_from_user_inatomic	,	F_92
entry	,	V_161
perf_stop_nmi_watchdog	,	F_45
PERF_EF_START	,	V_123
event_encoding	,	F_12
sparc_pmu_del	,	F_39
curr_ret_stack	,	V_176
perf_callchain_user_32	,	F_93
DIE_NMI	,	V_152
niagara4_pmu	,	V_158
list_for_each_entry	,	F_63
PCR_N4_PICNPT	,	V_22
lower_nop	,	V_28
perf_event_grab_pmc	,	F_47
"ultra3i"	,	L_6
nr	,	V_178
pic_mask	,	V_4
niagara4_event_map	,	F_9
WARN_ON_ONCE	,	F_37
pcr_index	,	V_34
niagara2_perfmon_event_map	,	V_17
PERF_HES_STOPPED	,	V_64
event_map	,	V_134
PERF_COUNT_HW_CACHE_OP_MAX	,	V_90
event_mask	,	V_26
MAX_PERIOD	,	V_53
calculate_multiple_pcrs	,	F_28
attr	,	V_112
atomic_inc_not_zero	,	F_48
local64_set	,	F_24
CONFIG_FUNCTION_GRAPH_TRACER	,	F_84
num_pcrs	,	V_35
pr_cont	,	F_80
ultra3_event_map	,	F_6
irq_bit	,	V_71
CACHE_OP_UNSUPPORTED	,	V_92
read_in_all_counters	,	F_26
u64	,	T_2
pc	,	V_171
event_base	,	V_119
perf_event_get_enc	,	F_3
test_thread_flag	,	F_97
ufp	,	V_180
IS_ERR	,	F_67
