
CANLector_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a718  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800a9b8  0800a9b8  0000b9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab44  0800ab44  0000c088  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab44  0800ab44  0000bb44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab4c  0800ab4c  0000c088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab4c  0800ab4c  0000bb4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab50  0800ab50  0000bb50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  0800ab54  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000056c  24000088  0800abdc  0000c088  2**2
                  ALLOC
 10 ._user_heap_stack 00004004  240005f4  0800abdc  0000c5f4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a547  00000000  00000000  0000c0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ff  00000000  00000000  000265fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001418  00000000  00000000  00029b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f83  00000000  00000000  0002af18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c9ec  00000000  00000000  0002be9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ecb0  00000000  00000000  00068887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00182700  00000000  00000000  00087537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00209c37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058f8  00000000  00000000  00209c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0020f574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a9a0 	.word	0x0800a9a0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	0800a9a0 	.word	0x0800a9a0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <lcd_send_cmd>:
I2C_HandleTypeDef hi2c1;

void lcd_send_cmd (char cmd)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b086      	sub	sp, #24
 80007b0:	af02      	add	r7, sp, #8
 80007b2:	4603      	mov	r3, r0
 80007b4:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    data_u = (cmd & 0xF0);
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	f023 030f 	bic.w	r3, r3, #15
 80007bc:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	73bb      	strb	r3, [r7, #14]
    uint8_t data_t[4];
    data_t[0] = data_u | 0x0C;
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	f043 030c 	orr.w	r3, r3, #12
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
 80007d0:	f043 0308 	orr.w	r3, r3, #8
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;
 80007d8:	7bbb      	ldrb	r3, [r7, #14]
 80007da:	f043 030c 	orr.w	r3, r3, #12
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;
 80007e2:	7bbb      	ldrb	r3, [r7, #14]
 80007e4:	f043 0308 	orr.w	r3, r3, #8
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, 0x4E, (uint8_t *) data_t, 4, 100);
 80007ec:	f107 0208 	add.w	r2, r7, #8
 80007f0:	2364      	movs	r3, #100	@ 0x64
 80007f2:	9300      	str	r3, [sp, #0]
 80007f4:	2304      	movs	r3, #4
 80007f6:	214e      	movs	r1, #78	@ 0x4e
 80007f8:	4803      	ldr	r0, [pc, #12]	@ (8000808 <lcd_send_cmd+0x5c>)
 80007fa:	f001 fc27 	bl	800204c <HAL_I2C_Master_Transmit>
}
 80007fe:	bf00      	nop
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	240000a4 	.word	0x240000a4

0800080c <lcd_send_data>:
void lcd_send_data (char data)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af02      	add	r7, sp, #8
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f023 030f 	bic.w	r3, r3, #15
 800081c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	f043 030d 	orr.w	r3, r3, #13
 800082a:	b2db      	uxtb	r3, r3
 800082c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	f043 0309 	orr.w	r3, r3, #9
 8000834:	b2db      	uxtb	r3, r3
 8000836:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;
 8000838:	7bbb      	ldrb	r3, [r7, #14]
 800083a:	f043 030d 	orr.w	r3, r3, #13
 800083e:	b2db      	uxtb	r3, r3
 8000840:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;
 8000842:	7bbb      	ldrb	r3, [r7, #14]
 8000844:	f043 0309 	orr.w	r3, r3, #9
 8000848:	b2db      	uxtb	r3, r3
 800084a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E,(uint8_t *) data_t, 4, 100);
 800084c:	f107 0208 	add.w	r2, r7, #8
 8000850:	2364      	movs	r3, #100	@ 0x64
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	2304      	movs	r3, #4
 8000856:	214e      	movs	r1, #78	@ 0x4e
 8000858:	4803      	ldr	r0, [pc, #12]	@ (8000868 <lcd_send_data+0x5c>)
 800085a:	f001 fbf7 	bl	800204c <HAL_I2C_Master_Transmit>
}
 800085e:	bf00      	nop
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	240000a4 	.word	0x240000a4

0800086c <LCD_CLEAR>:
void LCD_CLEAR(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8000870:	2001      	movs	r0, #1
 8000872:	f7ff ff9b 	bl	80007ac <lcd_send_cmd>
    HAL_Delay(2);
 8000876:	2002      	movs	r0, #2
 8000878:	f000 ff76 	bl	8001768 <HAL_Delay>
}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}

08000880 <LCD_init>:

void LCD_init (void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

  HAL_Delay(50);
 8000884:	2032      	movs	r0, #50	@ 0x32
 8000886:	f000 ff6f 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x30);
 800088a:	2030      	movs	r0, #48	@ 0x30
 800088c:	f7ff ff8e 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(5);
 8000890:	2005      	movs	r0, #5
 8000892:	f000 ff69 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x30);
 8000896:	2030      	movs	r0, #48	@ 0x30
 8000898:	f7ff ff88 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f000 ff63 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x30);
 80008a2:	2030      	movs	r0, #48	@ 0x30
 80008a4:	f7ff ff82 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(10);
 80008a8:	200a      	movs	r0, #10
 80008aa:	f000 ff5d 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x20);
 80008ae:	2020      	movs	r0, #32
 80008b0:	f7ff ff7c 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(10);
 80008b4:	200a      	movs	r0, #10
 80008b6:	f000 ff57 	bl	8001768 <HAL_Delay>

  lcd_send_cmd (0x28);
 80008ba:	2028      	movs	r0, #40	@ 0x28
 80008bc:	f7ff ff76 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(1);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f000 ff51 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x08);
 80008c6:	2008      	movs	r0, #8
 80008c8:	f7ff ff70 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(1);
 80008cc:	2001      	movs	r0, #1
 80008ce:	f000 ff4b 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x01);
 80008d2:	2001      	movs	r0, #1
 80008d4:	f7ff ff6a 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(2);
 80008d8:	2002      	movs	r0, #2
 80008da:	f000 ff45 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x06);
 80008de:	2006      	movs	r0, #6
 80008e0:	f7ff ff64 	bl	80007ac <lcd_send_cmd>
  HAL_Delay(1);
 80008e4:	2001      	movs	r0, #1
 80008e6:	f000 ff3f 	bl	8001768 <HAL_Delay>
  lcd_send_cmd (0x0C);
 80008ea:	200c      	movs	r0, #12
 80008ec:	f7ff ff5e 	bl	80007ac <lcd_send_cmd>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <LCD_CADENA>:
void LCD_CADENA (char *str)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  while (*str) lcd_send_data (*str++);
 80008fc:	e006      	b.n	800090c <LCD_CADENA+0x18>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	1c5a      	adds	r2, r3, #1
 8000902:	607a      	str	r2, [r7, #4]
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff ff80 	bl	800080c <lcd_send_data>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d1f4      	bne.n	80008fe <LCD_CADENA+0xa>
}
 8000914:	bf00      	nop
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <LCD_CURSOR>:
void LCD_CURSOR(int row, int col)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b082      	sub	sp, #8
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
 8000926:	6039      	str	r1, [r7, #0]
    switch (row)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d003      	beq.n	8000936 <LCD_CURSOR+0x18>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d005      	beq.n	8000940 <LCD_CURSOR+0x22>
 8000934:	e009      	b.n	800094a <LCD_CURSOR+0x2c>
    {
        case 0:
            col |= 0x80;
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800093c:	603b      	str	r3, [r7, #0]
            break;
 800093e:	e004      	b.n	800094a <LCD_CURSOR+0x2c>
        case 1:
            col |= 0xC0;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000946:	603b      	str	r3, [r7, #0]
            break;
 8000948:	bf00      	nop
    }
    lcd_send_cmd (col);
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	b2db      	uxtb	r3, r3
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff2c 	bl	80007ac <lcd_send_cmd>
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <SD_Debug_Test>:
/* USER CODE BEGIN 0 */

FATFS SDFatFS;
FIL file;
char SDPath[4];
void SD_Debug_Test(void) {
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b093      	sub	sp, #76	@ 0x4c
 8000960:	af02      	add	r7, sp, #8
	FRESULT res;
	UINT bytesWritten;
	char buffer[17];
	LCD_CLEAR();
 8000962:	f7ff ff83 	bl	800086c <LCD_CLEAR>
	uint8_t cmd0[6] = {0x40,0x00,0x00,0x00,0x00,0x95};
 8000966:	4a75      	ldr	r2, [pc, #468]	@ (8000b3c <SD_Debug_Test+0x1e0>)
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000970:	6018      	str	r0, [r3, #0]
 8000972:	3304      	adds	r3, #4
 8000974:	8019      	strh	r1, [r3, #0]
	uint8_t rx;
	uint8_t dummy = 0xFF;
 8000976:	23ff      	movs	r3, #255	@ 0xff
 8000978:	74bb      	strb	r3, [r7, #18]

	// 80 clocks con CS HIGH
	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800097a:	2201      	movs	r2, #1
 800097c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000980:	486f      	ldr	r0, [pc, #444]	@ (8000b40 <SD_Debug_Test+0x1e4>)
 8000982:	f001 fa65 	bl	8001e50 <HAL_GPIO_WritePin>
	for(int i=0;i<10;i++)
 8000986:	2300      	movs	r3, #0
 8000988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800098a:	e009      	b.n	80009a0 <SD_Debug_Test+0x44>
	{
	    HAL_SPI_Transmit(&hspi1, &dummy, 1, 100);
 800098c:	f107 0112 	add.w	r1, r7, #18
 8000990:	2364      	movs	r3, #100	@ 0x64
 8000992:	2201      	movs	r2, #1
 8000994:	486b      	ldr	r0, [pc, #428]	@ (8000b44 <SD_Debug_Test+0x1e8>)
 8000996:	f004 feb3 	bl	8005700 <HAL_SPI_Transmit>
	for(int i=0;i<10;i++)
 800099a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800099c:	3301      	adds	r3, #1
 800099e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80009a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009a2:	2b09      	cmp	r3, #9
 80009a4:	ddf2      	ble.n	800098c <SD_Debug_Test+0x30>
	}

	// Seleccionar tarjeta
	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ac:	4864      	ldr	r0, [pc, #400]	@ (8000b40 <SD_Debug_Test+0x1e4>)
 80009ae:	f001 fa4f 	bl	8001e50 <HAL_GPIO_WritePin>

	// Enviar CMD0
	HAL_SPI_Transmit(&hspi1, cmd0, 6, 100);
 80009b2:	f107 0114 	add.w	r1, r7, #20
 80009b6:	2364      	movs	r3, #100	@ 0x64
 80009b8:	2206      	movs	r2, #6
 80009ba:	4862      	ldr	r0, [pc, #392]	@ (8000b44 <SD_Debug_Test+0x1e8>)
 80009bc:	f004 fea0 	bl	8005700 <HAL_SPI_Transmit>

	// Leer respuesta (m√°x 10 intentos)
	for(int i=0;i<10;i++)
 80009c0:	2300      	movs	r3, #0
 80009c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80009c4:	e00f      	b.n	80009e6 <SD_Debug_Test+0x8a>
	{
	    HAL_SPI_TransmitReceive(&hspi1, &dummy, &rx, 1, 100);
 80009c6:	f107 0213 	add.w	r2, r7, #19
 80009ca:	f107 0112 	add.w	r1, r7, #18
 80009ce:	2364      	movs	r3, #100	@ 0x64
 80009d0:	9300      	str	r3, [sp, #0]
 80009d2:	2301      	movs	r3, #1
 80009d4:	485b      	ldr	r0, [pc, #364]	@ (8000b44 <SD_Debug_Test+0x1e8>)
 80009d6:	f005 f881 	bl	8005adc <HAL_SPI_TransmitReceive>
	    if(rx != 0xFF) break;
 80009da:	7cfb      	ldrb	r3, [r7, #19]
 80009dc:	2bff      	cmp	r3, #255	@ 0xff
 80009de:	d106      	bne.n	80009ee <SD_Debug_Test+0x92>
	for(int i=0;i<10;i++)
 80009e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009e2:	3301      	adds	r3, #1
 80009e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80009e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009e8:	2b09      	cmp	r3, #9
 80009ea:	ddec      	ble.n	80009c6 <SD_Debug_Test+0x6a>
 80009ec:	e000      	b.n	80009f0 <SD_Debug_Test+0x94>
	    if(rx != 0xFF) break;
 80009ee:	bf00      	nop
	}

	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009f6:	4852      	ldr	r0, [pc, #328]	@ (8000b40 <SD_Debug_Test+0x1e4>)
 80009f8:	f001 fa2a 	bl	8001e50 <HAL_GPIO_WritePin>

	// Mostrar respuesta
	LCD_CLEAR();
 80009fc:	f7ff ff36 	bl	800086c <LCD_CLEAR>
	LCD_CURSOR(0,0);
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f7ff ff8b 	bl	800091e <LCD_CURSOR>
	sprintf(buffer, "CMD0:0x%02X", rx);
 8000a08:	7cfb      	ldrb	r3, [r7, #19]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	f107 031c 	add.w	r3, r7, #28
 8000a10:	494d      	ldr	r1, [pc, #308]	@ (8000b48 <SD_Debug_Test+0x1ec>)
 8000a12:	4618      	mov	r0, r3
 8000a14:	f009 fb24 	bl	800a060 <siprintf>
	LCD_CADENA(buffer);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff69 	bl	80008f4 <LCD_CADENA>
	HAL_Delay(3000);
 8000a22:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000a26:	f000 fe9f 	bl	8001768 <HAL_Delay>
	if(res != FR_OK)
 8000a2a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d17d      	bne.n	8000b2e <SD_Debug_Test+0x1d2>
		return;
	res = f_open(&file, "debug.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8000a32:	220a      	movs	r2, #10
 8000a34:	4945      	ldr	r1, [pc, #276]	@ (8000b4c <SD_Debug_Test+0x1f0>)
 8000a36:	4846      	ldr	r0, [pc, #280]	@ (8000b50 <SD_Debug_Test+0x1f4>)
 8000a38:	f008 fedf 	bl	80097fa <f_open>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	LCD_CLEAR();
 8000a42:	f7ff ff13 	bl	800086c <LCD_CLEAR>
	LCD_CURSOR(0,0);
 8000a46:	2100      	movs	r1, #0
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f7ff ff68 	bl	800091e <LCD_CURSOR>
	sprintf(buffer, "Open:%d", res);
 8000a4e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	493f      	ldr	r1, [pc, #252]	@ (8000b54 <SD_Debug_Test+0x1f8>)
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f009 fb01 	bl	800a060 <siprintf>
	LCD_CADENA(buffer);
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff ff46 	bl	80008f4 <LCD_CADENA>
	HAL_Delay(2000);
 8000a68:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a6c:	f000 fe7c 	bl	8001768 <HAL_Delay>
	if(res != FR_OK)
 8000a70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d15c      	bne.n	8000b32 <SD_Debug_Test+0x1d6>
		return;
	char data[] = "H755 SPI OK\r\n";
 8000a78:	4b37      	ldr	r3, [pc, #220]	@ (8000b58 <SD_Debug_Test+0x1fc>)
 8000a7a:	1d3c      	adds	r4, r7, #4
 8000a7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a7e:	c407      	stmia	r4!, {r0, r1, r2}
 8000a80:	8023      	strh	r3, [r4, #0]
	res = f_write(&file, data, strlen(data), &bytesWritten);
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fc2b 	bl	80002e0 <strlen>
 8000a8a:	4602      	mov	r2, r0
 8000a8c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a90:	1d39      	adds	r1, r7, #4
 8000a92:	482f      	ldr	r0, [pc, #188]	@ (8000b50 <SD_Debug_Test+0x1f4>)
 8000a94:	f009 f86b 	bl	8009b6e <f_write>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	LCD_CLEAR();
 8000a9e:	f7ff fee5 	bl	800086c <LCD_CLEAR>
	LCD_CURSOR(0,0);
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff ff3a 	bl	800091e <LCD_CURSOR>
	sprintf(buffer, "Write:%d", res);
 8000aaa:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	492a      	ldr	r1, [pc, #168]	@ (8000b5c <SD_Debug_Test+0x200>)
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f009 fad3 	bl	800a060 <siprintf>
	LCD_CADENA(buffer);
 8000aba:	f107 031c 	add.w	r3, r7, #28
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff18 	bl	80008f4 <LCD_CADENA>
	LCD_CURSOR(1,0);
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f7ff ff29 	bl	800091e <LCD_CURSOR>
	sprintf(buffer, "Bytes:%d", bytesWritten);
 8000acc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	4923      	ldr	r1, [pc, #140]	@ (8000b60 <SD_Debug_Test+0x204>)
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f009 fac3 	bl	800a060 <siprintf>
	LCD_CADENA(buffer);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff ff08 	bl	80008f4 <LCD_CADENA>
	HAL_Delay(2000);
 8000ae4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ae8:	f000 fe3e 	bl	8001768 <HAL_Delay>
	f_sync(&file);
 8000aec:	4818      	ldr	r0, [pc, #96]	@ (8000b50 <SD_Debug_Test+0x1f4>)
 8000aee:	f009 f9b3 	bl	8009e58 <f_sync>
	res = f_close(&file);
 8000af2:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <SD_Debug_Test+0x1f4>)
 8000af4:	f009 fa2e 	bl	8009f54 <f_close>
 8000af8:	4603      	mov	r3, r0
 8000afa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	LCD_CLEAR(); LCD_CURSOR(0,0);
 8000afe:	f7ff feb5 	bl	800086c <LCD_CLEAR>
 8000b02:	2100      	movs	r1, #0
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff ff0a 	bl	800091e <LCD_CURSOR>
	sprintf(buffer, "Close:%d", res);
 8000b0a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4914      	ldr	r1, [pc, #80]	@ (8000b64 <SD_Debug_Test+0x208>)
 8000b14:	4618      	mov	r0, r3
 8000b16:	f009 faa3 	bl	800a060 <siprintf>
	LCD_CADENA(buffer);
 8000b1a:	f107 031c 	add.w	r3, r7, #28
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fee8 	bl	80008f4 <LCD_CADENA>
	HAL_Delay(2000);
 8000b24:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b28:	f000 fe1e 	bl	8001768 <HAL_Delay>
 8000b2c:	e002      	b.n	8000b34 <SD_Debug_Test+0x1d8>
		return;
 8000b2e:	bf00      	nop
 8000b30:	e000      	b.n	8000b34 <SD_Debug_Test+0x1d8>
		return;
 8000b32:	bf00      	nop
}
 8000b34:	3744      	adds	r7, #68	@ 0x44
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd90      	pop	{r4, r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	0800a9fc 	.word	0x0800a9fc
 8000b40:	58020c00 	.word	0x58020c00
 8000b44:	24000108 	.word	0x24000108
 8000b48:	0800a9b8 	.word	0x0800a9b8
 8000b4c:	0800a9c4 	.word	0x0800a9c4
 8000b50:	24000190 	.word	0x24000190
 8000b54:	0800a9d0 	.word	0x0800a9d0
 8000b58:	0800aa04 	.word	0x0800aa04
 8000b5c:	0800a9d8 	.word	0x0800a9d8
 8000b60:	0800a9e4 	.word	0x0800a9e4
 8000b64:	0800a9f0 	.word	0x0800a9f0

08000b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b72:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b74:	bf00      	nop
 8000b76:	4b44      	ldr	r3, [pc, #272]	@ (8000c88 <main+0x120>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d004      	beq.n	8000b8c <main+0x24>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	1e5a      	subs	r2, r3, #1
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	dcf4      	bgt.n	8000b76 <main+0xe>
  if ( timeout < 0 )
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	da01      	bge.n	8000b96 <main+0x2e>
  {
  Error_Handler();
 8000b92:	f000 fa7d 	bl	8001090 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b96:	f000 fd55 	bl	8001644 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9a:	f000 f87d 	bl	8000c98 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c88 <main+0x120>)
 8000ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba4:	4a38      	ldr	r2, [pc, #224]	@ (8000c88 <main+0x120>)
 8000ba6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bae:	4b36      	ldr	r3, [pc, #216]	@ (8000c88 <main+0x120>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f001 f97b 	bl	8001eb8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f001 f991 	bl	8001eec <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000bca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bce:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000bd0:	bf00      	nop
 8000bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c88 <main+0x120>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d104      	bne.n	8000be8 <main+0x80>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	1e5a      	subs	r2, r3, #1
 8000be2:	607a      	str	r2, [r7, #4]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	dcf4      	bgt.n	8000bd2 <main+0x6a>
if ( timeout < 0 )
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	da01      	bge.n	8000bf2 <main+0x8a>
{
Error_Handler();
 8000bee:	f000 fa4f 	bl	8001090 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf2:	f000 f965 	bl	8000ec0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000bf6:	f000 f90d 	bl	8000e14 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000bfa:	f006 fb75 	bl	80072e8 <MX_FATFS_Init>
  MX_I2C1_Init();
 8000bfe:	f000 f8c9 	bl	8000d94 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000c02:	2101      	movs	r1, #1
 8000c04:	4821      	ldr	r0, [pc, #132]	@ (8000c8c <main+0x124>)
 8000c06:	f001 f93c 	bl	8001e82 <HAL_GPIO_TogglePin>
  LCD_init();
 8000c0a:	f7ff fe39 	bl	8000880 <LCD_init>
  	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000c0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c12:	481e      	ldr	r0, [pc, #120]	@ (8000c8c <main+0x124>)
 8000c14:	f001 f935 	bl	8001e82 <HAL_GPIO_TogglePin>
  	LCD_CLEAR();
 8000c18:	f7ff fe28 	bl	800086c <LCD_CLEAR>
  	LCD_CADENA("Hola amigo");
 8000c1c:	481c      	ldr	r0, [pc, #112]	@ (8000c90 <main+0x128>)
 8000c1e:	f7ff fe69 	bl	80008f4 <LCD_CADENA>
  	HAL_Delay(1000);
 8000c22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c26:	f000 fd9f 	bl	8001768 <HAL_Delay>
  	SD_Debug_Test();
 8000c2a:	f7ff fe97 	bl	800095c <SD_Debug_Test>
  /* USER CODE END 2 */

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c2e:	2101      	movs	r1, #1
 8000c30:	2000      	movs	r0, #0
 8000c32:	f000 fbb5 	bl	80013a0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000c36:	4b17      	ldr	r3, [pc, #92]	@ (8000c94 <main+0x12c>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c3c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <main+0x12c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <main+0x12c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000c4a:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <main+0x12c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000c50:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <main+0x12c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c56:	490f      	ldr	r1, [pc, #60]	@ (8000c94 <main+0x12c>)
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f000 fc31 	bl	80014c0 <BSP_COM_Init>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <main+0x100>
  {
    Error_Handler();
 8000c64:	f000 fa14 	bl	8001090 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000c68:	2101      	movs	r1, #1
 8000c6a:	4808      	ldr	r0, [pc, #32]	@ (8000c8c <main+0x124>)
 8000c6c:	f001 f909 	bl	8001e82 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000c70:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c74:	4805      	ldr	r0, [pc, #20]	@ (8000c8c <main+0x124>)
 8000c76:	f001 f904 	bl	8001e82 <HAL_GPIO_TogglePin>
	      HAL_Delay(1000);
 8000c7a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c7e:	f000 fd73 	bl	8001768 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000c82:	bf00      	nop
 8000c84:	e7f0      	b.n	8000c68 <main+0x100>
 8000c86:	bf00      	nop
 8000c88:	58024400 	.word	0x58024400
 8000c8c:	58020400 	.word	0x58020400
 8000c90:	0800aa14 	.word	0x0800aa14
 8000c94:	240000f8 	.word	0x240000f8

08000c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b09c      	sub	sp, #112	@ 0x70
 8000c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca2:	224c      	movs	r2, #76	@ 0x4c
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f009 f9fa 	bl	800a0a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cac:	1d3b      	adds	r3, r7, #4
 8000cae:	2220      	movs	r2, #32
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f009 f9f4 	bl	800a0a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000cb8:	2004      	movs	r0, #4
 8000cba:	f001 fd91 	bl	80027e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	4b32      	ldr	r3, [pc, #200]	@ (8000d8c <SystemClock_Config+0xf4>)
 8000cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cc6:	4a31      	ldr	r2, [pc, #196]	@ (8000d8c <SystemClock_Config+0xf4>)
 8000cc8:	f023 0301 	bic.w	r3, r3, #1
 8000ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cce:	4b2f      	ldr	r3, [pc, #188]	@ (8000d8c <SystemClock_Config+0xf4>)
 8000cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8000d90 <SystemClock_Config+0xf8>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8000d90 <SystemClock_Config+0xf8>)
 8000ce2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b29      	ldr	r3, [pc, #164]	@ (8000d90 <SystemClock_Config+0xf8>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cf0:	603b      	str	r3, [r7, #0]
 8000cf2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cf4:	bf00      	nop
 8000cf6:	4b26      	ldr	r3, [pc, #152]	@ (8000d90 <SystemClock_Config+0xf8>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d02:	d1f8      	bne.n	8000cf6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d04:	2302      	movs	r3, #2
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0c:	2340      	movs	r3, #64	@ 0x40
 8000d0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d10:	2302      	movs	r3, #2
 8000d12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d14:	2300      	movs	r3, #0
 8000d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d18:	2304      	movs	r3, #4
 8000d1a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000d1c:	2309      	movs	r3, #9
 8000d1e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d24:	2302      	movs	r3, #2
 8000d26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d2c:	230c      	movs	r3, #12
 8000d2e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000d30:	2302      	movs	r3, #2
 8000d32:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000d34:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d38:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fda8 	bl	8002894 <HAL_RCC_OscConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000d4a:	f000 f9a1 	bl	8001090 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4e:	233f      	movs	r3, #63	@ 0x3f
 8000d50:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d62:	2340      	movs	r3, #64	@ 0x40
 8000d64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	2101      	movs	r1, #1
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 f9e8 	bl	8003148 <HAL_RCC_ClockConfig>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000d7e:	f000 f987 	bl	8001090 <Error_Handler>
  }
}
 8000d82:	bf00      	nop
 8000d84:	3770      	adds	r7, #112	@ 0x70
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	58000400 	.word	0x58000400
 8000d90:	58024800 	.word	0x58024800

08000d94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d98:	4b1b      	ldr	r3, [pc, #108]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e0c <MX_I2C1_Init+0x78>)
 8000d9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000da0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e10 <MX_I2C1_Init+0x7c>)
 8000da2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000da4:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000daa:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000db0:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000db6:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dce:	480e      	ldr	r0, [pc, #56]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000dd0:	f001 f8a0 	bl	8001f14 <HAL_I2C_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000dda:	f000 f959 	bl	8001090 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dde:	2100      	movs	r1, #0
 8000de0:	4809      	ldr	r0, [pc, #36]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000de2:	f001 fc65 	bl	80026b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000dec:	f000 f950 	bl	8001090 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000df0:	2100      	movs	r1, #0
 8000df2:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <MX_I2C1_Init+0x74>)
 8000df4:	f001 fca7 	bl	8002746 <HAL_I2CEx_ConfigDigitalFilter>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dfe:	f000 f947 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	240000a4 	.word	0x240000a4
 8000e0c:	40005400 	.word	0x40005400
 8000e10:	00707cbb 	.word	0x00707cbb

08000e14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e18:	4b27      	ldr	r3, [pc, #156]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e1a:	4a28      	ldr	r2, [pc, #160]	@ (8000ebc <MX_SPI1_Init+0xa8>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e20:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000e24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e26:	4b24      	ldr	r3, [pc, #144]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e2c:	4b22      	ldr	r3, [pc, #136]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e2e:	2207      	movs	r2, #7
 8000e30:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e32:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e40:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000e44:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000e46:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e48:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8000e4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e54:	4b18      	ldr	r3, [pc, #96]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000e60:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e6c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e6e:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e74:	4b10      	ldr	r3, [pc, #64]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e80:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e86:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e92:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e98:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e9e:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <MX_SPI1_Init+0xa4>)
 8000ea6:	f004 fb07 	bl	80054b8 <HAL_SPI_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000eb0:	f000 f8ee 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	24000108 	.word	0x24000108
 8000ebc:	40013000 	.word	0x40013000

08000ec0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	@ 0x28
 8000ec4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed6:	4b68      	ldr	r3, [pc, #416]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000edc:	4a66      	ldr	r2, [pc, #408]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000ede:	f043 0304 	orr.w	r3, r3, #4
 8000ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee6:	4b64      	ldr	r3, [pc, #400]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eec:	f003 0304 	and.w	r3, r3, #4
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef4:	4b60      	ldr	r3, [pc, #384]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efa:	4a5f      	ldr	r2, [pc, #380]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f04:	4b5c      	ldr	r3, [pc, #368]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	4b59      	ldr	r3, [pc, #356]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	4a57      	ldr	r2, [pc, #348]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f1a:	f043 0302 	orr.w	r3, r3, #2
 8000f1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f22:	4b55      	ldr	r3, [pc, #340]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f30:	4b51      	ldr	r3, [pc, #324]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f36:	4a50      	ldr	r2, [pc, #320]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f40:	4b4d      	ldr	r3, [pc, #308]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f46:	f003 0308 	and.w	r3, r3, #8
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	4a48      	ldr	r2, [pc, #288]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5e:	4b46      	ldr	r3, [pc, #280]	@ (8001078 <MX_GPIO_Init+0x1b8>)
 8000f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f68:	603b      	str	r3, [r7, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2101      	movs	r1, #1
 8000f70:	4842      	ldr	r0, [pc, #264]	@ (800107c <MX_GPIO_Init+0x1bc>)
 8000f72:	f000 ff6d 	bl	8001e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f7c:	483f      	ldr	r0, [pc, #252]	@ (800107c <MX_GPIO_Init+0x1bc>)
 8000f7e:	f000 ff67 	bl	8001e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000f82:	2201      	movs	r2, #1
 8000f84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f88:	483d      	ldr	r0, [pc, #244]	@ (8001080 <MX_GPIO_Init+0x1c0>)
 8000f8a:	f000 ff61 	bl	8001e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000f8e:	2332      	movs	r3, #50	@ 0x32
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f9e:	230b      	movs	r3, #11
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4836      	ldr	r0, [pc, #216]	@ (8001084 <MX_GPIO_Init+0x1c4>)
 8000faa:	f000 fda1 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000fae:	2306      	movs	r3, #6
 8000fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fbe:	230b      	movs	r3, #11
 8000fc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	482f      	ldr	r0, [pc, #188]	@ (8001088 <MX_GPIO_Init+0x1c8>)
 8000fca:	f000 fd91 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000fce:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4825      	ldr	r0, [pc, #148]	@ (800107c <MX_GPIO_Init+0x1bc>)
 8000fe8:	f000 fd82 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ffe:	230b      	movs	r3, #11
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	481c      	ldr	r0, [pc, #112]	@ (800107c <MX_GPIO_Init+0x1bc>)
 800100a:	f000 fd71 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800100e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001014:	2301      	movs	r3, #1
 8001016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001018:	2301      	movs	r3, #1
 800101a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800101c:	2302      	movs	r3, #2
 800101e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	4816      	ldr	r0, [pc, #88]	@ (8001080 <MX_GPIO_Init+0x1c0>)
 8001028:	f000 fd62 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800102c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800103e:	230a      	movs	r3, #10
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	480f      	ldr	r0, [pc, #60]	@ (8001088 <MX_GPIO_Init+0x1c8>)
 800104a:	f000 fd51 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800104e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001054:	2302      	movs	r3, #2
 8001056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105c:	2300      	movs	r3, #0
 800105e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001060:	230b      	movs	r3, #11
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4619      	mov	r1, r3
 800106a:	4808      	ldr	r0, [pc, #32]	@ (800108c <MX_GPIO_Init+0x1cc>)
 800106c:	f000 fd40 	bl	8001af0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001070:	bf00      	nop
 8001072:	3728      	adds	r7, #40	@ 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	58024400 	.word	0x58024400
 800107c:	58020400 	.word	0x58020400
 8001080:	58020c00 	.word	0x58020c00
 8001084:	58020800 	.word	0x58020800
 8001088:	58020000 	.word	0x58020000
 800108c:	58021800 	.word	0x58021800

08001090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001094:	b672      	cpsid	i
}
 8001096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <Error_Handler+0x8>

0800109c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a2:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <HAL_MspInit+0x30>)
 80010a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010a8:	4a08      	ldr	r2, [pc, #32]	@ (80010cc <HAL_MspInit+0x30>)
 80010aa:	f043 0302 	orr.w	r3, r3, #2
 80010ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010b2:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <HAL_MspInit+0x30>)
 80010b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	58024400 	.word	0x58024400

080010d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b0ba      	sub	sp, #232	@ 0xe8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	22c0      	movs	r2, #192	@ 0xc0
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f008 ffd5 	bl	800a0a0 <memset>
  if(hi2c->Instance==I2C1)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a27      	ldr	r2, [pc, #156]	@ (8001198 <HAL_I2C_MspInit+0xc8>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d146      	bne.n	800118e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001100:	f04f 0208 	mov.w	r2, #8
 8001104:	f04f 0300 	mov.w	r3, #0
 8001108:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	4618      	mov	r0, r3
 8001118:	f002 fba2 	bl	8003860 <HAL_RCCEx_PeriphCLKConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001122:	f7ff ffb5 	bl	8001090 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a1b      	ldr	r2, [pc, #108]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 800112e:	f043 0302 	orr.w	r3, r3, #2
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001144:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001148:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800114c:	2312      	movs	r3, #18
 800114e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800115e:	2304      	movs	r3, #4
 8001160:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001168:	4619      	mov	r1, r3
 800116a:	480d      	ldr	r0, [pc, #52]	@ (80011a0 <HAL_I2C_MspInit+0xd0>)
 800116c:	f000 fcc0 	bl	8001af0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001170:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 8001172:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001176:	4a09      	ldr	r2, [pc, #36]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 8001178:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800117c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001180:	4b06      	ldr	r3, [pc, #24]	@ (800119c <HAL_I2C_MspInit+0xcc>)
 8001182:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001186:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800118e:	bf00      	nop
 8001190:	37e8      	adds	r7, #232	@ 0xe8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40005400 	.word	0x40005400
 800119c:	58024400 	.word	0x58024400
 80011a0:	58020400 	.word	0x58020400

080011a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b0ba      	sub	sp, #232	@ 0xe8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	22c0      	movs	r2, #192	@ 0xc0
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f008 ff6b 	bl	800a0a0 <memset>
  if(hspi->Instance==SPI1)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a26      	ldr	r2, [pc, #152]	@ (8001268 <HAL_SPI_MspInit+0xc4>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d144      	bne.n	800125e <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80011d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fb39 	bl	8003860 <HAL_RCCEx_PeriphCLKConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80011f4:	f7ff ff4c 	bl	8001090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011f8:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 80011fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011fe:	4a1b      	ldr	r2, [pc, #108]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 8001200:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001204:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 800120a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800120e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	4b15      	ldr	r3, [pc, #84]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121c:	4a13      	ldr	r2, [pc, #76]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001226:	4b11      	ldr	r3, [pc, #68]	@ (800126c <HAL_SPI_MspInit+0xc8>)
 8001228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001234:	23e0      	movs	r3, #224	@ 0xe0
 8001236:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800124c:	2305      	movs	r3, #5
 800124e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001252:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001256:	4619      	mov	r1, r3
 8001258:	4805      	ldr	r0, [pc, #20]	@ (8001270 <HAL_SPI_MspInit+0xcc>)
 800125a:	f000 fc49 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800125e:	bf00      	nop
 8001260:	37e8      	adds	r7, #232	@ 0xe8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40013000 	.word	0x40013000
 800126c:	58024400 	.word	0x58024400
 8001270:	58020000 	.word	0x58020000

08001274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <NMI_Handler+0x4>

0800127c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <HardFault_Handler+0x4>

08001284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <MemManage_Handler+0x4>

0800128c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <BusFault_Handler+0x4>

08001294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <UsageFault_Handler+0x4>

0800129c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ca:	f000 fa2d 	bl	8001728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 f8d4 	bl	8001484 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e8:	4a14      	ldr	r2, [pc, #80]	@ (800133c <_sbrk+0x5c>)
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <_sbrk+0x60>)
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f4:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <_sbrk+0x64>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d102      	bne.n	8001302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012fc:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <_sbrk+0x64>)
 80012fe:	4a12      	ldr	r2, [pc, #72]	@ (8001348 <_sbrk+0x68>)
 8001300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001302:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <_sbrk+0x64>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	429a      	cmp	r2, r3
 800130e:	d207      	bcs.n	8001320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001310:	f008 fece 	bl	800a0b0 <__errno>
 8001314:	4603      	mov	r3, r0
 8001316:	220c      	movs	r2, #12
 8001318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	e009      	b.n	8001334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001320:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <_sbrk+0x64>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001326:	4b07      	ldr	r3, [pc, #28]	@ (8001344 <_sbrk+0x64>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	4a05      	ldr	r2, [pc, #20]	@ (8001344 <_sbrk+0x64>)
 8001330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001332:	68fb      	ldr	r3, [r7, #12]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3718      	adds	r7, #24
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	24080000 	.word	0x24080000
 8001340:	00002000 	.word	0x00002000
 8001344:	240003c0 	.word	0x240003c0
 8001348:	240005f8 	.word	0x240005f8

0800134c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001384 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001350:	f7ff f996 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f008 fe9f 	bl	800a0bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7ff fbf3 	bl	8000b68 <main>
  bx  lr
 8001382:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001384:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001388:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800138c:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8001390:	0800ab54 	.word	0x0800ab54
  ldr r2, =_sbss
 8001394:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8001398:	240005f4 	.word	0x240005f4

0800139c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC3_IRQHandler>
	...

080013a0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	460a      	mov	r2, r1
 80013aa:	71fb      	strb	r3, [r7, #7]
 80013ac:	4613      	mov	r3, r2
 80013ae:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80013b0:	4b2e      	ldr	r3, [pc, #184]	@ (800146c <BSP_PB_Init+0xcc>)
 80013b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b6:	4a2d      	ldr	r2, [pc, #180]	@ (800146c <BSP_PB_Init+0xcc>)
 80013b8:	f043 0304 	orr.w	r3, r3, #4
 80013bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c0:	4b2a      	ldr	r3, [pc, #168]	@ (800146c <BSP_PB_Init+0xcc>)
 80013c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80013ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80013d4:	2302      	movs	r3, #2
 80013d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d8:	2302      	movs	r3, #2
 80013da:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10c      	bne.n	80013fc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <BSP_PB_Init+0xd0>)
 80013ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ee:	f107 020c 	add.w	r2, r7, #12
 80013f2:	4611      	mov	r1, r2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 fb7b 	bl	8001af0 <HAL_GPIO_Init>
 80013fa:	e031      	b.n	8001460 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80013fc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001400:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	4a1a      	ldr	r2, [pc, #104]	@ (8001470 <BSP_PB_Init+0xd0>)
 8001406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140a:	f107 020c 	add.w	r2, r7, #12
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fb6d 	bl	8001af0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4a16      	ldr	r2, [pc, #88]	@ (8001474 <BSP_PB_Init+0xd4>)
 800141c:	441a      	add	r2, r3
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	4915      	ldr	r1, [pc, #84]	@ (8001478 <BSP_PB_Init+0xd8>)
 8001422:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001426:	4619      	mov	r1, r3
 8001428:	4610      	mov	r0, r2
 800142a:	f000 fb10 	bl	8001a4e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	4a10      	ldr	r2, [pc, #64]	@ (8001474 <BSP_PB_Init+0xd4>)
 8001434:	1898      	adds	r0, r3, r2
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	4a10      	ldr	r2, [pc, #64]	@ (800147c <BSP_PB_Init+0xdc>)
 800143a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143e:	461a      	mov	r2, r3
 8001440:	2100      	movs	r1, #0
 8001442:	f000 fae5 	bl	8001a10 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001446:	2028      	movs	r0, #40	@ 0x28
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	4a0d      	ldr	r2, [pc, #52]	@ (8001480 <BSP_PB_Init+0xe0>)
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	2200      	movs	r2, #0
 8001452:	4619      	mov	r1, r3
 8001454:	f000 fa93 	bl	800197e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001458:	2328      	movs	r3, #40	@ 0x28
 800145a:	4618      	mov	r0, r3
 800145c:	f000 faa9 	bl	80019b2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3720      	adds	r7, #32
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	58024400 	.word	0x58024400
 8001470:	2400000c 	.word	0x2400000c
 8001474:	240003c4 	.word	0x240003c4
 8001478:	0800aa74 	.word	0x0800aa74
 800147c:	24000010 	.word	0x24000010
 8001480:	24000014 	.word	0x24000014

08001484 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	4a04      	ldr	r2, [pc, #16]	@ (80014a4 <BSP_PB_IRQHandler+0x20>)
 8001494:	4413      	add	r3, r2
 8001496:	4618      	mov	r0, r3
 8001498:	f000 faee 	bl	8001a78 <HAL_EXTI_IRQHandler>
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	240003c4 	.word	0x240003c4

080014a8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	6039      	str	r1, [r7, #0]
 80014ca:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014d6:	f06f 0301 	mvn.w	r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	e018      	b.n	8001510 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2294      	movs	r2, #148	@ 0x94
 80014e2:	fb02 f303 	mul.w	r3, r2, r3
 80014e6:	4a0d      	ldr	r2, [pc, #52]	@ (800151c <BSP_COM_Init+0x5c>)
 80014e8:	4413      	add	r3, r2
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f852 	bl	8001594 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	2294      	movs	r2, #148	@ 0x94
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	4a08      	ldr	r2, [pc, #32]	@ (800151c <BSP_COM_Init+0x5c>)
 80014fa:	4413      	add	r3, r2
 80014fc:	6839      	ldr	r1, [r7, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f80e 	bl	8001520 <MX_USART3_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d002      	beq.n	8001510 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800150a:	f06f 0303 	mvn.w	r3, #3
 800150e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001510:	68fb      	ldr	r3, [r7, #12]
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	240003cc 	.word	0x240003cc

08001520 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <MX_USART3_Init+0x60>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	220c      	movs	r2, #12
 800153e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	895b      	ldrh	r3, [r3, #10]
 8001544:	461a      	mov	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	891b      	ldrh	r3, [r3, #8]
 8001556:	461a      	mov	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	899b      	ldrh	r3, [r3, #12]
 8001560:	461a      	mov	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800156c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f004 fed7 	bl	8006322 <HAL_UART_Init>
 8001574:	4603      	mov	r3, r0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	24000008 	.word	0x24000008

08001584 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff ff8d 	bl	80014a8 <BSP_PB_Callback>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <COM1_MspInit+0xa8>)
 800159e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a2:	4a26      	ldr	r2, [pc, #152]	@ (800163c <COM1_MspInit+0xa8>)
 80015a4:	f043 0308 	orr.w	r3, r3, #8
 80015a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ac:	4b23      	ldr	r3, [pc, #140]	@ (800163c <COM1_MspInit+0xa8>)
 80015ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <COM1_MspInit+0xa8>)
 80015bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c0:	4a1e      	ldr	r2, [pc, #120]	@ (800163c <COM1_MspInit+0xa8>)
 80015c2:	f043 0308 	orr.w	r3, r3, #8
 80015c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <COM1_MspInit+0xa8>)
 80015cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80015d8:	4b18      	ldr	r3, [pc, #96]	@ (800163c <COM1_MspInit+0xa8>)
 80015da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <COM1_MspInit+0xa8>)
 80015e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <COM1_MspInit+0xa8>)
 80015ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80015f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015fa:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001600:	2302      	movs	r3, #2
 8001602:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001604:	2301      	movs	r3, #1
 8001606:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001608:	2307      	movs	r3, #7
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	4619      	mov	r1, r3
 8001612:	480b      	ldr	r0, [pc, #44]	@ (8001640 <COM1_MspInit+0xac>)
 8001614:	f000 fa6c 	bl	8001af0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001618:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800161c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001622:	2307      	movs	r3, #7
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4804      	ldr	r0, [pc, #16]	@ (8001640 <COM1_MspInit+0xac>)
 800162e:	f000 fa5f 	bl	8001af0 <HAL_GPIO_Init>
}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	@ 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	58024400 	.word	0x58024400
 8001640:	58020c00 	.word	0x58020c00

08001644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164a:	2003      	movs	r0, #3
 800164c:	f000 f98c 	bl	8001968 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001650:	f001 ff30 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 8001654:	4602      	mov	r2, r0
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <HAL_Init+0x68>)
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	0a1b      	lsrs	r3, r3, #8
 800165c:	f003 030f 	and.w	r3, r3, #15
 8001660:	4913      	ldr	r1, [pc, #76]	@ (80016b0 <HAL_Init+0x6c>)
 8001662:	5ccb      	ldrb	r3, [r1, r3]
 8001664:	f003 031f 	and.w	r3, r3, #31
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
 800166c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800166e:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <HAL_Init+0x68>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	4a0e      	ldr	r2, [pc, #56]	@ (80016b0 <HAL_Init+0x6c>)
 8001678:	5cd3      	ldrb	r3, [r2, r3]
 800167a:	f003 031f 	and.w	r3, r3, #31
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	fa22 f303 	lsr.w	r3, r2, r3
 8001684:	4a0b      	ldr	r2, [pc, #44]	@ (80016b4 <HAL_Init+0x70>)
 8001686:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001688:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <HAL_Init+0x74>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800168e:	2000      	movs	r0, #0
 8001690:	f000 f814 	bl	80016bc <HAL_InitTick>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e002      	b.n	80016a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800169e:	f7ff fcfd 	bl	800109c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	58024400 	.word	0x58024400
 80016b0:	0800aa64 	.word	0x0800aa64
 80016b4:	24000004 	.word	0x24000004
 80016b8:	24000000 	.word	0x24000000

080016bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80016c4:	4b15      	ldr	r3, [pc, #84]	@ (800171c <HAL_InitTick+0x60>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d101      	bne.n	80016d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e021      	b.n	8001714 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80016d0:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <HAL_InitTick+0x64>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b11      	ldr	r3, [pc, #68]	@ (800171c <HAL_InitTick+0x60>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016de:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f971 	bl	80019ce <HAL_SYSTICK_Config>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00e      	b.n	8001714 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d80a      	bhi.n	8001712 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f000 f93b 	bl	800197e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001708:	4a06      	ldr	r2, [pc, #24]	@ (8001724 <HAL_InitTick+0x68>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	2400001c 	.word	0x2400001c
 8001720:	24000000 	.word	0x24000000
 8001724:	24000018 	.word	0x24000018

08001728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800172c:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_IncTick+0x20>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_IncTick+0x24>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a04      	ldr	r2, [pc, #16]	@ (800174c <HAL_IncTick+0x24>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	2400001c 	.word	0x2400001c
 800174c:	24000460 	.word	0x24000460

08001750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  return uwTick;
 8001754:	4b03      	ldr	r3, [pc, #12]	@ (8001764 <HAL_GetTick+0x14>)
 8001756:	681b      	ldr	r3, [r3, #0]
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	24000460 	.word	0x24000460

08001768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001770:	f7ff ffee 	bl	8001750 <HAL_GetTick>
 8001774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001780:	d005      	beq.n	800178e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001782:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <HAL_Delay+0x44>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	461a      	mov	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800178e:	bf00      	nop
 8001790:	f7ff ffde 	bl	8001750 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	429a      	cmp	r2, r3
 800179e:	d8f7      	bhi.n	8001790 <HAL_Delay+0x28>
  {
  }
}
 80017a0:	bf00      	nop
 80017a2:	bf00      	nop
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2400001c 	.word	0x2400001c

080017b0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80017b4:	4b03      	ldr	r3, [pc, #12]	@ (80017c4 <HAL_GetREVID+0x14>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	0c1b      	lsrs	r3, r3, #16
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	5c001000 	.word	0x5c001000

080017c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001808 <__NVIC_SetPriorityGrouping+0x40>)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017e4:	4013      	ands	r3, r2
 80017e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017f0:	4b06      	ldr	r3, [pc, #24]	@ (800180c <__NVIC_SetPriorityGrouping+0x44>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f6:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <__NVIC_SetPriorityGrouping+0x40>)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	60d3      	str	r3, [r2, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	05fa0000 	.word	0x05fa0000

08001810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <__NVIC_GetPriorityGrouping+0x18>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	f003 0307 	and.w	r3, r3, #7
}
 800181e:	4618      	mov	r0, r3
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001836:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800183a:	2b00      	cmp	r3, #0
 800183c:	db0b      	blt.n	8001856 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800183e:	88fb      	ldrh	r3, [r7, #6]
 8001840:	f003 021f 	and.w	r2, r3, #31
 8001844:	4907      	ldr	r1, [pc, #28]	@ (8001864 <__NVIC_EnableIRQ+0x38>)
 8001846:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800184a:	095b      	lsrs	r3, r3, #5
 800184c:	2001      	movs	r0, #1
 800184e:	fa00 f202 	lsl.w	r2, r0, r2
 8001852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000e100 	.word	0xe000e100

08001868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	6039      	str	r1, [r7, #0]
 8001872:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001878:	2b00      	cmp	r3, #0
 800187a:	db0a      	blt.n	8001892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	b2da      	uxtb	r2, r3
 8001880:	490c      	ldr	r1, [pc, #48]	@ (80018b4 <__NVIC_SetPriority+0x4c>)
 8001882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001886:	0112      	lsls	r2, r2, #4
 8001888:	b2d2      	uxtb	r2, r2
 800188a:	440b      	add	r3, r1
 800188c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001890:	e00a      	b.n	80018a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4908      	ldr	r1, [pc, #32]	@ (80018b8 <__NVIC_SetPriority+0x50>)
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	3b04      	subs	r3, #4
 80018a0:	0112      	lsls	r2, r2, #4
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	440b      	add	r3, r1
 80018a6:	761a      	strb	r2, [r3, #24]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000e100 	.word	0xe000e100
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b089      	sub	sp, #36	@ 0x24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f1c3 0307 	rsb	r3, r3, #7
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	bf28      	it	cs
 80018da:	2304      	movcs	r3, #4
 80018dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3304      	adds	r3, #4
 80018e2:	2b06      	cmp	r3, #6
 80018e4:	d902      	bls.n	80018ec <NVIC_EncodePriority+0x30>
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3b03      	subs	r3, #3
 80018ea:	e000      	b.n	80018ee <NVIC_EncodePriority+0x32>
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f0:	f04f 32ff 	mov.w	r2, #4294967295
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43da      	mvns	r2, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	401a      	ands	r2, r3
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001904:	f04f 31ff 	mov.w	r1, #4294967295
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	fa01 f303 	lsl.w	r3, r1, r3
 800190e:	43d9      	mvns	r1, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001914:	4313      	orrs	r3, r2
         );
}
 8001916:	4618      	mov	r0, r3
 8001918:	3724      	adds	r7, #36	@ 0x24
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3b01      	subs	r3, #1
 8001930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001934:	d301      	bcc.n	800193a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001936:	2301      	movs	r3, #1
 8001938:	e00f      	b.n	800195a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193a:	4a0a      	ldr	r2, [pc, #40]	@ (8001964 <SysTick_Config+0x40>)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001942:	210f      	movs	r1, #15
 8001944:	f04f 30ff 	mov.w	r0, #4294967295
 8001948:	f7ff ff8e 	bl	8001868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800194c:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <SysTick_Config+0x40>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001952:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <SysTick_Config+0x40>)
 8001954:	2207      	movs	r2, #7
 8001956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010

08001968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ff29 	bl	80017c8 <__NVIC_SetPriorityGrouping>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b086      	sub	sp, #24
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800198c:	f7ff ff40 	bl	8001810 <__NVIC_GetPriorityGrouping>
 8001990:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	68b9      	ldr	r1, [r7, #8]
 8001996:	6978      	ldr	r0, [r7, #20]
 8001998:	f7ff ff90 	bl	80018bc <NVIC_EncodePriority>
 800199c:	4602      	mov	r2, r0
 800199e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff5f 	bl	8001868 <__NVIC_SetPriority>
}
 80019aa:	bf00      	nop
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	4603      	mov	r3, r0
 80019ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff33 	bl	800182c <__NVIC_EnableIRQ>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ffa4 	bl	8001924 <SysTick_Config>
 80019dc:	4603      	mov	r3, r0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 80019ec:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_GetCurrentCPUID+0x24>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	091b      	lsrs	r3, r3, #4
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	2b07      	cmp	r3, #7
 80019f8:	d101      	bne.n	80019fe <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e000      	b.n	8001a00 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 80019fe:	2301      	movs	r3, #1
  }
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001a10:	b480      	push	{r7}
 8001a12:	b087      	sub	sp, #28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e00a      	b.n	8001a42 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001a2c:	7afb      	ldrb	r3, [r7, #11]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d103      	bne.n	8001a3a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	605a      	str	r2, [r3, #4]
      break;
 8001a38:	e002      	b.n	8001a40 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	75fb      	strb	r3, [r7, #23]
      break;
 8001a3e:	bf00      	nop
  }

  return status;
 8001a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	371c      	adds	r7, #28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e003      	b.n	8001a6a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001a68:	2300      	movs	r3, #0
  }
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	0c1b      	lsrs	r3, r3, #16
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	2201      	movs	r2, #1
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001a9c:	f7ff ffa4 	bl	80019e8 <HAL_GetCurrentCPUID>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d105      	bne.n	8001ab2 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	011a      	lsls	r2, r3, #4
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <HAL_EXTI_IRQHandler+0x70>)
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	e004      	b.n	8001abc <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	011a      	lsls	r2, r3, #4
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_EXTI_IRQHandler+0x74>)
 8001ab8:	4413      	add	r3, r2
 8001aba:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d009      	beq.n	8001ae0 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	4798      	blx	r3
    }
  }
}
 8001ae0:	bf00      	nop
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	58000088 	.word	0x58000088
 8001aec:	580000c8 	.word	0x580000c8

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	@ 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001afe:	4b89      	ldr	r3, [pc, #548]	@ (8001d24 <HAL_GPIO_Init+0x234>)
 8001b00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b02:	e194      	b.n	8001e2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	2101      	movs	r1, #1
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	4013      	ands	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 8186 	beq.w	8001e28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d005      	beq.n	8001b34 <HAL_GPIO_Init+0x44>
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0303 	and.w	r3, r3, #3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d130      	bne.n	8001b96 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	2203      	movs	r2, #3
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	091b      	lsrs	r3, r3, #4
 8001b80:	f003 0201 	and.w	r2, r3, #1
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d017      	beq.n	8001bd2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	2203      	movs	r2, #3
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0303 	and.w	r3, r3, #3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d123      	bne.n	8001c26 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	08da      	lsrs	r2, r3, #3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3208      	adds	r2, #8
 8001be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	220f      	movs	r2, #15
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	691a      	ldr	r2, [r3, #16]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	08da      	lsrs	r2, r3, #3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3208      	adds	r2, #8
 8001c20:	69b9      	ldr	r1, [r7, #24]
 8001c22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	2203      	movs	r2, #3
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43db      	mvns	r3, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 0203 	and.w	r2, r3, #3
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 80e0 	beq.w	8001e28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c68:	4b2f      	ldr	r3, [pc, #188]	@ (8001d28 <HAL_GPIO_Init+0x238>)
 8001c6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c6e:	4a2e      	ldr	r2, [pc, #184]	@ (8001d28 <HAL_GPIO_Init+0x238>)
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001c78:	4b2b      	ldr	r3, [pc, #172]	@ (8001d28 <HAL_GPIO_Init+0x238>)
 8001c7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c86:	4a29      	ldr	r2, [pc, #164]	@ (8001d2c <HAL_GPIO_Init+0x23c>)
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	089b      	lsrs	r3, r3, #2
 8001c8c:	3302      	adds	r3, #2
 8001c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a20      	ldr	r2, [pc, #128]	@ (8001d30 <HAL_GPIO_Init+0x240>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d052      	beq.n	8001d58 <HAL_GPIO_Init+0x268>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d34 <HAL_GPIO_Init+0x244>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d031      	beq.n	8001d1e <HAL_GPIO_Init+0x22e>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001d38 <HAL_GPIO_Init+0x248>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d02b      	beq.n	8001d1a <HAL_GPIO_Init+0x22a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d3c <HAL_GPIO_Init+0x24c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d025      	beq.n	8001d16 <HAL_GPIO_Init+0x226>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d40 <HAL_GPIO_Init+0x250>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d01f      	beq.n	8001d12 <HAL_GPIO_Init+0x222>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d44 <HAL_GPIO_Init+0x254>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d019      	beq.n	8001d0e <HAL_GPIO_Init+0x21e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d48 <HAL_GPIO_Init+0x258>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d013      	beq.n	8001d0a <HAL_GPIO_Init+0x21a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a19      	ldr	r2, [pc, #100]	@ (8001d4c <HAL_GPIO_Init+0x25c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00d      	beq.n	8001d06 <HAL_GPIO_Init+0x216>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a18      	ldr	r2, [pc, #96]	@ (8001d50 <HAL_GPIO_Init+0x260>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d007      	beq.n	8001d02 <HAL_GPIO_Init+0x212>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a17      	ldr	r2, [pc, #92]	@ (8001d54 <HAL_GPIO_Init+0x264>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d101      	bne.n	8001cfe <HAL_GPIO_Init+0x20e>
 8001cfa:	2309      	movs	r3, #9
 8001cfc:	e02d      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001cfe:	230a      	movs	r3, #10
 8001d00:	e02b      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d02:	2308      	movs	r3, #8
 8001d04:	e029      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d06:	2307      	movs	r3, #7
 8001d08:	e027      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d0a:	2306      	movs	r3, #6
 8001d0c:	e025      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d0e:	2305      	movs	r3, #5
 8001d10:	e023      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d12:	2304      	movs	r3, #4
 8001d14:	e021      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d16:	2303      	movs	r3, #3
 8001d18:	e01f      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e01d      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e01b      	b.n	8001d5a <HAL_GPIO_Init+0x26a>
 8001d22:	bf00      	nop
 8001d24:	58000080 	.word	0x58000080
 8001d28:	58024400 	.word	0x58024400
 8001d2c:	58000400 	.word	0x58000400
 8001d30:	58020000 	.word	0x58020000
 8001d34:	58020400 	.word	0x58020400
 8001d38:	58020800 	.word	0x58020800
 8001d3c:	58020c00 	.word	0x58020c00
 8001d40:	58021000 	.word	0x58021000
 8001d44:	58021400 	.word	0x58021400
 8001d48:	58021800 	.word	0x58021800
 8001d4c:	58021c00 	.word	0x58021c00
 8001d50:	58022000 	.word	0x58022000
 8001d54:	58022400 	.word	0x58022400
 8001d58:	2300      	movs	r3, #0
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	f002 0203 	and.w	r2, r2, #3
 8001d60:	0092      	lsls	r2, r2, #2
 8001d62:	4093      	lsls	r3, r2
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d6a:	4938      	ldr	r1, [pc, #224]	@ (8001e4c <HAL_GPIO_Init+0x35c>)
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	089b      	lsrs	r3, r3, #2
 8001d70:	3302      	adds	r3, #2
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4013      	ands	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001d9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001da6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001dcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	fa22 f303 	lsr.w	r3, r2, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f47f ae63 	bne.w	8001b04 <HAL_GPIO_Init+0x14>
  }
}
 8001e3e:	bf00      	nop
 8001e40:	bf00      	nop
 8001e42:	3724      	adds	r7, #36	@ 0x24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	58000400 	.word	0x58000400

08001e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	807b      	strh	r3, [r7, #2]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e60:	787b      	ldrb	r3, [r7, #1]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001e6c:	e003      	b.n	8001e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001e6e:	887b      	ldrh	r3, [r7, #2]
 8001e70:	041a      	lsls	r2, r3, #16
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	619a      	str	r2, [r3, #24]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b085      	sub	sp, #20
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e94:	887a      	ldrh	r2, [r7, #2]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	041a      	lsls	r2, r3, #16
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	887b      	ldrh	r3, [r7, #2]
 8001ea2:	400b      	ands	r3, r1
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	619a      	str	r2, [r3, #24]
}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
	...

08001eb8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001ec0:	4a08      	ldr	r2, [pc, #32]	@ (8001ee4 <HAL_HSEM_FastTake+0x2c>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3320      	adds	r3, #32
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_HSEM_FastTake+0x30>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d101      	bne.n	8001ed4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	e000      	b.n	8001ed6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	58026400 	.word	0x58026400
 8001ee8:	80000300 	.word	0x80000300

08001eec <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001ef6:	4906      	ldr	r1, [pc, #24]	@ (8001f10 <HAL_HSEM_Release+0x24>)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	58026400 	.word	0x58026400

08001f14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e08b      	b.n	800203e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff f8c8 	bl	80010d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2224      	movs	r2, #36	@ 0x24
 8001f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f022 0201 	bic.w	r2, r2, #1
 8001f56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f64:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f74:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d107      	bne.n	8001f8e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	e006      	b.n	8001f9c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f9a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d108      	bne.n	8001fb6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fb2:	605a      	str	r2, [r3, #4]
 8001fb4:	e007      	b.n	8001fc6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6859      	ldr	r1, [r3, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <HAL_I2C_Init+0x134>)
 8001fd2:	430b      	orrs	r3, r1
 8001fd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fe4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	691a      	ldr	r2, [r3, #16]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69d9      	ldr	r1, [r3, #28]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1a      	ldr	r2, [r3, #32]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f042 0201 	orr.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2220      	movs	r2, #32
 800202a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	02008000 	.word	0x02008000

0800204c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af02      	add	r7, sp, #8
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	461a      	mov	r2, r3
 8002058:	460b      	mov	r3, r1
 800205a:	817b      	strh	r3, [r7, #10]
 800205c:	4613      	mov	r3, r2
 800205e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b20      	cmp	r3, #32
 800206a:	f040 80fd 	bne.w	8002268 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_I2C_Master_Transmit+0x30>
 8002078:	2302      	movs	r3, #2
 800207a:	e0f6      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002084:	f7ff fb64 	bl	8001750 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2319      	movs	r3, #25
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f000 f914 	bl	80022c4 <I2C_WaitOnFlagUntilTimeout>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e0e1      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2221      	movs	r2, #33	@ 0x21
 80020aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2210      	movs	r2, #16
 80020b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	893a      	ldrh	r2, [r7, #8]
 80020c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	2bff      	cmp	r3, #255	@ 0xff
 80020d6:	d906      	bls.n	80020e6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	22ff      	movs	r2, #255	@ 0xff
 80020dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80020de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	e007      	b.n	80020f6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80020f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020f4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d024      	beq.n	8002148 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002102:	781a      	ldrb	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002118:	b29b      	uxth	r3, r3
 800211a:	3b01      	subs	r3, #1
 800211c:	b29a      	uxth	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002126:	3b01      	subs	r3, #1
 8002128:	b29a      	uxth	r2, r3
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002132:	b2db      	uxtb	r3, r3
 8002134:	3301      	adds	r3, #1
 8002136:	b2da      	uxtb	r2, r3
 8002138:	8979      	ldrh	r1, [r7, #10]
 800213a:	4b4e      	ldr	r3, [pc, #312]	@ (8002274 <HAL_I2C_Master_Transmit+0x228>)
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 fa83 	bl	800264c <I2C_TransferConfig>
 8002146:	e066      	b.n	8002216 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800214c:	b2da      	uxtb	r2, r3
 800214e:	8979      	ldrh	r1, [r7, #10]
 8002150:	4b48      	ldr	r3, [pc, #288]	@ (8002274 <HAL_I2C_Master_Transmit+0x228>)
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 fa78 	bl	800264c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800215c:	e05b      	b.n	8002216 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	6a39      	ldr	r1, [r7, #32]
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f000 f907 	bl	8002376 <I2C_WaitOnTXISFlagUntilTimeout>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e07b      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800218c:	b29b      	uxth	r3, r3
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800219a:	3b01      	subs	r3, #1
 800219c:	b29a      	uxth	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d034      	beq.n	8002216 <HAL_I2C_Master_Transmit+0x1ca>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d130      	bne.n	8002216 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	6a3b      	ldr	r3, [r7, #32]
 80021ba:	2200      	movs	r2, #0
 80021bc:	2180      	movs	r1, #128	@ 0x80
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 f880 	bl	80022c4 <I2C_WaitOnFlagUntilTimeout>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e04d      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	2bff      	cmp	r3, #255	@ 0xff
 80021d6:	d90e      	bls.n	80021f6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	22ff      	movs	r2, #255	@ 0xff
 80021dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	8979      	ldrh	r1, [r7, #10]
 80021e6:	2300      	movs	r3, #0
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 fa2c 	bl	800264c <I2C_TransferConfig>
 80021f4:	e00f      	b.n	8002216 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002204:	b2da      	uxtb	r2, r3
 8002206:	8979      	ldrh	r1, [r7, #10]
 8002208:	2300      	movs	r3, #0
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 fa1b 	bl	800264c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800221a:	b29b      	uxth	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d19e      	bne.n	800215e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	6a39      	ldr	r1, [r7, #32]
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f8ed 	bl	8002404 <I2C_WaitOnSTOPFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e01a      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2220      	movs	r2, #32
 800223a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6859      	ldr	r1, [r3, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	4b0c      	ldr	r3, [pc, #48]	@ (8002278 <HAL_I2C_Master_Transmit+0x22c>)
 8002248:	400b      	ands	r3, r1
 800224a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2220      	movs	r2, #32
 8002250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002264:	2300      	movs	r3, #0
 8002266:	e000      	b.n	800226a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002268:	2302      	movs	r3, #2
  }
}
 800226a:	4618      	mov	r0, r3
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	80002000 	.word	0x80002000
 8002278:	fe00e800 	.word	0xfe00e800

0800227c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b02      	cmp	r3, #2
 8002290:	d103      	bne.n	800229a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2200      	movs	r2, #0
 8002298:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d007      	beq.n	80022b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 0201 	orr.w	r2, r2, #1
 80022b6:	619a      	str	r2, [r3, #24]
  }
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	603b      	str	r3, [r7, #0]
 80022d0:	4613      	mov	r3, r2
 80022d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022d4:	e03b      	b.n	800234e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	6839      	ldr	r1, [r7, #0]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 f8d6 	bl	800248c <I2C_IsErrorOccurred>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e041      	b.n	800236e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f0:	d02d      	beq.n	800234e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f2:	f7ff fa2d 	bl	8001750 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d302      	bcc.n	8002308 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d122      	bne.n	800234e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	699a      	ldr	r2, [r3, #24]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	4013      	ands	r3, r2
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	429a      	cmp	r2, r3
 8002316:	bf0c      	ite	eq
 8002318:	2301      	moveq	r3, #1
 800231a:	2300      	movne	r3, #0
 800231c:	b2db      	uxtb	r3, r3
 800231e:	461a      	mov	r2, r3
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	429a      	cmp	r2, r3
 8002324:	d113      	bne.n	800234e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232a:	f043 0220 	orr.w	r2, r3, #32
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2220      	movs	r2, #32
 8002336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e00f      	b.n	800236e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	699a      	ldr	r2, [r3, #24]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4013      	ands	r3, r2
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	429a      	cmp	r2, r3
 800235c:	bf0c      	ite	eq
 800235e:	2301      	moveq	r3, #1
 8002360:	2300      	movne	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	461a      	mov	r2, r3
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	429a      	cmp	r2, r3
 800236a:	d0b4      	beq.n	80022d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b084      	sub	sp, #16
 800237a:	af00      	add	r7, sp, #0
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002382:	e033      	b.n	80023ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	68b9      	ldr	r1, [r7, #8]
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 f87f 	bl	800248c <I2C_IsErrorOccurred>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e031      	b.n	80023fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239e:	d025      	beq.n	80023ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023a0:	f7ff f9d6 	bl	8001750 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d302      	bcc.n	80023b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d11a      	bne.n	80023ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d013      	beq.n	80023ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	f043 0220 	orr.w	r2, r3, #32
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e007      	b.n	80023fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d1c4      	bne.n	8002384 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002410:	e02f      	b.n	8002472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	68b9      	ldr	r1, [r7, #8]
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 f838 	bl	800248c <I2C_IsErrorOccurred>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e02d      	b.n	8002482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002426:	f7ff f993 	bl	8001750 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	429a      	cmp	r2, r3
 8002434:	d302      	bcc.n	800243c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d11a      	bne.n	8002472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f003 0320 	and.w	r3, r3, #32
 8002446:	2b20      	cmp	r3, #32
 8002448:	d013      	beq.n	8002472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f043 0220 	orr.w	r2, r3, #32
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e007      	b.n	8002482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	f003 0320 	and.w	r3, r3, #32
 800247c:	2b20      	cmp	r3, #32
 800247e:	d1c8      	bne.n	8002412 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	@ 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d068      	beq.n	800258a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2210      	movs	r2, #16
 80024be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024c0:	e049      	b.n	8002556 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c8:	d045      	beq.n	8002556 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024ca:	f7ff f941 	bl	8001750 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d302      	bcc.n	80024e0 <I2C_IsErrorOccurred+0x54>
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d13a      	bne.n	8002556 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002502:	d121      	bne.n	8002548 <I2C_IsErrorOccurred+0xbc>
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800250a:	d01d      	beq.n	8002548 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800250c:	7cfb      	ldrb	r3, [r7, #19]
 800250e:	2b20      	cmp	r3, #32
 8002510:	d01a      	beq.n	8002548 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002520:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002522:	f7ff f915 	bl	8001750 <HAL_GetTick>
 8002526:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002528:	e00e      	b.n	8002548 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800252a:	f7ff f911 	bl	8001750 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b19      	cmp	r3, #25
 8002536:	d907      	bls.n	8002548 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002538:	6a3b      	ldr	r3, [r7, #32]
 800253a:	f043 0320 	orr.w	r3, r3, #32
 800253e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002546:	e006      	b.n	8002556 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	f003 0320 	and.w	r3, r3, #32
 8002552:	2b20      	cmp	r3, #32
 8002554:	d1e9      	bne.n	800252a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b20      	cmp	r3, #32
 8002562:	d003      	beq.n	800256c <I2C_IsErrorOccurred+0xe0>
 8002564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0aa      	beq.n	80024c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800256c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002570:	2b00      	cmp	r3, #0
 8002572:	d103      	bne.n	800257c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2220      	movs	r2, #32
 800257a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800257c:	6a3b      	ldr	r3, [r7, #32]
 800257e:	f043 0304 	orr.w	r3, r3, #4
 8002582:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00b      	beq.n	80025b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00b      	beq.n	80025d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	f043 0308 	orr.w	r3, r3, #8
 80025c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00b      	beq.n	80025f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80025e0:	6a3b      	ldr	r3, [r7, #32]
 80025e2:	f043 0302 	orr.w	r3, r3, #2
 80025e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80025f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d01c      	beq.n	800263a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f7ff fe3b 	bl	800227c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6859      	ldr	r1, [r3, #4]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b0d      	ldr	r3, [pc, #52]	@ (8002648 <I2C_IsErrorOccurred+0x1bc>)
 8002612:	400b      	ands	r3, r1
 8002614:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	431a      	orrs	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2220      	movs	r2, #32
 8002626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800263a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800263e:	4618      	mov	r0, r3
 8002640:	3728      	adds	r7, #40	@ 0x28
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	fe00e800 	.word	0xfe00e800

0800264c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800264c:	b480      	push	{r7}
 800264e:	b087      	sub	sp, #28
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	607b      	str	r3, [r7, #4]
 8002656:	460b      	mov	r3, r1
 8002658:	817b      	strh	r3, [r7, #10]
 800265a:	4613      	mov	r3, r2
 800265c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800265e:	897b      	ldrh	r3, [r7, #10]
 8002660:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002664:	7a7b      	ldrb	r3, [r7, #9]
 8002666:	041b      	lsls	r3, r3, #16
 8002668:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800266c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	4313      	orrs	r3, r2
 8002676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800267a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	0d5b      	lsrs	r3, r3, #21
 8002686:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800268a:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <I2C_TransferConfig+0x60>)
 800268c:	430b      	orrs	r3, r1
 800268e:	43db      	mvns	r3, r3
 8002690:	ea02 0103 	and.w	r1, r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	430a      	orrs	r2, r1
 800269c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800269e:	bf00      	nop
 80026a0:	371c      	adds	r7, #28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	03ff63ff 	.word	0x03ff63ff

080026b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b20      	cmp	r3, #32
 80026c4:	d138      	bne.n	8002738 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e032      	b.n	800273a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2224      	movs	r2, #36	@ 0x24
 80026e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0201 	bic.w	r2, r2, #1
 80026f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002702:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6819      	ldr	r1, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	e000      	b.n	800273a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002738:	2302      	movs	r3, #2
  }
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002746:	b480      	push	{r7}
 8002748:	b085      	sub	sp, #20
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b20      	cmp	r3, #32
 800275a:	d139      	bne.n	80027d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002762:	2b01      	cmp	r3, #1
 8002764:	d101      	bne.n	800276a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002766:	2302      	movs	r3, #2
 8002768:	e033      	b.n	80027d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2224      	movs	r2, #36	@ 0x24
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0201 	bic.w	r2, r2, #1
 8002788:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002798:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0201 	orr.w	r2, r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027cc:	2300      	movs	r3, #0
 80027ce:	e000      	b.n	80027d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027d0:	2302      	movs	r3, #2
  }
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80027e8:	4b29      	ldr	r3, [pc, #164]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	2b06      	cmp	r3, #6
 80027f2:	d00a      	beq.n	800280a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80027f4:	4b26      	ldr	r3, [pc, #152]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d001      	beq.n	8002806 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e040      	b.n	8002888 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	e03e      	b.n	8002888 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800280a:	4b21      	ldr	r3, [pc, #132]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002812:	491f      	ldr	r1, [pc, #124]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4313      	orrs	r3, r2
 8002818:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800281a:	f7fe ff99 	bl	8001750 <HAL_GetTick>
 800281e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002820:	e009      	b.n	8002836 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002822:	f7fe ff95 	bl	8001750 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002830:	d901      	bls.n	8002836 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e028      	b.n	8002888 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002836:	4b16      	ldr	r3, [pc, #88]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800283e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002842:	d1ee      	bne.n	8002822 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b1e      	cmp	r3, #30
 8002848:	d008      	beq.n	800285c <HAL_PWREx_ConfigSupply+0x7c>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b2e      	cmp	r3, #46	@ 0x2e
 800284e:	d005      	beq.n	800285c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b1d      	cmp	r3, #29
 8002854:	d002      	beq.n	800285c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b2d      	cmp	r3, #45	@ 0x2d
 800285a:	d114      	bne.n	8002886 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800285c:	f7fe ff78 	bl	8001750 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002862:	e009      	b.n	8002878 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002864:	f7fe ff74 	bl	8001750 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002872:	d901      	bls.n	8002878 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e007      	b.n	8002888 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <HAL_PWREx_ConfigSupply+0xb0>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002884:	d1ee      	bne.n	8002864 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	58024800 	.word	0x58024800

08002894 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08c      	sub	sp, #48	@ 0x30
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d102      	bne.n	80028a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f000 bc48 	b.w	8003138 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8088 	beq.w	80029c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028b6:	4b99      	ldr	r3, [pc, #612]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028c0:	4b96      	ldr	r3, [pc, #600]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80028c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80028c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c8:	2b10      	cmp	r3, #16
 80028ca:	d007      	beq.n	80028dc <HAL_RCC_OscConfig+0x48>
 80028cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ce:	2b18      	cmp	r3, #24
 80028d0:	d111      	bne.n	80028f6 <HAL_RCC_OscConfig+0x62>
 80028d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d10c      	bne.n	80028f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	4b8f      	ldr	r3, [pc, #572]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d06d      	beq.n	80029c4 <HAL_RCC_OscConfig+0x130>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d169      	bne.n	80029c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	f000 bc21 	b.w	8003138 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x7a>
 8002900:	4b86      	ldr	r3, [pc, #536]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a85      	ldr	r2, [pc, #532]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002906:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	e02e      	b.n	800296c <HAL_RCC_OscConfig+0xd8>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10c      	bne.n	8002930 <HAL_RCC_OscConfig+0x9c>
 8002916:	4b81      	ldr	r3, [pc, #516]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a80      	ldr	r2, [pc, #512]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 800291c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	4b7e      	ldr	r3, [pc, #504]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a7d      	ldr	r2, [pc, #500]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002928:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e01d      	b.n	800296c <HAL_RCC_OscConfig+0xd8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0xc0>
 800293a:	4b78      	ldr	r3, [pc, #480]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a77      	ldr	r2, [pc, #476]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b75      	ldr	r3, [pc, #468]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a74      	ldr	r2, [pc, #464]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0xd8>
 8002954:	4b71      	ldr	r3, [pc, #452]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a70      	ldr	r2, [pc, #448]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 800295a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4b6e      	ldr	r3, [pc, #440]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a6d      	ldr	r2, [pc, #436]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800296a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d013      	beq.n	800299c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002974:	f7fe feec 	bl	8001750 <HAL_GetTick>
 8002978:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800297c:	f7fe fee8 	bl	8001750 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b64      	cmp	r3, #100	@ 0x64
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e3d4      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800298e:	4b63      	ldr	r3, [pc, #396]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0f0      	beq.n	800297c <HAL_RCC_OscConfig+0xe8>
 800299a:	e014      	b.n	80029c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7fe fed8 	bl	8001750 <HAL_GetTick>
 80029a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a4:	f7fe fed4 	bl	8001750 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e3c0      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029b6:	4b59      	ldr	r3, [pc, #356]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f0      	bne.n	80029a4 <HAL_RCC_OscConfig+0x110>
 80029c2:	e000      	b.n	80029c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 80ca 	beq.w	8002b68 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029d4:	4b51      	ldr	r3, [pc, #324]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029dc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029de:	4b4f      	ldr	r3, [pc, #316]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029e4:	6a3b      	ldr	r3, [r7, #32]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d007      	beq.n	80029fa <HAL_RCC_OscConfig+0x166>
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	2b18      	cmp	r3, #24
 80029ee:	d156      	bne.n	8002a9e <HAL_RCC_OscConfig+0x20a>
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d151      	bne.n	8002a9e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029fa:	4b48      	ldr	r3, [pc, #288]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d005      	beq.n	8002a12 <HAL_RCC_OscConfig+0x17e>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e392      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a12:	4b42      	ldr	r3, [pc, #264]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f023 0219 	bic.w	r2, r3, #25
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	493f      	ldr	r1, [pc, #252]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7fe fe94 	bl	8001750 <HAL_GetTick>
 8002a28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a2c:	f7fe fe90 	bl	8001750 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e37c      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a3e:	4b37      	ldr	r3, [pc, #220]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d0f0      	beq.n	8002a2c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4a:	f7fe feb1 	bl	80017b0 <HAL_GetREVID>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d817      	bhi.n	8002a88 <HAL_RCC_OscConfig+0x1f4>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	2b40      	cmp	r3, #64	@ 0x40
 8002a5e:	d108      	bne.n	8002a72 <HAL_RCC_OscConfig+0x1de>
 8002a60:	4b2e      	ldr	r3, [pc, #184]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a68:	4a2c      	ldr	r2, [pc, #176]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a70:	e07a      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a72:	4b2a      	ldr	r3, [pc, #168]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	031b      	lsls	r3, r3, #12
 8002a80:	4926      	ldr	r1, [pc, #152]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a86:	e06f      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a88:	4b24      	ldr	r3, [pc, #144]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	061b      	lsls	r3, r3, #24
 8002a96:	4921      	ldr	r1, [pc, #132]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a9c:	e064      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d047      	beq.n	8002b36 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f023 0219 	bic.w	r2, r3, #25
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	491a      	ldr	r1, [pc, #104]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe fe4a 	bl	8001750 <HAL_GetTick>
 8002abc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac0:	f7fe fe46 	bl	8001750 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e332      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ad2:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ade:	f7fe fe67 	bl	80017b0 <HAL_GetREVID>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d819      	bhi.n	8002b20 <HAL_RCC_OscConfig+0x28c>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	2b40      	cmp	r3, #64	@ 0x40
 8002af2:	d108      	bne.n	8002b06 <HAL_RCC_OscConfig+0x272>
 8002af4:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002afc:	4a07      	ldr	r2, [pc, #28]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002afe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b02:	6053      	str	r3, [r2, #4]
 8002b04:	e030      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
 8002b06:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	031b      	lsls	r3, r3, #12
 8002b14:	4901      	ldr	r1, [pc, #4]	@ (8002b1c <HAL_RCC_OscConfig+0x288>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	604b      	str	r3, [r1, #4]
 8002b1a:	e025      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
 8002b1c:	58024400 	.word	0x58024400
 8002b20:	4b9a      	ldr	r3, [pc, #616]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	061b      	lsls	r3, r3, #24
 8002b2e:	4997      	ldr	r1, [pc, #604]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
 8002b34:	e018      	b.n	8002b68 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b36:	4b95      	ldr	r3, [pc, #596]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a94      	ldr	r2, [pc, #592]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b3c:	f023 0301 	bic.w	r3, r3, #1
 8002b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b42:	f7fe fe05 	bl	8001750 <HAL_GetTick>
 8002b46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b4a:	f7fe fe01 	bl	8001750 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e2ed      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b5c:	4b8b      	ldr	r3, [pc, #556]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1f0      	bne.n	8002b4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 80a9 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b76:	4b85      	ldr	r3, [pc, #532]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b7e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b80:	4b82      	ldr	r3, [pc, #520]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d007      	beq.n	8002b9c <HAL_RCC_OscConfig+0x308>
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b18      	cmp	r3, #24
 8002b90:	d13a      	bne.n	8002c08 <HAL_RCC_OscConfig+0x374>
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d135      	bne.n	8002c08 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b9c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d005      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x320>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	2b80      	cmp	r3, #128	@ 0x80
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e2c1      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bb4:	f7fe fdfc 	bl	80017b0 <HAL_GetREVID>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d817      	bhi.n	8002bf2 <HAL_RCC_OscConfig+0x35e>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	2b20      	cmp	r3, #32
 8002bc8:	d108      	bne.n	8002bdc <HAL_RCC_OscConfig+0x348>
 8002bca:	4b70      	ldr	r3, [pc, #448]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002bd2:	4a6e      	ldr	r2, [pc, #440]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002bd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002bd8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bda:	e075      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	069b      	lsls	r3, r3, #26
 8002bea:	4968      	ldr	r1, [pc, #416]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bf0:	e06a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bf2:	4b66      	ldr	r3, [pc, #408]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	061b      	lsls	r3, r3, #24
 8002c00:	4962      	ldr	r1, [pc, #392]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002c06:	e05f      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d042      	beq.n	8002c96 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002c10:	4b5e      	ldr	r3, [pc, #376]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a5d      	ldr	r2, [pc, #372]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7fe fd98 	bl	8001750 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c24:	f7fe fd94 	bl	8001750 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e280      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c36:	4b55      	ldr	r3, [pc, #340]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c42:	f7fe fdb5 	bl	80017b0 <HAL_GetREVID>
 8002c46:	4603      	mov	r3, r0
 8002c48:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d817      	bhi.n	8002c80 <HAL_RCC_OscConfig+0x3ec>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	2b20      	cmp	r3, #32
 8002c56:	d108      	bne.n	8002c6a <HAL_RCC_OscConfig+0x3d6>
 8002c58:	4b4c      	ldr	r3, [pc, #304]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c60:	4a4a      	ldr	r2, [pc, #296]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c66:	6053      	str	r3, [r2, #4]
 8002c68:	e02e      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
 8002c6a:	4b48      	ldr	r3, [pc, #288]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	069b      	lsls	r3, r3, #26
 8002c78:	4944      	ldr	r1, [pc, #272]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	604b      	str	r3, [r1, #4]
 8002c7e:	e023      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
 8002c80:	4b42      	ldr	r3, [pc, #264]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	061b      	lsls	r3, r3, #24
 8002c8e:	493f      	ldr	r1, [pc, #252]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60cb      	str	r3, [r1, #12]
 8002c94:	e018      	b.n	8002cc8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002c96:	4b3d      	ldr	r3, [pc, #244]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a3c      	ldr	r2, [pc, #240]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002c9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fd55 	bl	8001750 <HAL_GetTick>
 8002ca6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002caa:	f7fe fd51 	bl	8001750 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e23d      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002cbc:	4b33      	ldr	r3, [pc, #204]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1f0      	bne.n	8002caa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d036      	beq.n	8002d42 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d019      	beq.n	8002d10 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002cde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce8:	f7fe fd32 	bl	8001750 <HAL_GetTick>
 8002cec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf0:	f7fe fd2e 	bl	8001750 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e21a      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d02:	4b22      	ldr	r3, [pc, #136]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f0      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x45c>
 8002d0e:	e018      	b.n	8002d42 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d10:	4b1e      	ldr	r3, [pc, #120]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d14:	4a1d      	ldr	r2, [pc, #116]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d1c:	f7fe fd18 	bl	8001750 <HAL_GetTick>
 8002d20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d24:	f7fe fd14 	bl	8001750 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e200      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d36:	4b15      	ldr	r3, [pc, #84]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0320 	and.w	r3, r3, #32
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d039      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d01c      	beq.n	8002d90 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d56:	4b0d      	ldr	r3, [pc, #52]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d60:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d62:	f7fe fcf5 	bl	8001750 <HAL_GetTick>
 8002d66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d6a:	f7fe fcf1 	bl	8001750 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e1dd      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d7c:	4b03      	ldr	r3, [pc, #12]	@ (8002d8c <HAL_RCC_OscConfig+0x4f8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x4d6>
 8002d88:	e01b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x52e>
 8002d8a:	bf00      	nop
 8002d8c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d90:	4b9b      	ldr	r3, [pc, #620]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a9a      	ldr	r2, [pc, #616]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002d96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d9a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d9c:	f7fe fcd8 	bl	8001750 <HAL_GetTick>
 8002da0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002da4:	f7fe fcd4 	bl	8001750 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e1c0      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002db6:	4b92      	ldr	r3, [pc, #584]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 8081 	beq.w	8002ed2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002dd0:	4b8c      	ldr	r3, [pc, #560]	@ (8003004 <HAL_RCC_OscConfig+0x770>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a8b      	ldr	r2, [pc, #556]	@ (8003004 <HAL_RCC_OscConfig+0x770>)
 8002dd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ddc:	f7fe fcb8 	bl	8001750 <HAL_GetTick>
 8002de0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de4:	f7fe fcb4 	bl	8001750 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b64      	cmp	r3, #100	@ 0x64
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e1a0      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002df6:	4b83      	ldr	r3, [pc, #524]	@ (8003004 <HAL_RCC_OscConfig+0x770>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d0f0      	beq.n	8002de4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d106      	bne.n	8002e18 <HAL_RCC_OscConfig+0x584>
 8002e0a:	4b7d      	ldr	r3, [pc, #500]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e16:	e02d      	b.n	8002e74 <HAL_RCC_OscConfig+0x5e0>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10c      	bne.n	8002e3a <HAL_RCC_OscConfig+0x5a6>
 8002e20:	4b77      	ldr	r3, [pc, #476]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e24:	4a76      	ldr	r2, [pc, #472]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e26:	f023 0301 	bic.w	r3, r3, #1
 8002e2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e2c:	4b74      	ldr	r3, [pc, #464]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e30:	4a73      	ldr	r2, [pc, #460]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e32:	f023 0304 	bic.w	r3, r3, #4
 8002e36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e38:	e01c      	b.n	8002e74 <HAL_RCC_OscConfig+0x5e0>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2b05      	cmp	r3, #5
 8002e40:	d10c      	bne.n	8002e5c <HAL_RCC_OscConfig+0x5c8>
 8002e42:	4b6f      	ldr	r3, [pc, #444]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e46:	4a6e      	ldr	r2, [pc, #440]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e48:	f043 0304 	orr.w	r3, r3, #4
 8002e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e4e:	4b6c      	ldr	r3, [pc, #432]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e52:	4a6b      	ldr	r2, [pc, #428]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e54:	f043 0301 	orr.w	r3, r3, #1
 8002e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e5a:	e00b      	b.n	8002e74 <HAL_RCC_OscConfig+0x5e0>
 8002e5c:	4b68      	ldr	r3, [pc, #416]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e60:	4a67      	ldr	r2, [pc, #412]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e68:	4b65      	ldr	r3, [pc, #404]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6c:	4a64      	ldr	r2, [pc, #400]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e6e:	f023 0304 	bic.w	r3, r3, #4
 8002e72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d015      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7c:	f7fe fc68 	bl	8001750 <HAL_GetTick>
 8002e80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e84:	f7fe fc64 	bl	8001750 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e14e      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e9a:	4b59      	ldr	r3, [pc, #356]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0ee      	beq.n	8002e84 <HAL_RCC_OscConfig+0x5f0>
 8002ea6:	e014      	b.n	8002ed2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea8:	f7fe fc52 	bl	8001750 <HAL_GetTick>
 8002eac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb0:	f7fe fc4e 	bl	8001750 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e138      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1ee      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 812d 	beq.w	8003136 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002edc:	4b48      	ldr	r3, [pc, #288]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ee4:	2b18      	cmp	r3, #24
 8002ee6:	f000 80bd 	beq.w	8003064 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	f040 809e 	bne.w	8003030 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef4:	4b42      	ldr	r3, [pc, #264]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a41      	ldr	r2, [pc, #260]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002efa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fe fc26 	bl	8001750 <HAL_GetTick>
 8002f04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f08:	f7fe fc22 	bl	8001750 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e10e      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f1a:	4b39      	ldr	r3, [pc, #228]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f26:	4b36      	ldr	r3, [pc, #216]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f2a:	4b37      	ldr	r3, [pc, #220]	@ (8003008 <HAL_RCC_OscConfig+0x774>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f36:	0112      	lsls	r2, r2, #4
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	4931      	ldr	r1, [pc, #196]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	3b01      	subs	r3, #1
 8002f46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	025b      	lsls	r3, r3, #9
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	431a      	orrs	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	041b      	lsls	r3, r3, #16
 8002f5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	061b      	lsls	r3, r3, #24
 8002f6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f70:	4923      	ldr	r1, [pc, #140]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f76:	4b22      	ldr	r3, [pc, #136]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	4a21      	ldr	r2, [pc, #132]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f7c:	f023 0301 	bic.w	r3, r3, #1
 8002f80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f82:	4b1f      	ldr	r3, [pc, #124]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f86:	4b21      	ldr	r3, [pc, #132]	@ (800300c <HAL_RCC_OscConfig+0x778>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f8e:	00d2      	lsls	r2, r2, #3
 8002f90:	491b      	ldr	r1, [pc, #108]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f96:	4b1a      	ldr	r3, [pc, #104]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9a:	f023 020c 	bic.w	r2, r3, #12
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	4917      	ldr	r1, [pc, #92]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002fa8:	4b15      	ldr	r3, [pc, #84]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fac:	f023 0202 	bic.w	r2, r3, #2
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb4:	4912      	ldr	r1, [pc, #72]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002fba:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbe:	4a10      	ldr	r2, [pc, #64]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fca:	4a0d      	ldr	r2, [pc, #52]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe2:	4a07      	ldr	r2, [pc, #28]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fea:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a04      	ldr	r2, [pc, #16]	@ (8003000 <HAL_RCC_OscConfig+0x76c>)
 8002ff0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff6:	f7fe fbab 	bl	8001750 <HAL_GetTick>
 8002ffa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ffc:	e011      	b.n	8003022 <HAL_RCC_OscConfig+0x78e>
 8002ffe:	bf00      	nop
 8003000:	58024400 	.word	0x58024400
 8003004:	58024800 	.word	0x58024800
 8003008:	fffffc0c 	.word	0xfffffc0c
 800300c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003010:	f7fe fb9e 	bl	8001750 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e08a      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003022:	4b47      	ldr	r3, [pc, #284]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCC_OscConfig+0x77c>
 800302e:	e082      	b.n	8003136 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003030:	4b43      	ldr	r3, [pc, #268]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a42      	ldr	r2, [pc, #264]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003036:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800303a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303c:	f7fe fb88 	bl	8001750 <HAL_GetTick>
 8003040:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003044:	f7fe fb84 	bl	8001750 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e070      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003056:	4b3a      	ldr	r3, [pc, #232]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x7b0>
 8003062:	e068      	b.n	8003136 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003064:	4b36      	ldr	r3, [pc, #216]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003068:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800306a:	4b35      	ldr	r3, [pc, #212]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	2b01      	cmp	r3, #1
 8003076:	d031      	beq.n	80030dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	f003 0203 	and.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003082:	429a      	cmp	r2, r3
 8003084:	d12a      	bne.n	80030dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003092:	429a      	cmp	r2, r3
 8003094:	d122      	bne.n	80030dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d11a      	bne.n	80030dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	0a5b      	lsrs	r3, r3, #9
 80030aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d111      	bne.n	80030dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	0c1b      	lsrs	r3, r3, #16
 80030bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d108      	bne.n	80030dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	0e1b      	lsrs	r3, r3, #24
 80030ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e02b      	b.n	8003138 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80030e0:	4b17      	ldr	r3, [pc, #92]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 80030e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e4:	08db      	lsrs	r3, r3, #3
 80030e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030ea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d01f      	beq.n	8003136 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80030f6:	4b12      	ldr	r3, [pc, #72]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 80030f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fa:	4a11      	ldr	r2, [pc, #68]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 80030fc:	f023 0301 	bic.w	r3, r3, #1
 8003100:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003102:	f7fe fb25 	bl	8001750 <HAL_GetTick>
 8003106:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003108:	bf00      	nop
 800310a:	f7fe fb21 	bl	8001750 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003112:	4293      	cmp	r3, r2
 8003114:	d0f9      	beq.n	800310a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003116:	4b0a      	ldr	r3, [pc, #40]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800311a:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <HAL_RCC_OscConfig+0x8b0>)
 800311c:	4013      	ands	r3, r2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003122:	00d2      	lsls	r2, r2, #3
 8003124:	4906      	ldr	r1, [pc, #24]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003126:	4313      	orrs	r3, r2
 8003128:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800312a:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 800312c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312e:	4a04      	ldr	r2, [pc, #16]	@ (8003140 <HAL_RCC_OscConfig+0x8ac>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3730      	adds	r7, #48	@ 0x30
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	58024400 	.word	0x58024400
 8003144:	ffff0007 	.word	0xffff0007

08003148 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e19c      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800315c:	4b8a      	ldr	r3, [pc, #552]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 030f 	and.w	r3, r3, #15
 8003164:	683a      	ldr	r2, [r7, #0]
 8003166:	429a      	cmp	r2, r3
 8003168:	d910      	bls.n	800318c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316a:	4b87      	ldr	r3, [pc, #540]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f023 020f 	bic.w	r2, r3, #15
 8003172:	4985      	ldr	r1, [pc, #532]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	4313      	orrs	r3, r2
 8003178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800317a:	4b83      	ldr	r3, [pc, #524]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	429a      	cmp	r2, r3
 8003186:	d001      	beq.n	800318c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e184      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	2b00      	cmp	r3, #0
 8003196:	d010      	beq.n	80031ba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	4b7b      	ldr	r3, [pc, #492]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d908      	bls.n	80031ba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80031a8:	4b78      	ldr	r3, [pc, #480]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	4975      	ldr	r1, [pc, #468]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d010      	beq.n	80031e8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	4b70      	ldr	r3, [pc, #448]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d908      	bls.n	80031e8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80031d6:	4b6d      	ldr	r3, [pc, #436]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	496a      	ldr	r1, [pc, #424]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0310 	and.w	r3, r3, #16
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d010      	beq.n	8003216 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699a      	ldr	r2, [r3, #24]
 80031f8:	4b64      	ldr	r3, [pc, #400]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003200:	429a      	cmp	r2, r3
 8003202:	d908      	bls.n	8003216 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003204:	4b61      	ldr	r3, [pc, #388]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003206:	69db      	ldr	r3, [r3, #28]
 8003208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	495e      	ldr	r1, [pc, #376]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003212:	4313      	orrs	r3, r2
 8003214:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0320 	and.w	r3, r3, #32
 800321e:	2b00      	cmp	r3, #0
 8003220:	d010      	beq.n	8003244 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	4b59      	ldr	r3, [pc, #356]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800322e:	429a      	cmp	r2, r3
 8003230:	d908      	bls.n	8003244 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003232:	4b56      	ldr	r3, [pc, #344]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	4953      	ldr	r1, [pc, #332]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003240:	4313      	orrs	r3, r2
 8003242:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d010      	beq.n	8003272 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	4b4d      	ldr	r3, [pc, #308]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f003 030f 	and.w	r3, r3, #15
 800325c:	429a      	cmp	r2, r3
 800325e:	d908      	bls.n	8003272 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003260:	4b4a      	ldr	r3, [pc, #296]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f023 020f 	bic.w	r2, r3, #15
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	4947      	ldr	r1, [pc, #284]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800326e:	4313      	orrs	r3, r2
 8003270:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d055      	beq.n	800332a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800327e:	4b43      	ldr	r3, [pc, #268]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4940      	ldr	r1, [pc, #256]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800328c:	4313      	orrs	r3, r2
 800328e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d107      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003298:	4b3c      	ldr	r3, [pc, #240]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d121      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0f6      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d107      	bne.n	80032c0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032b0:	4b36      	ldr	r3, [pc, #216]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d115      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0ea      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d107      	bne.n	80032d8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032c8:	4b30      	ldr	r3, [pc, #192]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d109      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0de      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032d8:	4b2c      	ldr	r3, [pc, #176]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e0d6      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032e8:	4b28      	ldr	r3, [pc, #160]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	f023 0207 	bic.w	r2, r3, #7
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	4925      	ldr	r1, [pc, #148]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032fa:	f7fe fa29 	bl	8001750 <HAL_GetTick>
 80032fe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003300:	e00a      	b.n	8003318 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003302:	f7fe fa25 	bl	8001750 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003310:	4293      	cmp	r3, r2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e0be      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003318:	4b1c      	ldr	r3, [pc, #112]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	429a      	cmp	r2, r3
 8003328:	d1eb      	bne.n	8003302 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d010      	beq.n	8003358 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68da      	ldr	r2, [r3, #12]
 800333a:	4b14      	ldr	r3, [pc, #80]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	429a      	cmp	r2, r3
 8003344:	d208      	bcs.n	8003358 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003346:	4b11      	ldr	r3, [pc, #68]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f023 020f 	bic.w	r2, r3, #15
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	490e      	ldr	r1, [pc, #56]	@ (800338c <HAL_RCC_ClockConfig+0x244>)
 8003354:	4313      	orrs	r3, r2
 8003356:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003358:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 030f 	and.w	r3, r3, #15
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d214      	bcs.n	8003390 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003366:	4b08      	ldr	r3, [pc, #32]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f023 020f 	bic.w	r2, r3, #15
 800336e:	4906      	ldr	r1, [pc, #24]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003376:	4b04      	ldr	r3, [pc, #16]	@ (8003388 <HAL_RCC_ClockConfig+0x240>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d005      	beq.n	8003390 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e086      	b.n	8003496 <HAL_RCC_ClockConfig+0x34e>
 8003388:	52002000 	.word	0x52002000
 800338c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d010      	beq.n	80033be <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	4b3f      	ldr	r3, [pc, #252]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d208      	bcs.n	80033be <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80033ac:	4b3c      	ldr	r3, [pc, #240]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	4939      	ldr	r1, [pc, #228]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d010      	beq.n	80033ec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	4b34      	ldr	r3, [pc, #208]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d208      	bcs.n	80033ec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80033da:	4b31      	ldr	r3, [pc, #196]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	492e      	ldr	r1, [pc, #184]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0310 	and.w	r3, r3, #16
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d010      	beq.n	800341a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699a      	ldr	r2, [r3, #24]
 80033fc:	4b28      	ldr	r3, [pc, #160]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 80033fe:	69db      	ldr	r3, [r3, #28]
 8003400:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003404:	429a      	cmp	r2, r3
 8003406:	d208      	bcs.n	800341a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003408:	4b25      	ldr	r3, [pc, #148]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	4922      	ldr	r1, [pc, #136]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 8003416:	4313      	orrs	r3, r2
 8003418:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0320 	and.w	r3, r3, #32
 8003422:	2b00      	cmp	r3, #0
 8003424:	d010      	beq.n	8003448 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69da      	ldr	r2, [r3, #28]
 800342a:	4b1d      	ldr	r3, [pc, #116]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003432:	429a      	cmp	r2, r3
 8003434:	d208      	bcs.n	8003448 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003436:	4b1a      	ldr	r3, [pc, #104]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	4917      	ldr	r1, [pc, #92]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 8003444:	4313      	orrs	r3, r2
 8003446:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003448:	f000 f834 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 800344c:	4602      	mov	r2, r0
 800344e:	4b14      	ldr	r3, [pc, #80]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	0a1b      	lsrs	r3, r3, #8
 8003454:	f003 030f 	and.w	r3, r3, #15
 8003458:	4912      	ldr	r1, [pc, #72]	@ (80034a4 <HAL_RCC_ClockConfig+0x35c>)
 800345a:	5ccb      	ldrb	r3, [r1, r3]
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
 8003464:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003466:	4b0e      	ldr	r3, [pc, #56]	@ (80034a0 <HAL_RCC_ClockConfig+0x358>)
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	4a0d      	ldr	r2, [pc, #52]	@ (80034a4 <HAL_RCC_ClockConfig+0x35c>)
 8003470:	5cd3      	ldrb	r3, [r2, r3]
 8003472:	f003 031f 	and.w	r3, r3, #31
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	fa22 f303 	lsr.w	r3, r2, r3
 800347c:	4a0a      	ldr	r2, [pc, #40]	@ (80034a8 <HAL_RCC_ClockConfig+0x360>)
 800347e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003480:	4a0a      	ldr	r2, [pc, #40]	@ (80034ac <HAL_RCC_ClockConfig+0x364>)
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003486:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <HAL_RCC_ClockConfig+0x368>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7fe f916 	bl	80016bc <HAL_InitTick>
 8003490:	4603      	mov	r3, r0
 8003492:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003494:	7bfb      	ldrb	r3, [r7, #15]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	58024400 	.word	0x58024400
 80034a4:	0800aa64 	.word	0x0800aa64
 80034a8:	24000004 	.word	0x24000004
 80034ac:	24000000 	.word	0x24000000
 80034b0:	24000018 	.word	0x24000018

080034b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	@ 0x24
 80034b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034ba:	4bb3      	ldr	r3, [pc, #716]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034c2:	2b18      	cmp	r3, #24
 80034c4:	f200 8155 	bhi.w	8003772 <HAL_RCC_GetSysClockFreq+0x2be>
 80034c8:	a201      	add	r2, pc, #4	@ (adr r2, 80034d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80034ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ce:	bf00      	nop
 80034d0:	08003535 	.word	0x08003535
 80034d4:	08003773 	.word	0x08003773
 80034d8:	08003773 	.word	0x08003773
 80034dc:	08003773 	.word	0x08003773
 80034e0:	08003773 	.word	0x08003773
 80034e4:	08003773 	.word	0x08003773
 80034e8:	08003773 	.word	0x08003773
 80034ec:	08003773 	.word	0x08003773
 80034f0:	0800355b 	.word	0x0800355b
 80034f4:	08003773 	.word	0x08003773
 80034f8:	08003773 	.word	0x08003773
 80034fc:	08003773 	.word	0x08003773
 8003500:	08003773 	.word	0x08003773
 8003504:	08003773 	.word	0x08003773
 8003508:	08003773 	.word	0x08003773
 800350c:	08003773 	.word	0x08003773
 8003510:	08003561 	.word	0x08003561
 8003514:	08003773 	.word	0x08003773
 8003518:	08003773 	.word	0x08003773
 800351c:	08003773 	.word	0x08003773
 8003520:	08003773 	.word	0x08003773
 8003524:	08003773 	.word	0x08003773
 8003528:	08003773 	.word	0x08003773
 800352c:	08003773 	.word	0x08003773
 8003530:	08003567 	.word	0x08003567
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003534:	4b94      	ldr	r3, [pc, #592]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0320 	and.w	r3, r3, #32
 800353c:	2b00      	cmp	r3, #0
 800353e:	d009      	beq.n	8003554 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003540:	4b91      	ldr	r3, [pc, #580]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	08db      	lsrs	r3, r3, #3
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	4a90      	ldr	r2, [pc, #576]	@ (800378c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800354c:	fa22 f303 	lsr.w	r3, r2, r3
 8003550:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003552:	e111      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003554:	4b8d      	ldr	r3, [pc, #564]	@ (800378c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003556:	61bb      	str	r3, [r7, #24]
      break;
 8003558:	e10e      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800355a:	4b8d      	ldr	r3, [pc, #564]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800355c:	61bb      	str	r3, [r7, #24]
      break;
 800355e:	e10b      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003560:	4b8c      	ldr	r3, [pc, #560]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003562:	61bb      	str	r3, [r7, #24]
      break;
 8003564:	e108      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003566:	4b88      	ldr	r3, [pc, #544]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003570:	4b85      	ldr	r3, [pc, #532]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800357a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800357c:	4b82      	ldr	r3, [pc, #520]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003586:	4b80      	ldr	r3, [pc, #512]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358a:	08db      	lsrs	r3, r3, #3
 800358c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	fb02 f303 	mul.w	r3, r2, r3
 8003596:	ee07 3a90 	vmov	s15, r3
 800359a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800359e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 80e1 	beq.w	800376c <HAL_RCC_GetSysClockFreq+0x2b8>
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	f000 8083 	beq.w	80036b8 <HAL_RCC_GetSysClockFreq+0x204>
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	f200 80a1 	bhi.w	80036fc <HAL_RCC_GetSysClockFreq+0x248>
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x114>
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d056      	beq.n	8003674 <HAL_RCC_GetSysClockFreq+0x1c0>
 80035c6:	e099      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035c8:	4b6f      	ldr	r3, [pc, #444]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0320 	and.w	r3, r3, #32
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d02d      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80035d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	08db      	lsrs	r3, r3, #3
 80035da:	f003 0303 	and.w	r3, r3, #3
 80035de:	4a6b      	ldr	r2, [pc, #428]	@ (800378c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80035e0:	fa22 f303 	lsr.w	r3, r2, r3
 80035e4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	ee07 3a90 	vmov	s15, r3
 80035ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	ee07 3a90 	vmov	s15, r3
 80035f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035fe:	4b62      	ldr	r3, [pc, #392]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003612:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800361e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800362e:	e087      	b.n	8003740 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	ee07 3a90 	vmov	s15, r3
 8003636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800379c <HAL_RCC_GetSysClockFreq+0x2e8>
 800363e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003642:	4b51      	ldr	r3, [pc, #324]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364a:	ee07 3a90 	vmov	s15, r3
 800364e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003652:	ed97 6a02 	vldr	s12, [r7, #8]
 8003656:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x2e4>
 800365a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800365e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800366a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003672:	e065      	b.n	8003740 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80037a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003686:	4b40      	ldr	r3, [pc, #256]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003696:	ed97 6a02 	vldr	s12, [r7, #8]
 800369a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x2e4>
 800369e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036b6:	e043      	b.n	8003740 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80037a4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80036c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d2:	ee07 3a90 	vmov	s15, r3
 80036d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036da:	ed97 6a02 	vldr	s12, [r7, #8]
 80036de:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036fa:	e021      	b.n	8003740 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	ee07 3a90 	vmov	s15, r3
 8003702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003706:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80037a0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800370a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800370e:	4b1e      	ldr	r3, [pc, #120]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003716:	ee07 3a90 	vmov	s15, r3
 800371a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800371e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003722:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800372a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800372e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800373a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800373e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003740:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003744:	0a5b      	lsrs	r3, r3, #9
 8003746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800374a:	3301      	adds	r3, #1
 800374c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	ee07 3a90 	vmov	s15, r3
 8003754:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003758:	edd7 6a07 	vldr	s13, [r7, #28]
 800375c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003760:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003764:	ee17 3a90 	vmov	r3, s15
 8003768:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800376a:	e005      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	61bb      	str	r3, [r7, #24]
      break;
 8003770:	e002      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003772:	4b07      	ldr	r3, [pc, #28]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003774:	61bb      	str	r3, [r7, #24]
      break;
 8003776:	bf00      	nop
  }

  return sysclockfreq;
 8003778:	69bb      	ldr	r3, [r7, #24]
}
 800377a:	4618      	mov	r0, r3
 800377c:	3724      	adds	r7, #36	@ 0x24
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	58024400 	.word	0x58024400
 800378c:	03d09000 	.word	0x03d09000
 8003790:	003d0900 	.word	0x003d0900
 8003794:	017d7840 	.word	0x017d7840
 8003798:	46000000 	.word	0x46000000
 800379c:	4c742400 	.word	0x4c742400
 80037a0:	4a742400 	.word	0x4a742400
 80037a4:	4bbebc20 	.word	0x4bbebc20

080037a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80037ae:	f7ff fe81 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 80037b2:	4602      	mov	r2, r0
 80037b4:	4b10      	ldr	r3, [pc, #64]	@ (80037f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	0a1b      	lsrs	r3, r3, #8
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	490f      	ldr	r1, [pc, #60]	@ (80037fc <HAL_RCC_GetHCLKFreq+0x54>)
 80037c0:	5ccb      	ldrb	r3, [r1, r3]
 80037c2:	f003 031f 	and.w	r3, r3, #31
 80037c6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037cc:	4b0a      	ldr	r3, [pc, #40]	@ (80037f8 <HAL_RCC_GetHCLKFreq+0x50>)
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	4a09      	ldr	r2, [pc, #36]	@ (80037fc <HAL_RCC_GetHCLKFreq+0x54>)
 80037d6:	5cd3      	ldrb	r3, [r2, r3]
 80037d8:	f003 031f 	and.w	r3, r3, #31
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	fa22 f303 	lsr.w	r3, r2, r3
 80037e2:	4a07      	ldr	r2, [pc, #28]	@ (8003800 <HAL_RCC_GetHCLKFreq+0x58>)
 80037e4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037e6:	4a07      	ldr	r2, [pc, #28]	@ (8003804 <HAL_RCC_GetHCLKFreq+0x5c>)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80037ec:	4b04      	ldr	r3, [pc, #16]	@ (8003800 <HAL_RCC_GetHCLKFreq+0x58>)
 80037ee:	681b      	ldr	r3, [r3, #0]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	58024400 	.word	0x58024400
 80037fc:	0800aa64 	.word	0x0800aa64
 8003800:	24000004 	.word	0x24000004
 8003804:	24000000 	.word	0x24000000

08003808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800380c:	f7ff ffcc 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 8003810:	4602      	mov	r2, r0
 8003812:	4b06      	ldr	r3, [pc, #24]	@ (800382c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	091b      	lsrs	r3, r3, #4
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	4904      	ldr	r1, [pc, #16]	@ (8003830 <HAL_RCC_GetPCLK1Freq+0x28>)
 800381e:	5ccb      	ldrb	r3, [r1, r3]
 8003820:	f003 031f 	and.w	r3, r3, #31
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003828:	4618      	mov	r0, r3
 800382a:	bd80      	pop	{r7, pc}
 800382c:	58024400 	.word	0x58024400
 8003830:	0800aa64 	.word	0x0800aa64

08003834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003838:	f7ff ffb6 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b06      	ldr	r3, [pc, #24]	@ (8003858 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	0a1b      	lsrs	r3, r3, #8
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	4904      	ldr	r1, [pc, #16]	@ (800385c <HAL_RCC_GetPCLK2Freq+0x28>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	f003 031f 	and.w	r3, r3, #31
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003854:	4618      	mov	r0, r3
 8003856:	bd80      	pop	{r7, pc}
 8003858:	58024400 	.word	0x58024400
 800385c:	0800aa64 	.word	0x0800aa64

08003860 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003864:	b0ca      	sub	sp, #296	@ 0x128
 8003866:	af00      	add	r7, sp, #0
 8003868:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800386c:	2300      	movs	r3, #0
 800386e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003872:	2300      	movs	r3, #0
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003884:	2500      	movs	r5, #0
 8003886:	ea54 0305 	orrs.w	r3, r4, r5
 800388a:	d049      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003892:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003896:	d02f      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003898:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800389c:	d828      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800389e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038a2:	d01a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80038a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038a8:	d822      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80038ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038b2:	d007      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80038b4:	e01c      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b6:	4bb8      	ldr	r3, [pc, #736]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ba:	4ab7      	ldr	r2, [pc, #732]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038c2:	e01a      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	3308      	adds	r3, #8
 80038ca:	2102      	movs	r1, #2
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 fc8f 	bl	80051f0 <RCCEx_PLL2_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038d8:	e00f      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038de:	3328      	adds	r3, #40	@ 0x28
 80038e0:	2102      	movs	r1, #2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f001 fd36 	bl	8005354 <RCCEx_PLL3_Config>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038ee:	e004      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038f6:	e000      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80038f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10a      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003902:	4ba5      	ldr	r3, [pc, #660]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003906:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003910:	4aa1      	ldr	r2, [pc, #644]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003912:	430b      	orrs	r3, r1
 8003914:	6513      	str	r3, [r2, #80]	@ 0x50
 8003916:	e003      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800391c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800392c:	f04f 0900 	mov.w	r9, #0
 8003930:	ea58 0309 	orrs.w	r3, r8, r9
 8003934:	d047      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393c:	2b04      	cmp	r3, #4
 800393e:	d82a      	bhi.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003940:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	0800395d 	.word	0x0800395d
 800394c:	0800396b 	.word	0x0800396b
 8003950:	08003981 	.word	0x08003981
 8003954:	0800399f 	.word	0x0800399f
 8003958:	0800399f 	.word	0x0800399f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800395c:	4b8e      	ldr	r3, [pc, #568]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800395e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003960:	4a8d      	ldr	r2, [pc, #564]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003962:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003966:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003968:	e01a      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800396a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396e:	3308      	adds	r3, #8
 8003970:	2100      	movs	r1, #0
 8003972:	4618      	mov	r0, r3
 8003974:	f001 fc3c 	bl	80051f0 <RCCEx_PLL2_Config>
 8003978:	4603      	mov	r3, r0
 800397a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800397e:	e00f      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003984:	3328      	adds	r3, #40	@ 0x28
 8003986:	2100      	movs	r1, #0
 8003988:	4618      	mov	r0, r3
 800398a:	f001 fce3 	bl	8005354 <RCCEx_PLL3_Config>
 800398e:	4603      	mov	r3, r0
 8003990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003994:	e004      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800399c:	e000      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800399e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10a      	bne.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039a8:	4b7b      	ldr	r3, [pc, #492]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ac:	f023 0107 	bic.w	r1, r3, #7
 80039b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	4a78      	ldr	r2, [pc, #480]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b8:	430b      	orrs	r3, r1
 80039ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80039bc:	e003      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80039c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80039d2:	f04f 0b00 	mov.w	fp, #0
 80039d6:	ea5a 030b 	orrs.w	r3, sl, fp
 80039da:	d04c      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80039dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039e6:	d030      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80039e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ec:	d829      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f0:	d02d      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80039f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f4:	d825      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039f6:	2b80      	cmp	r3, #128	@ 0x80
 80039f8:	d018      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80039fa:	2b80      	cmp	r3, #128	@ 0x80
 80039fc:	d821      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003a02:	2b40      	cmp	r3, #64	@ 0x40
 8003a04:	d007      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003a06:	e01c      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a08:	4b63      	ldr	r3, [pc, #396]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	4a62      	ldr	r2, [pc, #392]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a14:	e01c      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1a:	3308      	adds	r3, #8
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f001 fbe6 	bl	80051f0 <RCCEx_PLL2_Config>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a2a:	e011      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	3328      	adds	r3, #40	@ 0x28
 8003a32:	2100      	movs	r1, #0
 8003a34:	4618      	mov	r0, r3
 8003a36:	f001 fc8d 	bl	8005354 <RCCEx_PLL3_Config>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a40:	e006      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a48:	e002      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10a      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003a58:	4b4f      	ldr	r3, [pc, #316]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a66:	4a4c      	ldr	r2, [pc, #304]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a6c:	e003      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003a82:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003a86:	2300      	movs	r3, #0
 8003a88:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003a8c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003a90:	460b      	mov	r3, r1
 8003a92:	4313      	orrs	r3, r2
 8003a94:	d053      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003aa2:	d035      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003aa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003aa8:	d82e      	bhi.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003aaa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003aae:	d031      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003ab0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003ab4:	d828      	bhi.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ab6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003aba:	d01a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003abc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ac0:	d822      	bhi.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003ac6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003aca:	d007      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003acc:	e01c      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ace:	4b32      	ldr	r3, [pc, #200]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad2:	4a31      	ldr	r2, [pc, #196]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ada:	e01c      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae0:	3308      	adds	r3, #8
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f001 fb83 	bl	80051f0 <RCCEx_PLL2_Config>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003af0:	e011      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af6:	3328      	adds	r3, #40	@ 0x28
 8003af8:	2100      	movs	r1, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	f001 fc2a 	bl	8005354 <RCCEx_PLL3_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b06:	e006      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b0e:	e002      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003b10:	bf00      	nop
 8003b12:	e000      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003b14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b22:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b30:	430b      	orrs	r3, r1
 8003b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b34:	e003      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b46:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003b4a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003b4e:	2300      	movs	r3, #0
 8003b50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003b54:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003b58:	460b      	mov	r3, r1
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	d056      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b6a:	d038      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003b6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b70:	d831      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b76:	d034      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003b78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b7c:	d82b      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b82:	d01d      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003b84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b88:	d825      	bhi.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d006      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003b8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b92:	d00a      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b94:	e01f      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b96:	bf00      	nop
 8003b98:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b9c:	4ba2      	ldr	r3, [pc, #648]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba0:	4aa1      	ldr	r2, [pc, #644]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ba6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ba8:	e01c      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bae:	3308      	adds	r3, #8
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f001 fb1c 	bl	80051f0 <RCCEx_PLL2_Config>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003bbe:	e011      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc4:	3328      	adds	r3, #40	@ 0x28
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f001 fbc3 	bl	8005354 <RCCEx_PLL3_Config>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bd4:	e006      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bdc:	e002      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003bec:	4b8e      	ldr	r3, [pc, #568]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003bfc:	4a8a      	ldr	r2, [pc, #552]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bfe:	430b      	orrs	r3, r1
 8003c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c02:	e003      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003c18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003c22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003c26:	460b      	mov	r3, r1
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	d03a      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c32:	2b30      	cmp	r3, #48	@ 0x30
 8003c34:	d01f      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003c36:	2b30      	cmp	r3, #48	@ 0x30
 8003c38:	d819      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	d00c      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003c3e:	2b20      	cmp	r3, #32
 8003c40:	d815      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d019      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003c46:	2b10      	cmp	r3, #16
 8003c48:	d111      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c4a:	4b77      	ldr	r3, [pc, #476]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4e:	4a76      	ldr	r2, [pc, #472]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c56:	e011      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	3308      	adds	r3, #8
 8003c5e:	2102      	movs	r1, #2
 8003c60:	4618      	mov	r0, r3
 8003c62:	f001 fac5 	bl	80051f0 <RCCEx_PLL2_Config>
 8003c66:	4603      	mov	r3, r0
 8003c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c6c:	e006      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c74:	e002      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c76:	bf00      	nop
 8003c78:	e000      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10a      	bne.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c84:	4b68      	ldr	r3, [pc, #416]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c92:	4a65      	ldr	r2, [pc, #404]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c94:	430b      	orrs	r3, r1
 8003c96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c98:	e003      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003cae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003cb8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	d051      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ccc:	d035      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003cce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cd2:	d82e      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003cd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cd8:	d031      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003cda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cde:	d828      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ce0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce4:	d01a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cea:	d822      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf4:	d007      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003cf6:	e01c      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfc:	4a4a      	ldr	r2, [pc, #296]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d04:	e01c      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0a:	3308      	adds	r3, #8
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f001 fa6e 	bl	80051f0 <RCCEx_PLL2_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d1a:	e011      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d20:	3328      	adds	r3, #40	@ 0x28
 8003d22:	2100      	movs	r1, #0
 8003d24:	4618      	mov	r0, r3
 8003d26:	f001 fb15 	bl	8005354 <RCCEx_PLL3_Config>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d30:	e006      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d38:	e002      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003d3a:	bf00      	nop
 8003d3c:	e000      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10a      	bne.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003d48:	4b37      	ldr	r3, [pc, #220]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d56:	4a34      	ldr	r2, [pc, #208]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d5c:	e003      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003d72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d76:	2300      	movs	r3, #0
 8003d78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003d7c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003d80:	460b      	mov	r3, r1
 8003d82:	4313      	orrs	r3, r2
 8003d84:	d056      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d90:	d033      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003d92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d96:	d82c      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003d98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d9c:	d02f      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003d9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003da2:	d826      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003da4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003da8:	d02b      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003daa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003dae:	d820      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003db4:	d012      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003db6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dba:	d81a      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d022      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc4:	d115      	bne.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dca:	3308      	adds	r3, #8
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f001 fa0e 	bl	80051f0 <RCCEx_PLL2_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003dda:	e015      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de0:	3328      	adds	r3, #40	@ 0x28
 8003de2:	2101      	movs	r1, #1
 8003de4:	4618      	mov	r0, r3
 8003de6:	f001 fab5 	bl	8005354 <RCCEx_PLL3_Config>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003df0:	e00a      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003df8:	e006      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003dfa:	bf00      	nop
 8003dfc:	e004      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003dfe:	bf00      	nop
 8003e00:	e002      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e02:	bf00      	nop
 8003e04:	e000      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10d      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003e10:	4b05      	ldr	r3, [pc, #20]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e1e:	4a02      	ldr	r2, [pc, #8]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e20:	430b      	orrs	r3, r1
 8003e22:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e24:	e006      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003e26:	bf00      	nop
 8003e28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003e40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e44:	2300      	movs	r3, #0
 8003e46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	d055      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e60:	d033      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e66:	d82c      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e6c:	d02f      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e72:	d826      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e78:	d02b      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003e7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e7e:	d820      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e84:	d012      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003e86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e8a:	d81a      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d022      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003e90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e94:	d115      	bne.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f001 f9a6 	bl	80051f0 <RCCEx_PLL2_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003eaa:	e015      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	3328      	adds	r3, #40	@ 0x28
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 fa4d 	bl	8005354 <RCCEx_PLL3_Config>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ec0:	e00a      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ec8:	e006      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003eca:	bf00      	nop
 8003ecc:	e004      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ece:	bf00      	nop
 8003ed0:	e002      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ed2:	bf00      	nop
 8003ed4:	e000      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ed6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ed8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10b      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ee0:	4ba3      	ldr	r3, [pc, #652]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ef0:	4a9f      	ldr	r2, [pc, #636]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ef6:	e003      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f10:	2300      	movs	r3, #0
 8003f12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003f16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	d037      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f2a:	d00e      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003f2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f30:	d816      	bhi.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d018      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003f36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f3a:	d111      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f3c:	4b8c      	ldr	r3, [pc, #560]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f40:	4a8b      	ldr	r2, [pc, #556]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f48:	e00f      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4e:	3308      	adds	r3, #8
 8003f50:	2101      	movs	r1, #1
 8003f52:	4618      	mov	r0, r3
 8003f54:	f001 f94c 	bl	80051f0 <RCCEx_PLL2_Config>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f5e:	e004      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f66:	e000      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10a      	bne.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f72:	4b7f      	ldr	r3, [pc, #508]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f80:	4a7b      	ldr	r2, [pc, #492]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f82:	430b      	orrs	r3, r1
 8003f84:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f86:	e003      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003f9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003fa6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4313      	orrs	r3, r2
 8003fae:	d039      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fb6:	2b03      	cmp	r3, #3
 8003fb8:	d81c      	bhi.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003fba:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc0:	08003ffd 	.word	0x08003ffd
 8003fc4:	08003fd1 	.word	0x08003fd1
 8003fc8:	08003fdf 	.word	0x08003fdf
 8003fcc:	08003ffd 	.word	0x08003ffd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd0:	4b67      	ldr	r3, [pc, #412]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd4:	4a66      	ldr	r2, [pc, #408]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003fdc:	e00f      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe2:	3308      	adds	r3, #8
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f001 f902 	bl	80051f0 <RCCEx_PLL2_Config>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ff2:	e004      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ffa:	e000      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ffc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10a      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004006:	4b5a      	ldr	r3, [pc, #360]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800400a:	f023 0103 	bic.w	r1, r3, #3
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004014:	4a56      	ldr	r2, [pc, #344]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004016:	430b      	orrs	r3, r1
 8004018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800401a:	e003      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004020:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004030:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004034:	2300      	movs	r3, #0
 8004036:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800403a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800403e:	460b      	mov	r3, r1
 8004040:	4313      	orrs	r3, r2
 8004042:	f000 809f 	beq.w	8004184 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004046:	4b4b      	ldr	r3, [pc, #300]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a4a      	ldr	r2, [pc, #296]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800404c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004050:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004052:	f7fd fb7d 	bl	8001750 <HAL_GetTick>
 8004056:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800405a:	e00b      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800405c:	f7fd fb78 	bl	8001750 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b64      	cmp	r3, #100	@ 0x64
 800406a:	d903      	bls.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004072:	e005      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004074:	4b3f      	ldr	r3, [pc, #252]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0ed      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004084:	2b00      	cmp	r3, #0
 8004086:	d179      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004088:	4b39      	ldr	r3, [pc, #228]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800408a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800408c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004090:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004094:	4053      	eors	r3, r2
 8004096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800409a:	2b00      	cmp	r3, #0
 800409c:	d015      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800409e:	4b34      	ldr	r3, [pc, #208]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040aa:	4b31      	ldr	r3, [pc, #196]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ae:	4a30      	ldr	r2, [pc, #192]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040c0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80040c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80040c8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040d6:	d118      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d8:	f7fd fb3a 	bl	8001750 <HAL_GetTick>
 80040dc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040e0:	e00d      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fd fb35 	bl	8001750 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80040ec:	1ad2      	subs	r2, r2, r3
 80040ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d903      	bls.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80040fc:	e005      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0eb      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800410a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410e:	2b00      	cmp	r3, #0
 8004110:	d129      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004116:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800411a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800411e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004122:	d10e      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004124:	4b12      	ldr	r3, [pc, #72]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800412c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004130:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004134:	091a      	lsrs	r2, r3, #4
 8004136:	4b10      	ldr	r3, [pc, #64]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004138:	4013      	ands	r3, r2
 800413a:	4a0d      	ldr	r2, [pc, #52]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800413c:	430b      	orrs	r3, r1
 800413e:	6113      	str	r3, [r2, #16]
 8004140:	e005      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004142:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	4a0a      	ldr	r2, [pc, #40]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004148:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800414c:	6113      	str	r3, [r2, #16]
 800414e:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004150:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004156:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800415a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800415e:	4a04      	ldr	r2, [pc, #16]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004160:	430b      	orrs	r3, r1
 8004162:	6713      	str	r3, [r2, #112]	@ 0x70
 8004164:	e00e      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800416a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800416e:	e009      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004170:	58024400 	.word	0x58024400
 8004174:	58024800 	.word	0x58024800
 8004178:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004180:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f002 0301 	and.w	r3, r2, #1
 8004190:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800419a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800419e:	460b      	mov	r3, r1
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f000 8089 	beq.w	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80041a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041ac:	2b28      	cmp	r3, #40	@ 0x28
 80041ae:	d86b      	bhi.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80041b0:	a201      	add	r2, pc, #4	@ (adr r2, 80041b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80041b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b6:	bf00      	nop
 80041b8:	08004291 	.word	0x08004291
 80041bc:	08004289 	.word	0x08004289
 80041c0:	08004289 	.word	0x08004289
 80041c4:	08004289 	.word	0x08004289
 80041c8:	08004289 	.word	0x08004289
 80041cc:	08004289 	.word	0x08004289
 80041d0:	08004289 	.word	0x08004289
 80041d4:	08004289 	.word	0x08004289
 80041d8:	0800425d 	.word	0x0800425d
 80041dc:	08004289 	.word	0x08004289
 80041e0:	08004289 	.word	0x08004289
 80041e4:	08004289 	.word	0x08004289
 80041e8:	08004289 	.word	0x08004289
 80041ec:	08004289 	.word	0x08004289
 80041f0:	08004289 	.word	0x08004289
 80041f4:	08004289 	.word	0x08004289
 80041f8:	08004273 	.word	0x08004273
 80041fc:	08004289 	.word	0x08004289
 8004200:	08004289 	.word	0x08004289
 8004204:	08004289 	.word	0x08004289
 8004208:	08004289 	.word	0x08004289
 800420c:	08004289 	.word	0x08004289
 8004210:	08004289 	.word	0x08004289
 8004214:	08004289 	.word	0x08004289
 8004218:	08004291 	.word	0x08004291
 800421c:	08004289 	.word	0x08004289
 8004220:	08004289 	.word	0x08004289
 8004224:	08004289 	.word	0x08004289
 8004228:	08004289 	.word	0x08004289
 800422c:	08004289 	.word	0x08004289
 8004230:	08004289 	.word	0x08004289
 8004234:	08004289 	.word	0x08004289
 8004238:	08004291 	.word	0x08004291
 800423c:	08004289 	.word	0x08004289
 8004240:	08004289 	.word	0x08004289
 8004244:	08004289 	.word	0x08004289
 8004248:	08004289 	.word	0x08004289
 800424c:	08004289 	.word	0x08004289
 8004250:	08004289 	.word	0x08004289
 8004254:	08004289 	.word	0x08004289
 8004258:	08004291 	.word	0x08004291
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800425c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004260:	3308      	adds	r3, #8
 8004262:	2101      	movs	r1, #1
 8004264:	4618      	mov	r0, r3
 8004266:	f000 ffc3 	bl	80051f0 <RCCEx_PLL2_Config>
 800426a:	4603      	mov	r3, r0
 800426c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004270:	e00f      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004276:	3328      	adds	r3, #40	@ 0x28
 8004278:	2101      	movs	r1, #1
 800427a:	4618      	mov	r0, r3
 800427c:	f001 f86a 	bl	8005354 <RCCEx_PLL3_Config>
 8004280:	4603      	mov	r3, r0
 8004282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004286:	e004      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800428e:	e000      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10a      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800429a:	4bbf      	ldr	r3, [pc, #764]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800429c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042a8:	4abb      	ldr	r2, [pc, #748]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042aa:	430b      	orrs	r3, r1
 80042ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80042ae:	e003      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80042b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f002 0302 	and.w	r3, r2, #2
 80042c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042c8:	2300      	movs	r3, #0
 80042ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80042ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80042d2:	460b      	mov	r3, r1
 80042d4:	4313      	orrs	r3, r2
 80042d6:	d041      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042de:	2b05      	cmp	r3, #5
 80042e0:	d824      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80042e2:	a201      	add	r2, pc, #4	@ (adr r2, 80042e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80042e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e8:	08004335 	.word	0x08004335
 80042ec:	08004301 	.word	0x08004301
 80042f0:	08004317 	.word	0x08004317
 80042f4:	08004335 	.word	0x08004335
 80042f8:	08004335 	.word	0x08004335
 80042fc:	08004335 	.word	0x08004335
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	3308      	adds	r3, #8
 8004306:	2101      	movs	r1, #1
 8004308:	4618      	mov	r0, r3
 800430a:	f000 ff71 	bl	80051f0 <RCCEx_PLL2_Config>
 800430e:	4603      	mov	r3, r0
 8004310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004314:	e00f      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	3328      	adds	r3, #40	@ 0x28
 800431c:	2101      	movs	r1, #1
 800431e:	4618      	mov	r0, r3
 8004320:	f001 f818 	bl	8005354 <RCCEx_PLL3_Config>
 8004324:	4603      	mov	r3, r0
 8004326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800432a:	e004      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004332:	e000      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10a      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800433e:	4b96      	ldr	r3, [pc, #600]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	f023 0107 	bic.w	r1, r3, #7
 8004346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800434c:	4a92      	ldr	r2, [pc, #584]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800434e:	430b      	orrs	r3, r1
 8004350:	6553      	str	r3, [r2, #84]	@ 0x54
 8004352:	e003      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004358:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800435c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004364:	f002 0304 	and.w	r3, r2, #4
 8004368:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800436c:	2300      	movs	r3, #0
 800436e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004372:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004376:	460b      	mov	r3, r1
 8004378:	4313      	orrs	r3, r2
 800437a:	d044      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004384:	2b05      	cmp	r3, #5
 8004386:	d825      	bhi.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004388:	a201      	add	r2, pc, #4	@ (adr r2, 8004390 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800438a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800438e:	bf00      	nop
 8004390:	080043dd 	.word	0x080043dd
 8004394:	080043a9 	.word	0x080043a9
 8004398:	080043bf 	.word	0x080043bf
 800439c:	080043dd 	.word	0x080043dd
 80043a0:	080043dd 	.word	0x080043dd
 80043a4:	080043dd 	.word	0x080043dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ac:	3308      	adds	r3, #8
 80043ae:	2101      	movs	r1, #1
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 ff1d 	bl	80051f0 <RCCEx_PLL2_Config>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80043bc:	e00f      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	3328      	adds	r3, #40	@ 0x28
 80043c4:	2101      	movs	r1, #1
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 ffc4 	bl	8005354 <RCCEx_PLL3_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80043d2:	e004      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043da:	e000      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80043dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10b      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ea:	f023 0107 	bic.w	r1, r3, #7
 80043ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043f6:	4a68      	ldr	r2, [pc, #416]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80043fc:	e003      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	f002 0320 	and.w	r3, r2, #32
 8004412:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004416:	2300      	movs	r3, #0
 8004418:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800441c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004420:	460b      	mov	r3, r1
 8004422:	4313      	orrs	r3, r2
 8004424:	d055      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800442e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004432:	d033      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004434:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004438:	d82c      	bhi.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800443a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443e:	d02f      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d826      	bhi.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004446:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800444a:	d02b      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800444c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004450:	d820      	bhi.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004456:	d012      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800445c:	d81a      	bhi.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800445e:	2b00      	cmp	r3, #0
 8004460:	d022      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004466:	d115      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446c:	3308      	adds	r3, #8
 800446e:	2100      	movs	r1, #0
 8004470:	4618      	mov	r0, r3
 8004472:	f000 febd 	bl	80051f0 <RCCEx_PLL2_Config>
 8004476:	4603      	mov	r3, r0
 8004478:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800447c:	e015      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800447e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004482:	3328      	adds	r3, #40	@ 0x28
 8004484:	2102      	movs	r1, #2
 8004486:	4618      	mov	r0, r3
 8004488:	f000 ff64 	bl	8005354 <RCCEx_PLL3_Config>
 800448c:	4603      	mov	r3, r0
 800448e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004492:	e00a      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800449a:	e006      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800449c:	bf00      	nop
 800449e:	e004      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044a0:	bf00      	nop
 80044a2:	e002      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044a4:	bf00      	nop
 80044a6:	e000      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10b      	bne.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044b2:	4b39      	ldr	r3, [pc, #228]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80044ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c2:	4a35      	ldr	r2, [pc, #212]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044c4:	430b      	orrs	r3, r1
 80044c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80044c8:	e003      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80044d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80044de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044e2:	2300      	movs	r3, #0
 80044e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80044e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4313      	orrs	r3, r2
 80044f0:	d058      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80044fe:	d033      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004500:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004504:	d82c      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450a:	d02f      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800450c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004510:	d826      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004512:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004516:	d02b      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004518:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800451c:	d820      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800451e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004522:	d012      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004528:	d81a      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d022      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800452e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004532:	d115      	bne.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004538:	3308      	adds	r3, #8
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fe57 	bl	80051f0 <RCCEx_PLL2_Config>
 8004542:	4603      	mov	r3, r0
 8004544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004548:	e015      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800454a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454e:	3328      	adds	r3, #40	@ 0x28
 8004550:	2102      	movs	r1, #2
 8004552:	4618      	mov	r0, r3
 8004554:	f000 fefe 	bl	8005354 <RCCEx_PLL3_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800455e:	e00a      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004566:	e006      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004568:	bf00      	nop
 800456a:	e004      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800456c:	bf00      	nop
 800456e:	e002      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004570:	bf00      	nop
 8004572:	e000      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10e      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800457e:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004582:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800458e:	4a02      	ldr	r2, [pc, #8]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004590:	430b      	orrs	r3, r1
 8004592:	6593      	str	r3, [r2, #88]	@ 0x58
 8004594:	e006      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004596:	bf00      	nop
 8004598:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80045a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80045b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80045be:	460b      	mov	r3, r1
 80045c0:	4313      	orrs	r3, r2
 80045c2:	d055      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80045c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80045cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80045d0:	d033      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80045d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80045d6:	d82c      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045dc:	d02f      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80045de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045e2:	d826      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80045e8:	d02b      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80045ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80045ee:	d820      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f4:	d012      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80045f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045fa:	d81a      	bhi.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d022      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004604:	d115      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	3308      	adds	r3, #8
 800460c:	2100      	movs	r1, #0
 800460e:	4618      	mov	r0, r3
 8004610:	f000 fdee 	bl	80051f0 <RCCEx_PLL2_Config>
 8004614:	4603      	mov	r3, r0
 8004616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800461a:	e015      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	3328      	adds	r3, #40	@ 0x28
 8004622:	2102      	movs	r1, #2
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fe95 	bl	8005354 <RCCEx_PLL3_Config>
 800462a:	4603      	mov	r3, r0
 800462c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004630:	e00a      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004638:	e006      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800463a:	bf00      	nop
 800463c:	e004      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800463e:	bf00      	nop
 8004640:	e002      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004642:	bf00      	nop
 8004644:	e000      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004646:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004648:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004650:	4ba1      	ldr	r3, [pc, #644]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004654:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004660:	4a9d      	ldr	r2, [pc, #628]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004662:	430b      	orrs	r3, r1
 8004664:	6593      	str	r3, [r2, #88]	@ 0x58
 8004666:	e003      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800466c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004678:	f002 0308 	and.w	r3, r2, #8
 800467c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004680:	2300      	movs	r3, #0
 8004682:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004686:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800468a:	460b      	mov	r3, r1
 800468c:	4313      	orrs	r3, r2
 800468e:	d01e      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004694:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004698:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800469c:	d10c      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a2:	3328      	adds	r3, #40	@ 0x28
 80046a4:	2102      	movs	r1, #2
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fe54 	bl	8005354 <RCCEx_PLL3_Config>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80046b8:	4b87      	ldr	r3, [pc, #540]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046c8:	4a83      	ldr	r2, [pc, #524]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ca:	430b      	orrs	r3, r1
 80046cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d6:	f002 0310 	and.w	r3, r2, #16
 80046da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046de:	2300      	movs	r3, #0
 80046e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80046e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80046e8:	460b      	mov	r3, r1
 80046ea:	4313      	orrs	r3, r2
 80046ec:	d01e      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80046ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046fa:	d10c      	bne.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80046fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004700:	3328      	adds	r3, #40	@ 0x28
 8004702:	2102      	movs	r1, #2
 8004704:	4618      	mov	r0, r3
 8004706:	f000 fe25 	bl	8005354 <RCCEx_PLL3_Config>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004716:	4b70      	ldr	r3, [pc, #448]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800471e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004722:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004726:	4a6c      	ldr	r2, [pc, #432]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004728:	430b      	orrs	r3, r1
 800472a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800472c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004734:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004738:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800473c:	2300      	movs	r3, #0
 800473e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004742:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004746:	460b      	mov	r3, r1
 8004748:	4313      	orrs	r3, r2
 800474a:	d03e      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800474c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004750:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004754:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004758:	d022      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800475a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800475e:	d81b      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004760:	2b00      	cmp	r3, #0
 8004762:	d003      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004768:	d00b      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800476a:	e015      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800476c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004770:	3308      	adds	r3, #8
 8004772:	2100      	movs	r1, #0
 8004774:	4618      	mov	r0, r3
 8004776:	f000 fd3b 	bl	80051f0 <RCCEx_PLL2_Config>
 800477a:	4603      	mov	r3, r0
 800477c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004780:	e00f      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	3328      	adds	r3, #40	@ 0x28
 8004788:	2102      	movs	r1, #2
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fde2 	bl	8005354 <RCCEx_PLL3_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004796:	e004      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800479e:	e000      	b.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80047a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10b      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047aa:	4b4b      	ldr	r3, [pc, #300]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80047b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80047ba:	4a47      	ldr	r2, [pc, #284]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	6593      	str	r3, [r2, #88]	@ 0x58
 80047c0:	e003      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80047d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047d8:	2300      	movs	r3, #0
 80047da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047dc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80047e0:	460b      	mov	r3, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	d03b      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80047e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047f2:	d01f      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80047f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80047f8:	d818      	bhi.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80047fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047fe:	d003      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004804:	d007      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004806:	e011      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004808:	4b33      	ldr	r3, [pc, #204]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800480a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480c:	4a32      	ldr	r2, [pc, #200]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800480e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004814:	e00f      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481a:	3328      	adds	r3, #40	@ 0x28
 800481c:	2101      	movs	r1, #1
 800481e:	4618      	mov	r0, r3
 8004820:	f000 fd98 	bl	8005354 <RCCEx_PLL3_Config>
 8004824:	4603      	mov	r3, r0
 8004826:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800482a:	e004      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004832:	e000      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004836:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10b      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800483e:	4b26      	ldr	r3, [pc, #152]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004842:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484e:	4a22      	ldr	r2, [pc, #136]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004850:	430b      	orrs	r3, r1
 8004852:	6553      	str	r3, [r2, #84]	@ 0x54
 8004854:	e003      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004856:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800485a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800486a:	673b      	str	r3, [r7, #112]	@ 0x70
 800486c:	2300      	movs	r3, #0
 800486e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004870:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004874:	460b      	mov	r3, r1
 8004876:	4313      	orrs	r3, r2
 8004878:	d034      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800487a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004888:	d007      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800488a:	e011      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800488c:	4b12      	ldr	r3, [pc, #72]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	4a11      	ldr	r2, [pc, #68]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004896:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004898:	e00e      	b.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800489a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489e:	3308      	adds	r3, #8
 80048a0:	2102      	movs	r1, #2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fca4 	bl	80051f0 <RCCEx_PLL2_Config>
 80048a8:	4603      	mov	r3, r0
 80048aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80048ae:	e003      	b.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10d      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80048c0:	4b05      	ldr	r3, [pc, #20]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ce:	4a02      	ldr	r2, [pc, #8]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048d0:	430b      	orrs	r3, r1
 80048d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048d4:	e006      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80048d6:	bf00      	nop
 80048d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80048e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80048f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048f2:	2300      	movs	r3, #0
 80048f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048f6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80048fa:	460b      	mov	r3, r1
 80048fc:	4313      	orrs	r3, r2
 80048fe:	d00c      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004904:	3328      	adds	r3, #40	@ 0x28
 8004906:	2102      	movs	r1, #2
 8004908:	4618      	mov	r0, r3
 800490a:	f000 fd23 	bl	8005354 <RCCEx_PLL3_Config>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800491a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004922:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004926:	663b      	str	r3, [r7, #96]	@ 0x60
 8004928:	2300      	movs	r3, #0
 800492a:	667b      	str	r3, [r7, #100]	@ 0x64
 800492c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004930:	460b      	mov	r3, r1
 8004932:	4313      	orrs	r3, r2
 8004934:	d038      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800493e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004942:	d018      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004944:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004948:	d811      	bhi.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800494a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800494e:	d014      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004954:	d80b      	bhi.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004956:	2b00      	cmp	r3, #0
 8004958:	d011      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800495a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800495e:	d106      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004960:	4bc3      	ldr	r3, [pc, #780]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	4ac2      	ldr	r2, [pc, #776]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004966:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800496a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800496c:	e008      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004974:	e004      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004976:	bf00      	nop
 8004978:	e002      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800497a:	bf00      	nop
 800497c:	e000      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800497e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10b      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004988:	4bb9      	ldr	r3, [pc, #740]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800498a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800498c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004998:	4ab5      	ldr	r2, [pc, #724]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800499a:	430b      	orrs	r3, r1
 800499c:	6553      	str	r3, [r2, #84]	@ 0x54
 800499e:	e003      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80049b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049b6:	2300      	movs	r3, #0
 80049b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049ba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80049be:	460b      	mov	r3, r1
 80049c0:	4313      	orrs	r3, r2
 80049c2:	d009      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049c4:	4baa      	ldr	r3, [pc, #680]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80049cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d2:	4aa7      	ldr	r2, [pc, #668]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049d4:	430b      	orrs	r3, r1
 80049d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80049d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80049e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80049e6:	2300      	movs	r3, #0
 80049e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80049ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80049ee:	460b      	mov	r3, r1
 80049f0:	4313      	orrs	r3, r2
 80049f2:	d00a      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80049f4:	4b9e      	ldr	r3, [pc, #632]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004a04:	4a9a      	ldr	r2, [pc, #616]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a06:	430b      	orrs	r3, r1
 8004a08:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a12:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004a16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a18:	2300      	movs	r3, #0
 8004a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a1c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004a20:	460b      	mov	r3, r1
 8004a22:	4313      	orrs	r3, r2
 8004a24:	d009      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a26:	4b92      	ldr	r3, [pc, #584]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a34:	4a8e      	ldr	r2, [pc, #568]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a36:	430b      	orrs	r3, r1
 8004a38:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a42:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004a46:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a48:	2300      	movs	r3, #0
 8004a4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a4c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004a50:	460b      	mov	r3, r1
 8004a52:	4313      	orrs	r3, r2
 8004a54:	d00e      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a56:	4b86      	ldr	r3, [pc, #536]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	4a85      	ldr	r2, [pc, #532]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a60:	6113      	str	r3, [r2, #16]
 8004a62:	4b83      	ldr	r3, [pc, #524]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a64:	6919      	ldr	r1, [r3, #16]
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004a6e:	4a80      	ldr	r2, [pc, #512]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004a80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a82:	2300      	movs	r3, #0
 8004a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a86:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	d009      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004a90:	4b77      	ldr	r3, [pc, #476]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a94:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9e:	4a74      	ldr	r2, [pc, #464]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004ab0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ab6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004aba:	460b      	mov	r3, r1
 8004abc:	4313      	orrs	r3, r2
 8004abe:	d00a      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ac0:	4b6b      	ldr	r3, [pc, #428]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ad0:	4a67      	ldr	r2, [pc, #412]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ade:	2100      	movs	r1, #0
 8004ae0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ae8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004aec:	460b      	mov	r3, r1
 8004aee:	4313      	orrs	r3, r2
 8004af0:	d011      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af6:	3308      	adds	r3, #8
 8004af8:	2100      	movs	r1, #0
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fb78 	bl	80051f0 <RCCEx_PLL2_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1e:	2100      	movs	r1, #0
 8004b20:	6239      	str	r1, [r7, #32]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b28:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	d011      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b36:	3308      	adds	r3, #8
 8004b38:	2101      	movs	r1, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fb58 	bl	80051f0 <RCCEx_PLL2_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5e:	2100      	movs	r1, #0
 8004b60:	61b9      	str	r1, [r7, #24]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	61fb      	str	r3, [r7, #28]
 8004b68:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	d011      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b76:	3308      	adds	r3, #8
 8004b78:	2102      	movs	r1, #2
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fb38 	bl	80051f0 <RCCEx_PLL2_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	6139      	str	r1, [r7, #16]
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	617b      	str	r3, [r7, #20]
 8004ba8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004bac:	460b      	mov	r3, r1
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	d011      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb6:	3328      	adds	r3, #40	@ 0x28
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 fbca 	bl	8005354 <RCCEx_PLL3_Config>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	2100      	movs	r1, #0
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004bec:	460b      	mov	r3, r1
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	d011      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	3328      	adds	r3, #40	@ 0x28
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 fbaa 	bl	8005354 <RCCEx_PLL3_Config>
 8004c00:	4603      	mov	r3, r0
 8004c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1e:	2100      	movs	r1, #0
 8004c20:	6039      	str	r1, [r7, #0]
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	607b      	str	r3, [r7, #4]
 8004c28:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	d011      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	3328      	adds	r3, #40	@ 0x28
 8004c38:	2102      	movs	r1, #2
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 fb8a 	bl	8005354 <RCCEx_PLL3_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004c56:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e000      	b.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c70:	58024400 	.word	0x58024400

08004c74 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004c78:	f7fe fd96 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	4b06      	ldr	r3, [pc, #24]	@ (8004c98 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	091b      	lsrs	r3, r3, #4
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	4904      	ldr	r1, [pc, #16]	@ (8004c9c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004c8a:	5ccb      	ldrb	r3, [r1, r3]
 8004c8c:	f003 031f 	and.w	r3, r3, #31
 8004c90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	58024400 	.word	0x58024400
 8004c9c:	0800aa64 	.word	0x0800aa64

08004ca0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b089      	sub	sp, #36	@ 0x24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ca8:	4ba1      	ldr	r3, [pc, #644]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	f003 0303 	and.w	r3, r3, #3
 8004cb0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004cb2:	4b9f      	ldr	r3, [pc, #636]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb6:	0b1b      	lsrs	r3, r3, #12
 8004cb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cbc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004cbe:	4b9c      	ldr	r3, [pc, #624]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	091b      	lsrs	r3, r3, #4
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004cca:	4b99      	ldr	r3, [pc, #612]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cce:	08db      	lsrs	r3, r3, #3
 8004cd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	ee07 3a90 	vmov	s15, r3
 8004cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8111 	beq.w	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	f000 8083 	beq.w	8004dfc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	f200 80a1 	bhi.w	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d003      	beq.n	8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d056      	beq.n	8004db8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004d0a:	e099      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d0c:	4b88      	ldr	r3, [pc, #544]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d02d      	beq.n	8004d74 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d18:	4b85      	ldr	r3, [pc, #532]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	08db      	lsrs	r3, r3, #3
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	4a84      	ldr	r2, [pc, #528]	@ (8004f34 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
 8004d28:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	ee07 3a90 	vmov	s15, r3
 8004d30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d42:	4b7b      	ldr	r3, [pc, #492]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004f38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d72:	e087      	b.n	8004e84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004f3c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d86:	4b6a      	ldr	r3, [pc, #424]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d8e:	ee07 3a90 	vmov	s15, r3
 8004d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004f38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004db6:	e065      	b.n	8004e84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	ee07 3a90 	vmov	s15, r3
 8004dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004f40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dca:	4b59      	ldr	r3, [pc, #356]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004f38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dfa:	e043      	b.n	8004e84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e06:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e0e:	4b48      	ldr	r3, [pc, #288]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e22:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004f38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e3e:	e021      	b.n	8004e84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	ee07 3a90 	vmov	s15, r3
 8004e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004f40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e52:	4b37      	ldr	r3, [pc, #220]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5a:	ee07 3a90 	vmov	s15, r3
 8004e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e62:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e66:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004f38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e82:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004e84:	4b2a      	ldr	r3, [pc, #168]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	0a5b      	lsrs	r3, r3, #9
 8004e8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e8e:	ee07 3a90 	vmov	s15, r3
 8004e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ea2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eaa:	ee17 2a90 	vmov	r2, s15
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ebc:	ee07 3a90 	vmov	s15, r3
 8004ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ec8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ecc:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ed8:	ee17 2a90 	vmov	r2, s15
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004ee0:	4b13      	ldr	r3, [pc, #76]	@ (8004f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee4:	0e1b      	lsrs	r3, r3, #24
 8004ee6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eea:	ee07 3a90 	vmov	s15, r3
 8004eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ef6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004efa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004efe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f06:	ee17 2a90 	vmov	r2, s15
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004f0e:	e008      	b.n	8004f22 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	609a      	str	r2, [r3, #8]
}
 8004f22:	bf00      	nop
 8004f24:	3724      	adds	r7, #36	@ 0x24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	58024400 	.word	0x58024400
 8004f34:	03d09000 	.word	0x03d09000
 8004f38:	46000000 	.word	0x46000000
 8004f3c:	4c742400 	.word	0x4c742400
 8004f40:	4a742400 	.word	0x4a742400
 8004f44:	4bbebc20 	.word	0x4bbebc20

08004f48 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b089      	sub	sp, #36	@ 0x24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f50:	4ba1      	ldr	r3, [pc, #644]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f54:	f003 0303 	and.w	r3, r3, #3
 8004f58:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004f5a:	4b9f      	ldr	r3, [pc, #636]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	0d1b      	lsrs	r3, r3, #20
 8004f60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f64:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004f66:	4b9c      	ldr	r3, [pc, #624]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6a:	0a1b      	lsrs	r3, r3, #8
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004f72:	4b99      	ldr	r3, [pc, #612]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f76:	08db      	lsrs	r3, r3, #3
 8004f78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	ee07 3a90 	vmov	s15, r3
 8004f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8111 	beq.w	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	f000 8083 	beq.w	80050a4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	f200 80a1 	bhi.w	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d056      	beq.n	8005060 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004fb2:	e099      	b.n	80050e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fb4:	4b88      	ldr	r3, [pc, #544]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0320 	and.w	r3, r3, #32
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d02d      	beq.n	800501c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fc0:	4b85      	ldr	r3, [pc, #532]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	08db      	lsrs	r3, r3, #3
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	4a84      	ldr	r2, [pc, #528]	@ (80051dc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	ee07 3a90 	vmov	s15, r3
 8004fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fea:	4b7b      	ldr	r3, [pc, #492]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff2:	ee07 3a90 	vmov	s15, r3
 8004ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ffa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ffe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80051e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800500a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800500e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005016:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800501a:	e087      	b.n	800512c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005026:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80051e4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800502a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800502e:	4b6a      	ldr	r3, [pc, #424]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005036:	ee07 3a90 	vmov	s15, r3
 800503a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800503e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005042:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80051e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800504a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800504e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800505e:	e065      	b.n	800512c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800506a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80051e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800506e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005072:	4b59      	ldr	r3, [pc, #356]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005082:	ed97 6a03 	vldr	s12, [r7, #12]
 8005086:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80051e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800508a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800508e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800509a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800509e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050a2:	e043      	b.n	800512c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80051ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80050b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050b6:	4b48      	ldr	r3, [pc, #288]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80051e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050e6:	e021      	b.n	800512c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	ee07 3a90 	vmov	s15, r3
 80050ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050f2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80051e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80050f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050fa:	4b37      	ldr	r3, [pc, #220]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005102:	ee07 3a90 	vmov	s15, r3
 8005106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800510a:	ed97 6a03 	vldr	s12, [r7, #12]
 800510e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80051e0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800511a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800511e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800512a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800512c:	4b2a      	ldr	r3, [pc, #168]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	0a5b      	lsrs	r3, r3, #9
 8005132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005136:	ee07 3a90 	vmov	s15, r3
 800513a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800513e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005142:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005146:	edd7 6a07 	vldr	s13, [r7, #28]
 800514a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800514e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005152:	ee17 2a90 	vmov	r2, s15
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800515a:	4b1f      	ldr	r3, [pc, #124]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800515c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515e:	0c1b      	lsrs	r3, r3, #16
 8005160:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005164:	ee07 3a90 	vmov	s15, r3
 8005168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800516c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005170:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005174:	edd7 6a07 	vldr	s13, [r7, #28]
 8005178:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800517c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005180:	ee17 2a90 	vmov	r2, s15
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005188:	4b13      	ldr	r3, [pc, #76]	@ (80051d8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	0e1b      	lsrs	r3, r3, #24
 800518e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005192:	ee07 3a90 	vmov	s15, r3
 8005196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800519a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800519e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80051a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051ae:	ee17 2a90 	vmov	r2, s15
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80051b6:	e008      	b.n	80051ca <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	609a      	str	r2, [r3, #8]
}
 80051ca:	bf00      	nop
 80051cc:	3724      	adds	r7, #36	@ 0x24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	58024400 	.word	0x58024400
 80051dc:	03d09000 	.word	0x03d09000
 80051e0:	46000000 	.word	0x46000000
 80051e4:	4c742400 	.word	0x4c742400
 80051e8:	4a742400 	.word	0x4a742400
 80051ec:	4bbebc20 	.word	0x4bbebc20

080051f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051fe:	4b53      	ldr	r3, [pc, #332]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b03      	cmp	r3, #3
 8005208:	d101      	bne.n	800520e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e099      	b.n	8005342 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800520e:	4b4f      	ldr	r3, [pc, #316]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a4e      	ldr	r2, [pc, #312]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005214:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005218:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521a:	f7fc fa99 	bl	8001750 <HAL_GetTick>
 800521e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005220:	e008      	b.n	8005234 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005222:	f7fc fa95 	bl	8001750 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b02      	cmp	r3, #2
 800522e:	d901      	bls.n	8005234 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e086      	b.n	8005342 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005234:	4b45      	ldr	r3, [pc, #276]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1f0      	bne.n	8005222 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005240:	4b42      	ldr	r3, [pc, #264]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005244:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	031b      	lsls	r3, r3, #12
 800524e:	493f      	ldr	r1, [pc, #252]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005250:	4313      	orrs	r3, r2
 8005252:	628b      	str	r3, [r1, #40]	@ 0x28
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	3b01      	subs	r3, #1
 800525a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	3b01      	subs	r3, #1
 8005264:	025b      	lsls	r3, r3, #9
 8005266:	b29b      	uxth	r3, r3
 8005268:	431a      	orrs	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	3b01      	subs	r3, #1
 8005270:	041b      	lsls	r3, r3, #16
 8005272:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	3b01      	subs	r3, #1
 800527e:	061b      	lsls	r3, r3, #24
 8005280:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005284:	4931      	ldr	r1, [pc, #196]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005286:	4313      	orrs	r3, r2
 8005288:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800528a:	4b30      	ldr	r3, [pc, #192]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 800528c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	492d      	ldr	r1, [pc, #180]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005298:	4313      	orrs	r3, r2
 800529a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800529c:	4b2b      	ldr	r3, [pc, #172]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	f023 0220 	bic.w	r2, r3, #32
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	4928      	ldr	r1, [pc, #160]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80052ae:	4b27      	ldr	r3, [pc, #156]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b2:	4a26      	ldr	r2, [pc, #152]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052b4:	f023 0310 	bic.w	r3, r3, #16
 80052b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80052ba:	4b24      	ldr	r3, [pc, #144]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052be:	4b24      	ldr	r3, [pc, #144]	@ (8005350 <RCCEx_PLL2_Config+0x160>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	69d2      	ldr	r2, [r2, #28]
 80052c6:	00d2      	lsls	r2, r2, #3
 80052c8:	4920      	ldr	r1, [pc, #128]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80052ce:	4b1f      	ldr	r3, [pc, #124]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d2:	4a1e      	ldr	r2, [pc, #120]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052d4:	f043 0310 	orr.w	r3, r3, #16
 80052d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d106      	bne.n	80052ee <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80052e0:	4b1a      	ldr	r3, [pc, #104]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e4:	4a19      	ldr	r2, [pc, #100]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80052ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052ec:	e00f      	b.n	800530e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d106      	bne.n	8005302 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80052f4:	4b15      	ldr	r3, [pc, #84]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052f8:	4a14      	ldr	r2, [pc, #80]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 80052fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005300:	e005      	b.n	800530e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005302:	4b12      	ldr	r3, [pc, #72]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005306:	4a11      	ldr	r2, [pc, #68]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005308:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800530c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800530e:	4b0f      	ldr	r3, [pc, #60]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a0e      	ldr	r2, [pc, #56]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005314:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005318:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800531a:	f7fc fa19 	bl	8001750 <HAL_GetTick>
 800531e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005320:	e008      	b.n	8005334 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005322:	f7fc fa15 	bl	8001750 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d901      	bls.n	8005334 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e006      	b.n	8005342 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005334:	4b05      	ldr	r3, [pc, #20]	@ (800534c <RCCEx_PLL2_Config+0x15c>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d0f0      	beq.n	8005322 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005340:	7bfb      	ldrb	r3, [r7, #15]
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	58024400 	.word	0x58024400
 8005350:	ffff0007 	.word	0xffff0007

08005354 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800535e:	2300      	movs	r3, #0
 8005360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005362:	4b53      	ldr	r3, [pc, #332]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	2b03      	cmp	r3, #3
 800536c:	d101      	bne.n	8005372 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e099      	b.n	80054a6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005372:	4b4f      	ldr	r3, [pc, #316]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a4e      	ldr	r2, [pc, #312]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800537c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800537e:	f7fc f9e7 	bl	8001750 <HAL_GetTick>
 8005382:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005384:	e008      	b.n	8005398 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005386:	f7fc f9e3 	bl	8001750 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b02      	cmp	r3, #2
 8005392:	d901      	bls.n	8005398 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e086      	b.n	80054a6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005398:	4b45      	ldr	r3, [pc, #276]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1f0      	bne.n	8005386 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80053a4:	4b42      	ldr	r3, [pc, #264]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 80053a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	051b      	lsls	r3, r3, #20
 80053b2:	493f      	ldr	r1, [pc, #252]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	3b01      	subs	r3, #1
 80053be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	025b      	lsls	r3, r3, #9
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	431a      	orrs	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	041b      	lsls	r3, r3, #16
 80053d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	061b      	lsls	r3, r3, #24
 80053e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80053e8:	4931      	ldr	r1, [pc, #196]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80053ee:	4b30      	ldr	r3, [pc, #192]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	492d      	ldr	r1, [pc, #180]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005400:	4b2b      	ldr	r3, [pc, #172]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	4928      	ldr	r1, [pc, #160]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800540e:	4313      	orrs	r3, r2
 8005410:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005412:	4b27      	ldr	r3, [pc, #156]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005416:	4a26      	ldr	r2, [pc, #152]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800541c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800541e:	4b24      	ldr	r3, [pc, #144]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005420:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005422:	4b24      	ldr	r3, [pc, #144]	@ (80054b4 <RCCEx_PLL3_Config+0x160>)
 8005424:	4013      	ands	r3, r2
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	69d2      	ldr	r2, [r2, #28]
 800542a:	00d2      	lsls	r2, r2, #3
 800542c:	4920      	ldr	r1, [pc, #128]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800542e:	4313      	orrs	r3, r2
 8005430:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005432:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005436:	4a1e      	ldr	r2, [pc, #120]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800543c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d106      	bne.n	8005452 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005444:	4b1a      	ldr	r3, [pc, #104]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005448:	4a19      	ldr	r2, [pc, #100]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800544a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800544e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005450:	e00f      	b.n	8005472 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d106      	bne.n	8005466 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005458:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800545a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545c:	4a14      	ldr	r2, [pc, #80]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800545e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005462:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005464:	e005      	b.n	8005472 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005466:	4b12      	ldr	r3, [pc, #72]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546a:	4a11      	ldr	r2, [pc, #68]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800546c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005470:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005472:	4b0f      	ldr	r3, [pc, #60]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a0e      	ldr	r2, [pc, #56]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 8005478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800547c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800547e:	f7fc f967 	bl	8001750 <HAL_GetTick>
 8005482:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005484:	e008      	b.n	8005498 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005486:	f7fc f963 	bl	8001750 <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d901      	bls.n	8005498 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e006      	b.n	80054a6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005498:	4b05      	ldr	r3, [pc, #20]	@ (80054b0 <RCCEx_PLL3_Config+0x15c>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0f0      	beq.n	8005486 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	58024400 	.word	0x58024400
 80054b4:	ffff0007 	.word	0xffff0007

080054b8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e10f      	b.n	80056ea <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a87      	ldr	r2, [pc, #540]	@ (80056f4 <HAL_SPI_Init+0x23c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d00f      	beq.n	80054fa <HAL_SPI_Init+0x42>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a86      	ldr	r2, [pc, #536]	@ (80056f8 <HAL_SPI_Init+0x240>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00a      	beq.n	80054fa <HAL_SPI_Init+0x42>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a84      	ldr	r2, [pc, #528]	@ (80056fc <HAL_SPI_Init+0x244>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d005      	beq.n	80054fa <HAL_SPI_Init+0x42>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	2b0f      	cmp	r3, #15
 80054f4:	d901      	bls.n	80054fa <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e0f7      	b.n	80056ea <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 fef6 	bl	80062ec <SPI_GetPacketSize>
 8005500:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a7b      	ldr	r2, [pc, #492]	@ (80056f4 <HAL_SPI_Init+0x23c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00c      	beq.n	8005526 <HAL_SPI_Init+0x6e>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a79      	ldr	r2, [pc, #484]	@ (80056f8 <HAL_SPI_Init+0x240>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d007      	beq.n	8005526 <HAL_SPI_Init+0x6e>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a78      	ldr	r2, [pc, #480]	@ (80056fc <HAL_SPI_Init+0x244>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d002      	beq.n	8005526 <HAL_SPI_Init+0x6e>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2b08      	cmp	r3, #8
 8005524:	d811      	bhi.n	800554a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800552a:	4a72      	ldr	r2, [pc, #456]	@ (80056f4 <HAL_SPI_Init+0x23c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a70      	ldr	r2, [pc, #448]	@ (80056f8 <HAL_SPI_Init+0x240>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d004      	beq.n	8005544 <HAL_SPI_Init+0x8c>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a6f      	ldr	r2, [pc, #444]	@ (80056fc <HAL_SPI_Init+0x244>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d104      	bne.n	800554e <HAL_SPI_Init+0x96>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b10      	cmp	r3, #16
 8005548:	d901      	bls.n	800554e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e0cd      	b.n	80056ea <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d106      	bne.n	8005568 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fb fe1e 	bl	80011a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 0201 	bic.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800558a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005594:	d119      	bne.n	80055ca <HAL_SPI_Init+0x112>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800559e:	d103      	bne.n	80055a8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d008      	beq.n	80055ba <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10c      	bne.n	80055ca <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80055b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055b8:	d107      	bne.n	80055ca <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00f      	beq.n	80055f6 <HAL_SPI_Init+0x13e>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	2b06      	cmp	r3, #6
 80055dc:	d90b      	bls.n	80055f6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]
 80055f4:	e007      	b.n	8005606 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005604:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	69da      	ldr	r2, [r3, #28]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	431a      	orrs	r2, r3
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	431a      	orrs	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005618:	ea42 0103 	orr.w	r1, r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68da      	ldr	r2, [r3, #12]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005630:	431a      	orrs	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005636:	431a      	orrs	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	431a      	orrs	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	431a      	orrs	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	431a      	orrs	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	431a      	orrs	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005666:	ea42 0103 	orr.w	r1, r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d113      	bne.n	80056a6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005690:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056a4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f022 0201 	bic.w	r2, r2, #1
 80056b4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00a      	beq.n	80056d8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	430a      	orrs	r2, r1
 80056d6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40013000 	.word	0x40013000
 80056f8:	40003800 	.word	0x40003800
 80056fc:	40003c00 	.word	0x40003c00

08005700 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3320      	adds	r3, #32
 8005716:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005718:	f7fc f81a 	bl	8001750 <HAL_GetTick>
 800571c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b01      	cmp	r3, #1
 8005728:	d001      	beq.n	800572e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800572a:	2302      	movs	r3, #2
 800572c:	e1d1      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d002      	beq.n	800573a <HAL_SPI_Transmit+0x3a>
 8005734:	88fb      	ldrh	r3, [r7, #6]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e1c9      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005744:	2b01      	cmp	r3, #1
 8005746:	d101      	bne.n	800574c <HAL_SPI_Transmit+0x4c>
 8005748:	2302      	movs	r3, #2
 800574a:	e1c2      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2203      	movs	r2, #3
 8005758:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	88fa      	ldrh	r2, [r7, #6]
 800576e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	88fa      	ldrh	r2, [r7, #6]
 8005776:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80057a4:	d108      	bne.n	80057b8 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	e009      	b.n	80057cc <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80057ca:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685a      	ldr	r2, [r3, #4]
 80057d2:	4b96      	ldr	r3, [pc, #600]	@ (8005a2c <HAL_SPI_Transmit+0x32c>)
 80057d4:	4013      	ands	r3, r2
 80057d6:	88f9      	ldrh	r1, [r7, #6]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	6812      	ldr	r2, [r2, #0]
 80057dc:	430b      	orrs	r3, r1
 80057de:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f042 0201 	orr.w	r2, r2, #1
 80057ee:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057f8:	d107      	bne.n	800580a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005808:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	2b0f      	cmp	r3, #15
 8005810:	d947      	bls.n	80058a2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005812:	e03f      	b.n	8005894 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b02      	cmp	r3, #2
 8005820:	d114      	bne.n	800584c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005832:	1d1a      	adds	r2, r3, #4
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800583e:	b29b      	uxth	r3, r3
 8005840:	3b01      	subs	r3, #1
 8005842:	b29a      	uxth	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800584a:	e023      	b.n	8005894 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800584c:	f7fb ff80 	bl	8001750 <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d803      	bhi.n	8005864 <HAL_SPI_Transmit+0x164>
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005862:	d102      	bne.n	800586a <HAL_SPI_Transmit+0x16a>
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d114      	bne.n	8005894 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 fc70 	bl	8006150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005876:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e11e      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800589a:	b29b      	uxth	r3, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	d1b9      	bne.n	8005814 <HAL_SPI_Transmit+0x114>
 80058a0:	e0f1      	b.n	8005a86 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	2b07      	cmp	r3, #7
 80058a8:	f240 80e6 	bls.w	8005a78 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80058ac:	e05d      	b.n	800596a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d132      	bne.n	8005922 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d918      	bls.n	80058fa <HAL_SPI_Transmit+0x1fa>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d014      	beq.n	80058fa <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6812      	ldr	r2, [r2, #0]
 80058da:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058e0:	1d1a      	adds	r2, r3, #4
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	3b02      	subs	r3, #2
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80058f8:	e037      	b.n	800596a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058fe:	881a      	ldrh	r2, [r3, #0]
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005908:	1c9a      	adds	r2, r3, #2
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005914:	b29b      	uxth	r3, r3
 8005916:	3b01      	subs	r3, #1
 8005918:	b29a      	uxth	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005920:	e023      	b.n	800596a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005922:	f7fb ff15 	bl	8001750 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d803      	bhi.n	800593a <HAL_SPI_Transmit+0x23a>
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005938:	d102      	bne.n	8005940 <HAL_SPI_Transmit+0x240>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d114      	bne.n	800596a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 fc05 	bl	8006150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800594c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e0b3      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005970:	b29b      	uxth	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d19b      	bne.n	80058ae <HAL_SPI_Transmit+0x1ae>
 8005976:	e086      	b.n	8005a86 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b02      	cmp	r3, #2
 8005984:	d154      	bne.n	8005a30 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b03      	cmp	r3, #3
 8005990:	d918      	bls.n	80059c4 <HAL_SPI_Transmit+0x2c4>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005996:	2b40      	cmp	r3, #64	@ 0x40
 8005998:	d914      	bls.n	80059c4 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059aa:	1d1a      	adds	r2, r3, #4
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	3b04      	subs	r3, #4
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80059c2:	e059      	b.n	8005a78 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d917      	bls.n	8005a00 <HAL_SPI_Transmit+0x300>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d013      	beq.n	8005a00 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059dc:	881a      	ldrh	r2, [r3, #0]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059e6:	1c9a      	adds	r2, r3, #2
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	3b02      	subs	r3, #2
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80059fe:	e03b      	b.n	8005a78 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	3320      	adds	r3, #32
 8005a0a:	7812      	ldrb	r2, [r2, #0]
 8005a0c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a12:	1c5a      	adds	r2, r3, #1
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b01      	subs	r3, #1
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005a2a:	e025      	b.n	8005a78 <HAL_SPI_Transmit+0x378>
 8005a2c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a30:	f7fb fe8e 	bl	8001750 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	683a      	ldr	r2, [r7, #0]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d803      	bhi.n	8005a48 <HAL_SPI_Transmit+0x348>
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a46:	d102      	bne.n	8005a4e <HAL_SPI_Transmit+0x34e>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d114      	bne.n	8005a78 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 fb7e 	bl	8006150 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e02c      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f47f af79 	bne.w	8005978 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	9300      	str	r3, [sp, #0]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	2108      	movs	r1, #8
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 fbfd 	bl	8006290 <SPI_WaitOnFlagUntilTimeout>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d007      	beq.n	8005aac <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aa2:	f043 0220 	orr.w	r2, r3, #32
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fb4f 	bl	8006150 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d001      	beq.n	8005ad0 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e000      	b.n	8005ad2 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
  }
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop

08005adc <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b08e      	sub	sp, #56	@ 0x38
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
 8005ae8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3320      	adds	r3, #32
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3330      	adds	r3, #48	@ 0x30
 8005af8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afe:	095b      	lsrs	r3, r3, #5
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3301      	adds	r3, #1
 8005b04:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b06:	f7fb fe23 	bl	8001750 <HAL_GetTick>
 8005b0a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8005b0c:	887b      	ldrh	r3, [r7, #2]
 8005b0e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8005b10:	887b      	ldrh	r3, [r7, #2]
 8005b12:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d001      	beq.n	8005b24 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005b20:	2302      	movs	r3, #2
 8005b22:	e310      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x5a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x5a>
 8005b30:	887b      	ldrh	r3, [r7, #2]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e305      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d101      	bne.n	8005b48 <HAL_SPI_TransmitReceive+0x6c>
 8005b44:	2302      	movs	r3, #2
 8005b46:	e2fe      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2205      	movs	r2, #5
 8005b54:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	887a      	ldrh	r2, [r7, #2]
 8005b6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	887a      	ldrh	r2, [r7, #2]
 8005b72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	887a      	ldrh	r2, [r7, #2]
 8005b80:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	887a      	ldrh	r2, [r7, #2]
 8005b88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8005ba6:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a70      	ldr	r2, [pc, #448]	@ (8005d70 <HAL_SPI_TransmitReceive+0x294>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d009      	beq.n	8005bc6 <HAL_SPI_TransmitReceive+0xea>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005d74 <HAL_SPI_TransmitReceive+0x298>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d004      	beq.n	8005bc6 <HAL_SPI_TransmitReceive+0xea>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a6d      	ldr	r2, [pc, #436]	@ (8005d78 <HAL_SPI_TransmitReceive+0x29c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d102      	bne.n	8005bcc <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8005bc6:	2310      	movs	r3, #16
 8005bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bca:	e001      	b.n	8005bd0 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8005bcc:	2308      	movs	r3, #8
 8005bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	4b69      	ldr	r3, [pc, #420]	@ (8005d7c <HAL_SPI_TransmitReceive+0x2a0>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	8879      	ldrh	r1, [r7, #2]
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	6812      	ldr	r2, [r2, #0]
 8005be0:	430b      	orrs	r3, r1
 8005be2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0201 	orr.w	r2, r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bfc:	d107      	bne.n	8005c0e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	2b0f      	cmp	r3, #15
 8005c14:	f240 80a2 	bls.w	8005d5c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8005c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1a:	089b      	lsrs	r3, r3, #2
 8005c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005c1e:	e094      	b.n	8005d4a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d120      	bne.n	8005c70 <HAL_SPI_TransmitReceive+0x194>
 8005c2e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d01d      	beq.n	8005c70 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005c34:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005c36:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d217      	bcs.n	8005c70 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6812      	ldr	r2, [r2, #0]
 8005c4a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c50:	1d1a      	adds	r2, r3, #4
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b29a      	uxth	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005c6e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005c78:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d065      	beq.n	8005d4a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d118      	bne.n	8005cbe <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c94:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c96:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c9c:	1d1a      	adds	r2, r3, #4
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	3b01      	subs	r3, #1
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cba:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005cbc:	e045      	b.n	8005d4a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005cbe:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005cc0:	8bfb      	ldrh	r3, [r7, #30]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d21d      	bcs.n	8005d02 <HAL_SPI_TransmitReceive+0x226>
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d018      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cd8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005cda:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ce0:	1d1a      	adds	r2, r3, #4
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cfe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005d00:	e023      	b.n	8005d4a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d02:	f7fb fd25 	bl	8001750 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d803      	bhi.n	8005d1a <HAL_SPI_TransmitReceive+0x23e>
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d18:	d102      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x244>
 8005d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d114      	bne.n	8005d4a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 fa15 	bl	8006150 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e1fd      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005d4a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f47f af67 	bne.w	8005c20 <HAL_SPI_TransmitReceive+0x144>
 8005d52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f47f af63 	bne.w	8005c20 <HAL_SPI_TransmitReceive+0x144>
 8005d5a:	e1ce      	b.n	80060fa <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	2b07      	cmp	r3, #7
 8005d62:	f240 81c2 	bls.w	80060ea <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8005d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005d6c:	e0c9      	b.n	8005f02 <HAL_SPI_TransmitReceive+0x426>
 8005d6e:	bf00      	nop
 8005d70:	40013000 	.word	0x40013000
 8005d74:	40003800 	.word	0x40003800
 8005d78:	40003c00 	.word	0x40003c00
 8005d7c:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d11f      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x2f2>
 8005d8e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d01c      	beq.n	8005dce <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005d94:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005d96:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d216      	bcs.n	8005dce <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005da4:	881a      	ldrh	r2, [r3, #0]
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dae:	1c9a      	adds	r2, r3, #2
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005dcc:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005dd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 8092 	beq.w	8005f02 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	695b      	ldr	r3, [r3, #20]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d118      	bne.n	8005e1e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005df0:	6a3a      	ldr	r2, [r7, #32]
 8005df2:	8812      	ldrh	r2, [r2, #0]
 8005df4:	b292      	uxth	r2, r2
 8005df6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dfc:	1c9a      	adds	r2, r3, #2
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e1a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005e1c:	e071      	b.n	8005f02 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005e1e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005e20:	8bfb      	ldrh	r3, [r7, #30]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d228      	bcs.n	8005e78 <HAL_SPI_TransmitReceive+0x39c>
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d023      	beq.n	8005e78 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e34:	6a3a      	ldr	r2, [r7, #32]
 8005e36:	8812      	ldrh	r2, [r2, #0]
 8005e38:	b292      	uxth	r2, r2
 8005e3a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e40:	1c9a      	adds	r2, r3, #2
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e4a:	6a3a      	ldr	r2, [r7, #32]
 8005e4c:	8812      	ldrh	r2, [r2, #0]
 8005e4e:	b292      	uxth	r2, r2
 8005e50:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e56:	1c9a      	adds	r2, r3, #2
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b02      	subs	r3, #2
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e74:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005e76:	e044      	b.n	8005f02 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005e78:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d11d      	bne.n	8005eba <HAL_SPI_TransmitReceive+0x3de>
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d018      	beq.n	8005eba <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e8c:	6a3a      	ldr	r2, [r7, #32]
 8005e8e:	8812      	ldrh	r2, [r2, #0]
 8005e90:	b292      	uxth	r2, r2
 8005e92:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e98:	1c9a      	adds	r2, r3, #2
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005eb6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005eb8:	e023      	b.n	8005f02 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eba:	f7fb fc49 	bl	8001750 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d803      	bhi.n	8005ed2 <HAL_SPI_TransmitReceive+0x3f6>
 8005eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed0:	d102      	bne.n	8005ed8 <HAL_SPI_TransmitReceive+0x3fc>
 8005ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d114      	bne.n	8005f02 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f939 	bl	8006150 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ee4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e121      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005f02:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f47f af3b 	bne.w	8005d80 <HAL_SPI_TransmitReceive+0x2a4>
 8005f0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f47f af37 	bne.w	8005d80 <HAL_SPI_TransmitReceive+0x2a4>
 8005f12:	e0f2      	b.n	80060fa <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d121      	bne.n	8005f66 <HAL_SPI_TransmitReceive+0x48a>
 8005f22:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d01e      	beq.n	8005f66 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005f28:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005f2a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f2e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d218      	bcs.n	8005f66 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3320      	adds	r3, #32
 8005f3e:	7812      	ldrb	r2, [r2, #0]
 8005f40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f46:	1c5a      	adds	r2, r3, #1
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005f64:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	695b      	ldr	r3, [r3, #20]
 8005f6c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005f6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 80ba 	beq.w	80060ea <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d11b      	bne.n	8005fbc <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f90:	7812      	ldrb	r2, [r2, #0]
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f9a:	1c5a      	adds	r2, r3, #1
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005fb8:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005fba:	e096      	b.n	80060ea <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005fbc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005fbe:	8bfb      	ldrh	r3, [r7, #30]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d24a      	bcs.n	800605a <HAL_SPI_TransmitReceive+0x57e>
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d045      	beq.n	800605a <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fda:	7812      	ldrb	r2, [r2, #0]
 8005fdc:	b2d2      	uxtb	r2, r2
 8005fde:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ff6:	7812      	ldrb	r2, [r2, #0]
 8005ff8:	b2d2      	uxtb	r2, r2
 8005ffa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006012:	7812      	ldrb	r2, [r2, #0]
 8006014:	b2d2      	uxtb	r2, r2
 8006016:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800602e:	7812      	ldrb	r2, [r2, #0]
 8006030:	b2d2      	uxtb	r2, r2
 8006032:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006038:	1c5a      	adds	r2, r3, #1
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006044:	b29b      	uxth	r3, r3
 8006046:	3b04      	subs	r3, #4
 8006048:	b29a      	uxth	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006056:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006058:	e047      	b.n	80060ea <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800605a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800605c:	2b03      	cmp	r3, #3
 800605e:	d820      	bhi.n	80060a2 <HAL_SPI_TransmitReceive+0x5c6>
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d01b      	beq.n	80060a2 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006076:	7812      	ldrb	r2, [r2, #0]
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800608c:	b29b      	uxth	r3, r3
 800608e:	3b01      	subs	r3, #1
 8006090:	b29a      	uxth	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800609e:	853b      	strh	r3, [r7, #40]	@ 0x28
 80060a0:	e023      	b.n	80060ea <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060a2:	f7fb fb55 	bl	8001750 <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d803      	bhi.n	80060ba <HAL_SPI_TransmitReceive+0x5de>
 80060b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b8:	d102      	bne.n	80060c0 <HAL_SPI_TransmitReceive+0x5e4>
 80060ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d114      	bne.n	80060ea <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f000 f845 	bl	8006150 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e02d      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80060ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f47f af11 	bne.w	8005f14 <HAL_SPI_TransmitReceive+0x438>
 80060f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f47f af0d 	bne.w	8005f14 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006100:	2200      	movs	r2, #0
 8006102:	2108      	movs	r1, #8
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 f8c3 	bl	8006290 <SPI_WaitOnFlagUntilTimeout>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d007      	beq.n	8006120 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006116:	f043 0220 	orr.w	r2, r3, #32
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f815 	bl	8006150 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e000      	b.n	8006146 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8006144:	2300      	movs	r3, #0
  }
}
 8006146:	4618      	mov	r0, r3
 8006148:	3730      	adds	r7, #48	@ 0x30
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop

08006150 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0208 	orr.w	r2, r2, #8
 800616e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0210 	orr.w	r2, r2, #16
 800617e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0201 	bic.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6919      	ldr	r1, [r3, #16]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	4b3c      	ldr	r3, [pc, #240]	@ (800628c <SPI_CloseTransfer+0x13c>)
 800619c:	400b      	ands	r3, r1
 800619e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80061ae:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b04      	cmp	r3, #4
 80061ba:	d014      	beq.n	80061e6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00f      	beq.n	80061e6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	699a      	ldr	r2, [r3, #24]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f042 0220 	orr.w	r2, r2, #32
 80061e4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	d014      	beq.n	800621c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00f      	beq.n	800621c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006202:	f043 0204 	orr.w	r2, r3, #4
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	699a      	ldr	r2, [r3, #24]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800621a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00f      	beq.n	8006246 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800622c:	f043 0201 	orr.w	r2, r3, #1
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	699a      	ldr	r2, [r3, #24]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006244:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00f      	beq.n	8006270 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006256:	f043 0208 	orr.w	r2, r3, #8
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699a      	ldr	r2, [r3, #24]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800626e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006280:	bf00      	nop
 8006282:	3714      	adds	r7, #20
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	fffffc90 	.word	0xfffffc90

08006290 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	603b      	str	r3, [r7, #0]
 800629c:	4613      	mov	r3, r2
 800629e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80062a0:	e010      	b.n	80062c4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062a2:	f7fb fa55 	bl	8001750 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d803      	bhi.n	80062ba <SPI_WaitOnFlagUntilTimeout+0x2a>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b8:	d102      	bne.n	80062c0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e00f      	b.n	80062e4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695a      	ldr	r2, [r3, #20]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	4013      	ands	r3, r2
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	bf0c      	ite	eq
 80062d4:	2301      	moveq	r3, #1
 80062d6:	2300      	movne	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d0df      	beq.n	80062a2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	3301      	adds	r3, #1
 80062fc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	3301      	adds	r3, #1
 8006304:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	3307      	adds	r3, #7
 800630a:	08db      	lsrs	r3, r3, #3
 800630c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	fb02 f303 	mul.w	r3, r2, r3
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b082      	sub	sp, #8
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e042      	b.n	80063ba <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800633a:	2b00      	cmp	r3, #0
 800633c:	d106      	bne.n	800634c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f83b 	bl	80063c2 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2224      	movs	r2, #36	@ 0x24
 8006350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 0201 	bic.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 fd9b 	bl	8006ea8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f830 	bl	80063d8 <UART_SetConfig>
 8006378:	4603      	mov	r3, r0
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e01b      	b.n	80063ba <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006390:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689a      	ldr	r2, [r3, #8]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f042 0201 	orr.w	r2, r2, #1
 80063b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fe1a 	bl	8006fec <UART_CheckIdleState>
 80063b8:	4603      	mov	r3, r0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3708      	adds	r7, #8
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b083      	sub	sp, #12
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80063ca:	bf00      	nop
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
	...

080063d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063dc:	b092      	sub	sp, #72	@ 0x48
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063e2:	2300      	movs	r3, #0
 80063e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	689a      	ldr	r2, [r3, #8]
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	431a      	orrs	r2, r3
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	431a      	orrs	r2, r3
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	69db      	ldr	r3, [r3, #28]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	4bbe      	ldr	r3, [pc, #760]	@ (8006700 <UART_SetConfig+0x328>)
 8006408:	4013      	ands	r3, r2
 800640a:	697a      	ldr	r2, [r7, #20]
 800640c:	6812      	ldr	r2, [r2, #0]
 800640e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006410:	430b      	orrs	r3, r1
 8006412:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4ab3      	ldr	r2, [pc, #716]	@ (8006704 <UART_SetConfig+0x32c>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d004      	beq.n	8006444 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006440:	4313      	orrs	r3, r2
 8006442:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	4baf      	ldr	r3, [pc, #700]	@ (8006708 <UART_SetConfig+0x330>)
 800644c:	4013      	ands	r3, r2
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	6812      	ldr	r2, [r2, #0]
 8006452:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006454:	430b      	orrs	r3, r1
 8006456:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645e:	f023 010f 	bic.w	r1, r3, #15
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4aa6      	ldr	r2, [pc, #664]	@ (800670c <UART_SetConfig+0x334>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d177      	bne.n	8006568 <UART_SetConfig+0x190>
 8006478:	4ba5      	ldr	r3, [pc, #660]	@ (8006710 <UART_SetConfig+0x338>)
 800647a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006480:	2b28      	cmp	r3, #40	@ 0x28
 8006482:	d86d      	bhi.n	8006560 <UART_SetConfig+0x188>
 8006484:	a201      	add	r2, pc, #4	@ (adr r2, 800648c <UART_SetConfig+0xb4>)
 8006486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648a:	bf00      	nop
 800648c:	08006531 	.word	0x08006531
 8006490:	08006561 	.word	0x08006561
 8006494:	08006561 	.word	0x08006561
 8006498:	08006561 	.word	0x08006561
 800649c:	08006561 	.word	0x08006561
 80064a0:	08006561 	.word	0x08006561
 80064a4:	08006561 	.word	0x08006561
 80064a8:	08006561 	.word	0x08006561
 80064ac:	08006539 	.word	0x08006539
 80064b0:	08006561 	.word	0x08006561
 80064b4:	08006561 	.word	0x08006561
 80064b8:	08006561 	.word	0x08006561
 80064bc:	08006561 	.word	0x08006561
 80064c0:	08006561 	.word	0x08006561
 80064c4:	08006561 	.word	0x08006561
 80064c8:	08006561 	.word	0x08006561
 80064cc:	08006541 	.word	0x08006541
 80064d0:	08006561 	.word	0x08006561
 80064d4:	08006561 	.word	0x08006561
 80064d8:	08006561 	.word	0x08006561
 80064dc:	08006561 	.word	0x08006561
 80064e0:	08006561 	.word	0x08006561
 80064e4:	08006561 	.word	0x08006561
 80064e8:	08006561 	.word	0x08006561
 80064ec:	08006549 	.word	0x08006549
 80064f0:	08006561 	.word	0x08006561
 80064f4:	08006561 	.word	0x08006561
 80064f8:	08006561 	.word	0x08006561
 80064fc:	08006561 	.word	0x08006561
 8006500:	08006561 	.word	0x08006561
 8006504:	08006561 	.word	0x08006561
 8006508:	08006561 	.word	0x08006561
 800650c:	08006551 	.word	0x08006551
 8006510:	08006561 	.word	0x08006561
 8006514:	08006561 	.word	0x08006561
 8006518:	08006561 	.word	0x08006561
 800651c:	08006561 	.word	0x08006561
 8006520:	08006561 	.word	0x08006561
 8006524:	08006561 	.word	0x08006561
 8006528:	08006561 	.word	0x08006561
 800652c:	08006559 	.word	0x08006559
 8006530:	2301      	movs	r3, #1
 8006532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006536:	e222      	b.n	800697e <UART_SetConfig+0x5a6>
 8006538:	2304      	movs	r3, #4
 800653a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800653e:	e21e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006540:	2308      	movs	r3, #8
 8006542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006546:	e21a      	b.n	800697e <UART_SetConfig+0x5a6>
 8006548:	2310      	movs	r3, #16
 800654a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800654e:	e216      	b.n	800697e <UART_SetConfig+0x5a6>
 8006550:	2320      	movs	r3, #32
 8006552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006556:	e212      	b.n	800697e <UART_SetConfig+0x5a6>
 8006558:	2340      	movs	r3, #64	@ 0x40
 800655a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800655e:	e20e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006560:	2380      	movs	r3, #128	@ 0x80
 8006562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006566:	e20a      	b.n	800697e <UART_SetConfig+0x5a6>
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a69      	ldr	r2, [pc, #420]	@ (8006714 <UART_SetConfig+0x33c>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d130      	bne.n	80065d4 <UART_SetConfig+0x1fc>
 8006572:	4b67      	ldr	r3, [pc, #412]	@ (8006710 <UART_SetConfig+0x338>)
 8006574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006576:	f003 0307 	and.w	r3, r3, #7
 800657a:	2b05      	cmp	r3, #5
 800657c:	d826      	bhi.n	80065cc <UART_SetConfig+0x1f4>
 800657e:	a201      	add	r2, pc, #4	@ (adr r2, 8006584 <UART_SetConfig+0x1ac>)
 8006580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006584:	0800659d 	.word	0x0800659d
 8006588:	080065a5 	.word	0x080065a5
 800658c:	080065ad 	.word	0x080065ad
 8006590:	080065b5 	.word	0x080065b5
 8006594:	080065bd 	.word	0x080065bd
 8006598:	080065c5 	.word	0x080065c5
 800659c:	2300      	movs	r3, #0
 800659e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065a2:	e1ec      	b.n	800697e <UART_SetConfig+0x5a6>
 80065a4:	2304      	movs	r3, #4
 80065a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065aa:	e1e8      	b.n	800697e <UART_SetConfig+0x5a6>
 80065ac:	2308      	movs	r3, #8
 80065ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b2:	e1e4      	b.n	800697e <UART_SetConfig+0x5a6>
 80065b4:	2310      	movs	r3, #16
 80065b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ba:	e1e0      	b.n	800697e <UART_SetConfig+0x5a6>
 80065bc:	2320      	movs	r3, #32
 80065be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c2:	e1dc      	b.n	800697e <UART_SetConfig+0x5a6>
 80065c4:	2340      	movs	r3, #64	@ 0x40
 80065c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ca:	e1d8      	b.n	800697e <UART_SetConfig+0x5a6>
 80065cc:	2380      	movs	r3, #128	@ 0x80
 80065ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065d2:	e1d4      	b.n	800697e <UART_SetConfig+0x5a6>
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a4f      	ldr	r2, [pc, #316]	@ (8006718 <UART_SetConfig+0x340>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d130      	bne.n	8006640 <UART_SetConfig+0x268>
 80065de:	4b4c      	ldr	r3, [pc, #304]	@ (8006710 <UART_SetConfig+0x338>)
 80065e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	2b05      	cmp	r3, #5
 80065e8:	d826      	bhi.n	8006638 <UART_SetConfig+0x260>
 80065ea:	a201      	add	r2, pc, #4	@ (adr r2, 80065f0 <UART_SetConfig+0x218>)
 80065ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f0:	08006609 	.word	0x08006609
 80065f4:	08006611 	.word	0x08006611
 80065f8:	08006619 	.word	0x08006619
 80065fc:	08006621 	.word	0x08006621
 8006600:	08006629 	.word	0x08006629
 8006604:	08006631 	.word	0x08006631
 8006608:	2300      	movs	r3, #0
 800660a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800660e:	e1b6      	b.n	800697e <UART_SetConfig+0x5a6>
 8006610:	2304      	movs	r3, #4
 8006612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006616:	e1b2      	b.n	800697e <UART_SetConfig+0x5a6>
 8006618:	2308      	movs	r3, #8
 800661a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800661e:	e1ae      	b.n	800697e <UART_SetConfig+0x5a6>
 8006620:	2310      	movs	r3, #16
 8006622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006626:	e1aa      	b.n	800697e <UART_SetConfig+0x5a6>
 8006628:	2320      	movs	r3, #32
 800662a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800662e:	e1a6      	b.n	800697e <UART_SetConfig+0x5a6>
 8006630:	2340      	movs	r3, #64	@ 0x40
 8006632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006636:	e1a2      	b.n	800697e <UART_SetConfig+0x5a6>
 8006638:	2380      	movs	r3, #128	@ 0x80
 800663a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663e:	e19e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a35      	ldr	r2, [pc, #212]	@ (800671c <UART_SetConfig+0x344>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d130      	bne.n	80066ac <UART_SetConfig+0x2d4>
 800664a:	4b31      	ldr	r3, [pc, #196]	@ (8006710 <UART_SetConfig+0x338>)
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	f003 0307 	and.w	r3, r3, #7
 8006652:	2b05      	cmp	r3, #5
 8006654:	d826      	bhi.n	80066a4 <UART_SetConfig+0x2cc>
 8006656:	a201      	add	r2, pc, #4	@ (adr r2, 800665c <UART_SetConfig+0x284>)
 8006658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800665c:	08006675 	.word	0x08006675
 8006660:	0800667d 	.word	0x0800667d
 8006664:	08006685 	.word	0x08006685
 8006668:	0800668d 	.word	0x0800668d
 800666c:	08006695 	.word	0x08006695
 8006670:	0800669d 	.word	0x0800669d
 8006674:	2300      	movs	r3, #0
 8006676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800667a:	e180      	b.n	800697e <UART_SetConfig+0x5a6>
 800667c:	2304      	movs	r3, #4
 800667e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006682:	e17c      	b.n	800697e <UART_SetConfig+0x5a6>
 8006684:	2308      	movs	r3, #8
 8006686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800668a:	e178      	b.n	800697e <UART_SetConfig+0x5a6>
 800668c:	2310      	movs	r3, #16
 800668e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006692:	e174      	b.n	800697e <UART_SetConfig+0x5a6>
 8006694:	2320      	movs	r3, #32
 8006696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800669a:	e170      	b.n	800697e <UART_SetConfig+0x5a6>
 800669c:	2340      	movs	r3, #64	@ 0x40
 800669e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066a2:	e16c      	b.n	800697e <UART_SetConfig+0x5a6>
 80066a4:	2380      	movs	r3, #128	@ 0x80
 80066a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066aa:	e168      	b.n	800697e <UART_SetConfig+0x5a6>
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006720 <UART_SetConfig+0x348>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d142      	bne.n	800673c <UART_SetConfig+0x364>
 80066b6:	4b16      	ldr	r3, [pc, #88]	@ (8006710 <UART_SetConfig+0x338>)
 80066b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ba:	f003 0307 	and.w	r3, r3, #7
 80066be:	2b05      	cmp	r3, #5
 80066c0:	d838      	bhi.n	8006734 <UART_SetConfig+0x35c>
 80066c2:	a201      	add	r2, pc, #4	@ (adr r2, 80066c8 <UART_SetConfig+0x2f0>)
 80066c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c8:	080066e1 	.word	0x080066e1
 80066cc:	080066e9 	.word	0x080066e9
 80066d0:	080066f1 	.word	0x080066f1
 80066d4:	080066f9 	.word	0x080066f9
 80066d8:	08006725 	.word	0x08006725
 80066dc:	0800672d 	.word	0x0800672d
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066e6:	e14a      	b.n	800697e <UART_SetConfig+0x5a6>
 80066e8:	2304      	movs	r3, #4
 80066ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ee:	e146      	b.n	800697e <UART_SetConfig+0x5a6>
 80066f0:	2308      	movs	r3, #8
 80066f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066f6:	e142      	b.n	800697e <UART_SetConfig+0x5a6>
 80066f8:	2310      	movs	r3, #16
 80066fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066fe:	e13e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006700:	cfff69f3 	.word	0xcfff69f3
 8006704:	58000c00 	.word	0x58000c00
 8006708:	11fff4ff 	.word	0x11fff4ff
 800670c:	40011000 	.word	0x40011000
 8006710:	58024400 	.word	0x58024400
 8006714:	40004400 	.word	0x40004400
 8006718:	40004800 	.word	0x40004800
 800671c:	40004c00 	.word	0x40004c00
 8006720:	40005000 	.word	0x40005000
 8006724:	2320      	movs	r3, #32
 8006726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800672a:	e128      	b.n	800697e <UART_SetConfig+0x5a6>
 800672c:	2340      	movs	r3, #64	@ 0x40
 800672e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006732:	e124      	b.n	800697e <UART_SetConfig+0x5a6>
 8006734:	2380      	movs	r3, #128	@ 0x80
 8006736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800673a:	e120      	b.n	800697e <UART_SetConfig+0x5a6>
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4acb      	ldr	r2, [pc, #812]	@ (8006a70 <UART_SetConfig+0x698>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d176      	bne.n	8006834 <UART_SetConfig+0x45c>
 8006746:	4bcb      	ldr	r3, [pc, #812]	@ (8006a74 <UART_SetConfig+0x69c>)
 8006748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800674e:	2b28      	cmp	r3, #40	@ 0x28
 8006750:	d86c      	bhi.n	800682c <UART_SetConfig+0x454>
 8006752:	a201      	add	r2, pc, #4	@ (adr r2, 8006758 <UART_SetConfig+0x380>)
 8006754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006758:	080067fd 	.word	0x080067fd
 800675c:	0800682d 	.word	0x0800682d
 8006760:	0800682d 	.word	0x0800682d
 8006764:	0800682d 	.word	0x0800682d
 8006768:	0800682d 	.word	0x0800682d
 800676c:	0800682d 	.word	0x0800682d
 8006770:	0800682d 	.word	0x0800682d
 8006774:	0800682d 	.word	0x0800682d
 8006778:	08006805 	.word	0x08006805
 800677c:	0800682d 	.word	0x0800682d
 8006780:	0800682d 	.word	0x0800682d
 8006784:	0800682d 	.word	0x0800682d
 8006788:	0800682d 	.word	0x0800682d
 800678c:	0800682d 	.word	0x0800682d
 8006790:	0800682d 	.word	0x0800682d
 8006794:	0800682d 	.word	0x0800682d
 8006798:	0800680d 	.word	0x0800680d
 800679c:	0800682d 	.word	0x0800682d
 80067a0:	0800682d 	.word	0x0800682d
 80067a4:	0800682d 	.word	0x0800682d
 80067a8:	0800682d 	.word	0x0800682d
 80067ac:	0800682d 	.word	0x0800682d
 80067b0:	0800682d 	.word	0x0800682d
 80067b4:	0800682d 	.word	0x0800682d
 80067b8:	08006815 	.word	0x08006815
 80067bc:	0800682d 	.word	0x0800682d
 80067c0:	0800682d 	.word	0x0800682d
 80067c4:	0800682d 	.word	0x0800682d
 80067c8:	0800682d 	.word	0x0800682d
 80067cc:	0800682d 	.word	0x0800682d
 80067d0:	0800682d 	.word	0x0800682d
 80067d4:	0800682d 	.word	0x0800682d
 80067d8:	0800681d 	.word	0x0800681d
 80067dc:	0800682d 	.word	0x0800682d
 80067e0:	0800682d 	.word	0x0800682d
 80067e4:	0800682d 	.word	0x0800682d
 80067e8:	0800682d 	.word	0x0800682d
 80067ec:	0800682d 	.word	0x0800682d
 80067f0:	0800682d 	.word	0x0800682d
 80067f4:	0800682d 	.word	0x0800682d
 80067f8:	08006825 	.word	0x08006825
 80067fc:	2301      	movs	r3, #1
 80067fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006802:	e0bc      	b.n	800697e <UART_SetConfig+0x5a6>
 8006804:	2304      	movs	r3, #4
 8006806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800680a:	e0b8      	b.n	800697e <UART_SetConfig+0x5a6>
 800680c:	2308      	movs	r3, #8
 800680e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006812:	e0b4      	b.n	800697e <UART_SetConfig+0x5a6>
 8006814:	2310      	movs	r3, #16
 8006816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800681a:	e0b0      	b.n	800697e <UART_SetConfig+0x5a6>
 800681c:	2320      	movs	r3, #32
 800681e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006822:	e0ac      	b.n	800697e <UART_SetConfig+0x5a6>
 8006824:	2340      	movs	r3, #64	@ 0x40
 8006826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800682a:	e0a8      	b.n	800697e <UART_SetConfig+0x5a6>
 800682c:	2380      	movs	r3, #128	@ 0x80
 800682e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006832:	e0a4      	b.n	800697e <UART_SetConfig+0x5a6>
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a8f      	ldr	r2, [pc, #572]	@ (8006a78 <UART_SetConfig+0x6a0>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d130      	bne.n	80068a0 <UART_SetConfig+0x4c8>
 800683e:	4b8d      	ldr	r3, [pc, #564]	@ (8006a74 <UART_SetConfig+0x69c>)
 8006840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006842:	f003 0307 	and.w	r3, r3, #7
 8006846:	2b05      	cmp	r3, #5
 8006848:	d826      	bhi.n	8006898 <UART_SetConfig+0x4c0>
 800684a:	a201      	add	r2, pc, #4	@ (adr r2, 8006850 <UART_SetConfig+0x478>)
 800684c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006850:	08006869 	.word	0x08006869
 8006854:	08006871 	.word	0x08006871
 8006858:	08006879 	.word	0x08006879
 800685c:	08006881 	.word	0x08006881
 8006860:	08006889 	.word	0x08006889
 8006864:	08006891 	.word	0x08006891
 8006868:	2300      	movs	r3, #0
 800686a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800686e:	e086      	b.n	800697e <UART_SetConfig+0x5a6>
 8006870:	2304      	movs	r3, #4
 8006872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006876:	e082      	b.n	800697e <UART_SetConfig+0x5a6>
 8006878:	2308      	movs	r3, #8
 800687a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800687e:	e07e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006880:	2310      	movs	r3, #16
 8006882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006886:	e07a      	b.n	800697e <UART_SetConfig+0x5a6>
 8006888:	2320      	movs	r3, #32
 800688a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800688e:	e076      	b.n	800697e <UART_SetConfig+0x5a6>
 8006890:	2340      	movs	r3, #64	@ 0x40
 8006892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006896:	e072      	b.n	800697e <UART_SetConfig+0x5a6>
 8006898:	2380      	movs	r3, #128	@ 0x80
 800689a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800689e:	e06e      	b.n	800697e <UART_SetConfig+0x5a6>
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a75      	ldr	r2, [pc, #468]	@ (8006a7c <UART_SetConfig+0x6a4>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d130      	bne.n	800690c <UART_SetConfig+0x534>
 80068aa:	4b72      	ldr	r3, [pc, #456]	@ (8006a74 <UART_SetConfig+0x69c>)
 80068ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ae:	f003 0307 	and.w	r3, r3, #7
 80068b2:	2b05      	cmp	r3, #5
 80068b4:	d826      	bhi.n	8006904 <UART_SetConfig+0x52c>
 80068b6:	a201      	add	r2, pc, #4	@ (adr r2, 80068bc <UART_SetConfig+0x4e4>)
 80068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068bc:	080068d5 	.word	0x080068d5
 80068c0:	080068dd 	.word	0x080068dd
 80068c4:	080068e5 	.word	0x080068e5
 80068c8:	080068ed 	.word	0x080068ed
 80068cc:	080068f5 	.word	0x080068f5
 80068d0:	080068fd 	.word	0x080068fd
 80068d4:	2300      	movs	r3, #0
 80068d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068da:	e050      	b.n	800697e <UART_SetConfig+0x5a6>
 80068dc:	2304      	movs	r3, #4
 80068de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e2:	e04c      	b.n	800697e <UART_SetConfig+0x5a6>
 80068e4:	2308      	movs	r3, #8
 80068e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ea:	e048      	b.n	800697e <UART_SetConfig+0x5a6>
 80068ec:	2310      	movs	r3, #16
 80068ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f2:	e044      	b.n	800697e <UART_SetConfig+0x5a6>
 80068f4:	2320      	movs	r3, #32
 80068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fa:	e040      	b.n	800697e <UART_SetConfig+0x5a6>
 80068fc:	2340      	movs	r3, #64	@ 0x40
 80068fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006902:	e03c      	b.n	800697e <UART_SetConfig+0x5a6>
 8006904:	2380      	movs	r3, #128	@ 0x80
 8006906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800690a:	e038      	b.n	800697e <UART_SetConfig+0x5a6>
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a5b      	ldr	r2, [pc, #364]	@ (8006a80 <UART_SetConfig+0x6a8>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d130      	bne.n	8006978 <UART_SetConfig+0x5a0>
 8006916:	4b57      	ldr	r3, [pc, #348]	@ (8006a74 <UART_SetConfig+0x69c>)
 8006918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	2b05      	cmp	r3, #5
 8006920:	d826      	bhi.n	8006970 <UART_SetConfig+0x598>
 8006922:	a201      	add	r2, pc, #4	@ (adr r2, 8006928 <UART_SetConfig+0x550>)
 8006924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006928:	08006941 	.word	0x08006941
 800692c:	08006949 	.word	0x08006949
 8006930:	08006951 	.word	0x08006951
 8006934:	08006959 	.word	0x08006959
 8006938:	08006961 	.word	0x08006961
 800693c:	08006969 	.word	0x08006969
 8006940:	2302      	movs	r3, #2
 8006942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006946:	e01a      	b.n	800697e <UART_SetConfig+0x5a6>
 8006948:	2304      	movs	r3, #4
 800694a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694e:	e016      	b.n	800697e <UART_SetConfig+0x5a6>
 8006950:	2308      	movs	r3, #8
 8006952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006956:	e012      	b.n	800697e <UART_SetConfig+0x5a6>
 8006958:	2310      	movs	r3, #16
 800695a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800695e:	e00e      	b.n	800697e <UART_SetConfig+0x5a6>
 8006960:	2320      	movs	r3, #32
 8006962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006966:	e00a      	b.n	800697e <UART_SetConfig+0x5a6>
 8006968:	2340      	movs	r3, #64	@ 0x40
 800696a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800696e:	e006      	b.n	800697e <UART_SetConfig+0x5a6>
 8006970:	2380      	movs	r3, #128	@ 0x80
 8006972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006976:	e002      	b.n	800697e <UART_SetConfig+0x5a6>
 8006978:	2380      	movs	r3, #128	@ 0x80
 800697a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a3f      	ldr	r2, [pc, #252]	@ (8006a80 <UART_SetConfig+0x6a8>)
 8006984:	4293      	cmp	r3, r2
 8006986:	f040 80f8 	bne.w	8006b7a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800698a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800698e:	2b20      	cmp	r3, #32
 8006990:	dc46      	bgt.n	8006a20 <UART_SetConfig+0x648>
 8006992:	2b02      	cmp	r3, #2
 8006994:	f2c0 8082 	blt.w	8006a9c <UART_SetConfig+0x6c4>
 8006998:	3b02      	subs	r3, #2
 800699a:	2b1e      	cmp	r3, #30
 800699c:	d87e      	bhi.n	8006a9c <UART_SetConfig+0x6c4>
 800699e:	a201      	add	r2, pc, #4	@ (adr r2, 80069a4 <UART_SetConfig+0x5cc>)
 80069a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a4:	08006a27 	.word	0x08006a27
 80069a8:	08006a9d 	.word	0x08006a9d
 80069ac:	08006a2f 	.word	0x08006a2f
 80069b0:	08006a9d 	.word	0x08006a9d
 80069b4:	08006a9d 	.word	0x08006a9d
 80069b8:	08006a9d 	.word	0x08006a9d
 80069bc:	08006a3f 	.word	0x08006a3f
 80069c0:	08006a9d 	.word	0x08006a9d
 80069c4:	08006a9d 	.word	0x08006a9d
 80069c8:	08006a9d 	.word	0x08006a9d
 80069cc:	08006a9d 	.word	0x08006a9d
 80069d0:	08006a9d 	.word	0x08006a9d
 80069d4:	08006a9d 	.word	0x08006a9d
 80069d8:	08006a9d 	.word	0x08006a9d
 80069dc:	08006a4f 	.word	0x08006a4f
 80069e0:	08006a9d 	.word	0x08006a9d
 80069e4:	08006a9d 	.word	0x08006a9d
 80069e8:	08006a9d 	.word	0x08006a9d
 80069ec:	08006a9d 	.word	0x08006a9d
 80069f0:	08006a9d 	.word	0x08006a9d
 80069f4:	08006a9d 	.word	0x08006a9d
 80069f8:	08006a9d 	.word	0x08006a9d
 80069fc:	08006a9d 	.word	0x08006a9d
 8006a00:	08006a9d 	.word	0x08006a9d
 8006a04:	08006a9d 	.word	0x08006a9d
 8006a08:	08006a9d 	.word	0x08006a9d
 8006a0c:	08006a9d 	.word	0x08006a9d
 8006a10:	08006a9d 	.word	0x08006a9d
 8006a14:	08006a9d 	.word	0x08006a9d
 8006a18:	08006a9d 	.word	0x08006a9d
 8006a1c:	08006a8f 	.word	0x08006a8f
 8006a20:	2b40      	cmp	r3, #64	@ 0x40
 8006a22:	d037      	beq.n	8006a94 <UART_SetConfig+0x6bc>
 8006a24:	e03a      	b.n	8006a9c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006a26:	f7fe f925 	bl	8004c74 <HAL_RCCEx_GetD3PCLK1Freq>
 8006a2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a2c:	e03c      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fe f934 	bl	8004ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a3c:	e034      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a3e:	f107 0318 	add.w	r3, r7, #24
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe fa80 	bl	8004f48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a4c:	e02c      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a4e:	4b09      	ldr	r3, [pc, #36]	@ (8006a74 <UART_SetConfig+0x69c>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0320 	and.w	r3, r3, #32
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d016      	beq.n	8006a88 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a5a:	4b06      	ldr	r3, [pc, #24]	@ (8006a74 <UART_SetConfig+0x69c>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	08db      	lsrs	r3, r3, #3
 8006a60:	f003 0303 	and.w	r3, r3, #3
 8006a64:	4a07      	ldr	r2, [pc, #28]	@ (8006a84 <UART_SetConfig+0x6ac>)
 8006a66:	fa22 f303 	lsr.w	r3, r2, r3
 8006a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a6c:	e01c      	b.n	8006aa8 <UART_SetConfig+0x6d0>
 8006a6e:	bf00      	nop
 8006a70:	40011400 	.word	0x40011400
 8006a74:	58024400 	.word	0x58024400
 8006a78:	40007800 	.word	0x40007800
 8006a7c:	40007c00 	.word	0x40007c00
 8006a80:	58000c00 	.word	0x58000c00
 8006a84:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006a88:	4b9d      	ldr	r3, [pc, #628]	@ (8006d00 <UART_SetConfig+0x928>)
 8006a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a8c:	e00c      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a8e:	4b9d      	ldr	r3, [pc, #628]	@ (8006d04 <UART_SetConfig+0x92c>)
 8006a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a92:	e009      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a9a:	e005      	b.n	8006aa8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006aa6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 81de 	beq.w	8006e6c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	4a94      	ldr	r2, [pc, #592]	@ (8006d08 <UART_SetConfig+0x930>)
 8006ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aba:	461a      	mov	r2, r3
 8006abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006abe:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ac2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	005b      	lsls	r3, r3, #1
 8006acc:	4413      	add	r3, r2
 8006ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d305      	bcc.n	8006ae0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d903      	bls.n	8006ae8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006ae6:	e1c1      	b.n	8006e6c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aea:	2200      	movs	r2, #0
 8006aec:	60bb      	str	r3, [r7, #8]
 8006aee:	60fa      	str	r2, [r7, #12]
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	4a84      	ldr	r2, [pc, #528]	@ (8006d08 <UART_SetConfig+0x930>)
 8006af6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	2200      	movs	r2, #0
 8006afe:	603b      	str	r3, [r7, #0]
 8006b00:	607a      	str	r2, [r7, #4]
 8006b02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b0a:	f7f9 fc41 	bl	8000390 <__aeabi_uldivmod>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	460b      	mov	r3, r1
 8006b12:	4610      	mov	r0, r2
 8006b14:	4619      	mov	r1, r3
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f04f 0300 	mov.w	r3, #0
 8006b1e:	020b      	lsls	r3, r1, #8
 8006b20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b24:	0202      	lsls	r2, r0, #8
 8006b26:	6979      	ldr	r1, [r7, #20]
 8006b28:	6849      	ldr	r1, [r1, #4]
 8006b2a:	0849      	lsrs	r1, r1, #1
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	4605      	mov	r5, r0
 8006b32:	eb12 0804 	adds.w	r8, r2, r4
 8006b36:	eb43 0905 	adc.w	r9, r3, r5
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	469a      	mov	sl, r3
 8006b42:	4693      	mov	fp, r2
 8006b44:	4652      	mov	r2, sl
 8006b46:	465b      	mov	r3, fp
 8006b48:	4640      	mov	r0, r8
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7f9 fc20 	bl	8000390 <__aeabi_uldivmod>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	4613      	mov	r3, r2
 8006b56:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b5e:	d308      	bcc.n	8006b72 <UART_SetConfig+0x79a>
 8006b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b66:	d204      	bcs.n	8006b72 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b6e:	60da      	str	r2, [r3, #12]
 8006b70:	e17c      	b.n	8006e6c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006b78:	e178      	b.n	8006e6c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b82:	f040 80c5 	bne.w	8006d10 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006b86:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	dc48      	bgt.n	8006c20 <UART_SetConfig+0x848>
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	db7b      	blt.n	8006c8a <UART_SetConfig+0x8b2>
 8006b92:	2b20      	cmp	r3, #32
 8006b94:	d879      	bhi.n	8006c8a <UART_SetConfig+0x8b2>
 8006b96:	a201      	add	r2, pc, #4	@ (adr r2, 8006b9c <UART_SetConfig+0x7c4>)
 8006b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9c:	08006c27 	.word	0x08006c27
 8006ba0:	08006c2f 	.word	0x08006c2f
 8006ba4:	08006c8b 	.word	0x08006c8b
 8006ba8:	08006c8b 	.word	0x08006c8b
 8006bac:	08006c37 	.word	0x08006c37
 8006bb0:	08006c8b 	.word	0x08006c8b
 8006bb4:	08006c8b 	.word	0x08006c8b
 8006bb8:	08006c8b 	.word	0x08006c8b
 8006bbc:	08006c47 	.word	0x08006c47
 8006bc0:	08006c8b 	.word	0x08006c8b
 8006bc4:	08006c8b 	.word	0x08006c8b
 8006bc8:	08006c8b 	.word	0x08006c8b
 8006bcc:	08006c8b 	.word	0x08006c8b
 8006bd0:	08006c8b 	.word	0x08006c8b
 8006bd4:	08006c8b 	.word	0x08006c8b
 8006bd8:	08006c8b 	.word	0x08006c8b
 8006bdc:	08006c57 	.word	0x08006c57
 8006be0:	08006c8b 	.word	0x08006c8b
 8006be4:	08006c8b 	.word	0x08006c8b
 8006be8:	08006c8b 	.word	0x08006c8b
 8006bec:	08006c8b 	.word	0x08006c8b
 8006bf0:	08006c8b 	.word	0x08006c8b
 8006bf4:	08006c8b 	.word	0x08006c8b
 8006bf8:	08006c8b 	.word	0x08006c8b
 8006bfc:	08006c8b 	.word	0x08006c8b
 8006c00:	08006c8b 	.word	0x08006c8b
 8006c04:	08006c8b 	.word	0x08006c8b
 8006c08:	08006c8b 	.word	0x08006c8b
 8006c0c:	08006c8b 	.word	0x08006c8b
 8006c10:	08006c8b 	.word	0x08006c8b
 8006c14:	08006c8b 	.word	0x08006c8b
 8006c18:	08006c8b 	.word	0x08006c8b
 8006c1c:	08006c7d 	.word	0x08006c7d
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d02e      	beq.n	8006c82 <UART_SetConfig+0x8aa>
 8006c24:	e031      	b.n	8006c8a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c26:	f7fc fdef 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 8006c2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006c2c:	e033      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c2e:	f7fc fe01 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 8006c32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006c34:	e02f      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fe f830 	bl	8004ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c44:	e027      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c46:	f107 0318 	add.w	r3, r7, #24
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fe f97c 	bl	8004f48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c54:	e01f      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c56:	4b2d      	ldr	r3, [pc, #180]	@ (8006d0c <UART_SetConfig+0x934>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0320 	and.w	r3, r3, #32
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d009      	beq.n	8006c76 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c62:	4b2a      	ldr	r3, [pc, #168]	@ (8006d0c <UART_SetConfig+0x934>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	08db      	lsrs	r3, r3, #3
 8006c68:	f003 0303 	and.w	r3, r3, #3
 8006c6c:	4a24      	ldr	r2, [pc, #144]	@ (8006d00 <UART_SetConfig+0x928>)
 8006c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c74:	e00f      	b.n	8006c96 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006c76:	4b22      	ldr	r3, [pc, #136]	@ (8006d00 <UART_SetConfig+0x928>)
 8006c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c7a:	e00c      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006c7c:	4b21      	ldr	r3, [pc, #132]	@ (8006d04 <UART_SetConfig+0x92c>)
 8006c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c80:	e009      	b.n	8006c96 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c88:	e005      	b.n	8006c96 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006c94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f000 80e7 	beq.w	8006e6c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca2:	4a19      	ldr	r2, [pc, #100]	@ (8006d08 <UART_SetConfig+0x930>)
 8006ca4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cac:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cb0:	005a      	lsls	r2, r3, #1
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	085b      	lsrs	r3, r3, #1
 8006cb8:	441a      	add	r2, r3
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc6:	2b0f      	cmp	r3, #15
 8006cc8:	d916      	bls.n	8006cf8 <UART_SetConfig+0x920>
 8006cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cd0:	d212      	bcs.n	8006cf8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	f023 030f 	bic.w	r3, r3, #15
 8006cda:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cde:	085b      	lsrs	r3, r3, #1
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006cea:	4313      	orrs	r3, r2
 8006cec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006cf4:	60da      	str	r2, [r3, #12]
 8006cf6:	e0b9      	b.n	8006e6c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006cfe:	e0b5      	b.n	8006e6c <UART_SetConfig+0xa94>
 8006d00:	03d09000 	.word	0x03d09000
 8006d04:	003d0900 	.word	0x003d0900
 8006d08:	0800aa78 	.word	0x0800aa78
 8006d0c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d10:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	dc49      	bgt.n	8006dac <UART_SetConfig+0x9d4>
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	db7c      	blt.n	8006e16 <UART_SetConfig+0xa3e>
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	d87a      	bhi.n	8006e16 <UART_SetConfig+0xa3e>
 8006d20:	a201      	add	r2, pc, #4	@ (adr r2, 8006d28 <UART_SetConfig+0x950>)
 8006d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d26:	bf00      	nop
 8006d28:	08006db3 	.word	0x08006db3
 8006d2c:	08006dbb 	.word	0x08006dbb
 8006d30:	08006e17 	.word	0x08006e17
 8006d34:	08006e17 	.word	0x08006e17
 8006d38:	08006dc3 	.word	0x08006dc3
 8006d3c:	08006e17 	.word	0x08006e17
 8006d40:	08006e17 	.word	0x08006e17
 8006d44:	08006e17 	.word	0x08006e17
 8006d48:	08006dd3 	.word	0x08006dd3
 8006d4c:	08006e17 	.word	0x08006e17
 8006d50:	08006e17 	.word	0x08006e17
 8006d54:	08006e17 	.word	0x08006e17
 8006d58:	08006e17 	.word	0x08006e17
 8006d5c:	08006e17 	.word	0x08006e17
 8006d60:	08006e17 	.word	0x08006e17
 8006d64:	08006e17 	.word	0x08006e17
 8006d68:	08006de3 	.word	0x08006de3
 8006d6c:	08006e17 	.word	0x08006e17
 8006d70:	08006e17 	.word	0x08006e17
 8006d74:	08006e17 	.word	0x08006e17
 8006d78:	08006e17 	.word	0x08006e17
 8006d7c:	08006e17 	.word	0x08006e17
 8006d80:	08006e17 	.word	0x08006e17
 8006d84:	08006e17 	.word	0x08006e17
 8006d88:	08006e17 	.word	0x08006e17
 8006d8c:	08006e17 	.word	0x08006e17
 8006d90:	08006e17 	.word	0x08006e17
 8006d94:	08006e17 	.word	0x08006e17
 8006d98:	08006e17 	.word	0x08006e17
 8006d9c:	08006e17 	.word	0x08006e17
 8006da0:	08006e17 	.word	0x08006e17
 8006da4:	08006e17 	.word	0x08006e17
 8006da8:	08006e09 	.word	0x08006e09
 8006dac:	2b40      	cmp	r3, #64	@ 0x40
 8006dae:	d02e      	beq.n	8006e0e <UART_SetConfig+0xa36>
 8006db0:	e031      	b.n	8006e16 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006db2:	f7fc fd29 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 8006db6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006db8:	e033      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dba:	f7fc fd3b 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 8006dbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006dc0:	e02f      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fd ff6a 	bl	8004ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dd0:	e027      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dd2:	f107 0318 	add.w	r3, r7, #24
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fe f8b6 	bl	8004f48 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de0:	e01f      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006de2:	4b2d      	ldr	r3, [pc, #180]	@ (8006e98 <UART_SetConfig+0xac0>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 0320 	and.w	r3, r3, #32
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d009      	beq.n	8006e02 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006dee:	4b2a      	ldr	r3, [pc, #168]	@ (8006e98 <UART_SetConfig+0xac0>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	08db      	lsrs	r3, r3, #3
 8006df4:	f003 0303 	and.w	r3, r3, #3
 8006df8:	4a28      	ldr	r2, [pc, #160]	@ (8006e9c <UART_SetConfig+0xac4>)
 8006dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e00:	e00f      	b.n	8006e22 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006e02:	4b26      	ldr	r3, [pc, #152]	@ (8006e9c <UART_SetConfig+0xac4>)
 8006e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e06:	e00c      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006e08:	4b25      	ldr	r3, [pc, #148]	@ (8006ea0 <UART_SetConfig+0xac8>)
 8006e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e0c:	e009      	b.n	8006e22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e14:	e005      	b.n	8006e22 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006e20:	bf00      	nop
    }

    if (pclk != 0U)
 8006e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d021      	beq.n	8006e6c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea4 <UART_SetConfig+0xacc>)
 8006e2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e32:	461a      	mov	r2, r3
 8006e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e36:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	085b      	lsrs	r3, r3, #1
 8006e40:	441a      	add	r2, r3
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4e:	2b0f      	cmp	r3, #15
 8006e50:	d909      	bls.n	8006e66 <UART_SetConfig+0xa8e>
 8006e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e58:	d205      	bcs.n	8006e66 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	60da      	str	r2, [r3, #12]
 8006e64:	e002      	b.n	8006e6c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	2200      	movs	r2, #0
 8006e86:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006e88:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3748      	adds	r7, #72	@ 0x48
 8006e90:	46bd      	mov	sp, r7
 8006e92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e96:	bf00      	nop
 8006e98:	58024400 	.word	0x58024400
 8006e9c:	03d09000 	.word	0x03d09000
 8006ea0:	003d0900 	.word	0x003d0900
 8006ea4:	0800aa78 	.word	0x0800aa78

08006ea8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b083      	sub	sp, #12
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb4:	f003 0308 	and.w	r3, r3, #8
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed6:	f003 0301 	and.w	r3, r3, #1
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00a      	beq.n	8006ef4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef8:	f003 0302 	and.w	r3, r3, #2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1a:	f003 0304 	and.w	r3, r3, #4
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3c:	f003 0310 	and.w	r3, r3, #16
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00a      	beq.n	8006f5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5e:	f003 0320 	and.w	r3, r3, #32
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00a      	beq.n	8006f7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d01a      	beq.n	8006fbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fa6:	d10a      	bne.n	8006fbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00a      	beq.n	8006fe0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	430a      	orrs	r2, r1
 8006fde:	605a      	str	r2, [r3, #4]
  }
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b098      	sub	sp, #96	@ 0x60
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ffc:	f7fa fba8 	bl	8001750 <HAL_GetTick>
 8007000:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b08      	cmp	r3, #8
 800700e:	d12f      	bne.n	8007070 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007010:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007018:	2200      	movs	r2, #0
 800701a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f88e 	bl	8007140 <UART_WaitOnFlagUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d022      	beq.n	8007070 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800703e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007048:	647b      	str	r3, [r7, #68]	@ 0x44
 800704a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800704e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e6      	bne.n	800702a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2220      	movs	r2, #32
 8007060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800706c:	2303      	movs	r3, #3
 800706e:	e063      	b.n	8007138 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0304 	and.w	r3, r3, #4
 800707a:	2b04      	cmp	r3, #4
 800707c:	d149      	bne.n	8007112 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800707e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007086:	2200      	movs	r2, #0
 8007088:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f857 	bl	8007140 <UART_WaitOnFlagUntilTimeout>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d03c      	beq.n	8007112 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	e853 3f00 	ldrex	r3, [r3]
 80070a4:	623b      	str	r3, [r7, #32]
   return(result);
 80070a6:	6a3b      	ldr	r3, [r7, #32]
 80070a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	461a      	mov	r2, r3
 80070b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80070b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070be:	e841 2300 	strex	r3, r2, [r1]
 80070c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1e6      	bne.n	8007098 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3308      	adds	r3, #8
 80070d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	e853 3f00 	ldrex	r3, [r3]
 80070d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f023 0301 	bic.w	r3, r3, #1
 80070e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3308      	adds	r3, #8
 80070e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070ea:	61fa      	str	r2, [r7, #28]
 80070ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ee:	69b9      	ldr	r1, [r7, #24]
 80070f0:	69fa      	ldr	r2, [r7, #28]
 80070f2:	e841 2300 	strex	r3, r2, [r1]
 80070f6:	617b      	str	r3, [r7, #20]
   return(result);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1e5      	bne.n	80070ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2220      	movs	r2, #32
 8007102:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e012      	b.n	8007138 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2220      	movs	r2, #32
 8007116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2220      	movs	r2, #32
 800711e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3758      	adds	r7, #88	@ 0x58
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	603b      	str	r3, [r7, #0]
 800714c:	4613      	mov	r3, r2
 800714e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007150:	e04f      	b.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007158:	d04b      	beq.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800715a:	f7fa faf9 	bl	8001750 <HAL_GetTick>
 800715e:	4602      	mov	r2, r0
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	1ad3      	subs	r3, r2, r3
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	429a      	cmp	r2, r3
 8007168:	d302      	bcc.n	8007170 <UART_WaitOnFlagUntilTimeout+0x30>
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e04e      	b.n	8007212 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0304 	and.w	r3, r3, #4
 800717e:	2b00      	cmp	r3, #0
 8007180:	d037      	beq.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	2b80      	cmp	r3, #128	@ 0x80
 8007186:	d034      	beq.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b40      	cmp	r3, #64	@ 0x40
 800718c:	d031      	beq.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	69db      	ldr	r3, [r3, #28]
 8007194:	f003 0308 	and.w	r3, r3, #8
 8007198:	2b08      	cmp	r3, #8
 800719a:	d110      	bne.n	80071be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2208      	movs	r2, #8
 80071a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f000 f839 	bl	800721c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2208      	movs	r2, #8
 80071ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e029      	b.n	8007212 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071cc:	d111      	bne.n	80071f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80071d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 f81f 	bl	800721c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e00f      	b.n	8007212 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	69da      	ldr	r2, [r3, #28]
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	4013      	ands	r3, r2
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	429a      	cmp	r2, r3
 8007200:	bf0c      	ite	eq
 8007202:	2301      	moveq	r3, #1
 8007204:	2300      	movne	r3, #0
 8007206:	b2db      	uxtb	r3, r3
 8007208:	461a      	mov	r2, r3
 800720a:	79fb      	ldrb	r3, [r7, #7]
 800720c:	429a      	cmp	r2, r3
 800720e:	d0a0      	beq.n	8007152 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800721c:	b480      	push	{r7}
 800721e:	b095      	sub	sp, #84	@ 0x54
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007242:	643b      	str	r3, [r7, #64]	@ 0x40
 8007244:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007246:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007248:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800724a:	e841 2300 	strex	r3, r2, [r1]
 800724e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1e6      	bne.n	8007224 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	3308      	adds	r3, #8
 800725c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	e853 3f00 	ldrex	r3, [r3]
 8007264:	61fb      	str	r3, [r7, #28]
   return(result);
 8007266:	69fa      	ldr	r2, [r7, #28]
 8007268:	4b1e      	ldr	r3, [pc, #120]	@ (80072e4 <UART_EndRxTransfer+0xc8>)
 800726a:	4013      	ands	r3, r2
 800726c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007278:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800727c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800727e:	e841 2300 	strex	r3, r2, [r1]
 8007282:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007286:	2b00      	cmp	r3, #0
 8007288:	d1e5      	bne.n	8007256 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800728e:	2b01      	cmp	r3, #1
 8007290:	d118      	bne.n	80072c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	60bb      	str	r3, [r7, #8]
   return(result);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f023 0310 	bic.w	r3, r3, #16
 80072a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	461a      	mov	r2, r3
 80072ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072b0:	61bb      	str	r3, [r7, #24]
 80072b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b4:	6979      	ldr	r1, [r7, #20]
 80072b6:	69ba      	ldr	r2, [r7, #24]
 80072b8:	e841 2300 	strex	r3, r2, [r1]
 80072bc:	613b      	str	r3, [r7, #16]
   return(result);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1e6      	bne.n	8007292 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80072d8:	bf00      	nop
 80072da:	3754      	adds	r7, #84	@ 0x54
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr
 80072e4:	effffffe 	.word	0xeffffffe

080072e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80072ec:	4904      	ldr	r1, [pc, #16]	@ (8007300 <MX_FATFS_Init+0x18>)
 80072ee:	4805      	ldr	r0, [pc, #20]	@ (8007304 <MX_FATFS_Init+0x1c>)
 80072f0:	f002 fea6 	bl	800a040 <FATFS_LinkDriver>
 80072f4:	4603      	mov	r3, r0
 80072f6:	461a      	mov	r2, r3
 80072f8:	4b03      	ldr	r3, [pc, #12]	@ (8007308 <MX_FATFS_Init+0x20>)
 80072fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80072fc:	bf00      	nop
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	24000468 	.word	0x24000468
 8007304:	24000020 	.word	0x24000020
 8007308:	24000464 	.word	0x24000464

0800730c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800730c:	b480      	push	{r7}
 800730e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007310:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007312:	4618      	mov	r0, r3
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	4603      	mov	r3, r0
 8007324:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8007326:	79fb      	ldrb	r3, [r7, #7]
 8007328:	4618      	mov	r0, r3
 800732a:	f000 f9d7 	bl	80076dc <USER_SPI_initialize>
 800732e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007330:	4618      	mov	r0, r3
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	4603      	mov	r3, r0
 8007340:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8007342:	79fb      	ldrb	r3, [r7, #7]
 8007344:	4618      	mov	r0, r3
 8007346:	f000 fab5 	bl	80078b4 <USER_SPI_status>
 800734a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800734c:	4618      	mov	r0, r3
 800734e:	3708      	adds	r7, #8
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
 800735e:	603b      	str	r3, [r7, #0]
 8007360:	4603      	mov	r3, r0
 8007362:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8007364:	7bf8      	ldrb	r0, [r7, #15]
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	68b9      	ldr	r1, [r7, #8]
 800736c:	f000 fab8 	bl	80078e0 <USER_SPI_read>
 8007370:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b084      	sub	sp, #16
 800737e:	af00      	add	r7, sp, #0
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
 8007386:	4603      	mov	r3, r0
 8007388:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800738a:	7bf8      	ldrb	r0, [r7, #15]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	68b9      	ldr	r1, [r7, #8]
 8007392:	f000 fb0b 	bl	80079ac <USER_SPI_write>
 8007396:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	4603      	mov	r3, r0
 80073a8:	603a      	str	r2, [r7, #0]
 80073aa:	71fb      	strb	r3, [r7, #7]
 80073ac:	460b      	mov	r3, r1
 80073ae:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 80073b0:	79b9      	ldrb	r1, [r7, #6]
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	683a      	ldr	r2, [r7, #0]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f000 fb74 	bl	8007aa4 <USER_SPI_ioctl>
 80073bc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
	...

080073c8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80073d0:	f7fa f9be 	bl	8001750 <HAL_GetTick>
 80073d4:	4603      	mov	r3, r0
 80073d6:	4a04      	ldr	r2, [pc, #16]	@ (80073e8 <SPI_Timer_On+0x20>)
 80073d8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80073da:	4a04      	ldr	r2, [pc, #16]	@ (80073ec <SPI_Timer_On+0x24>)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6013      	str	r3, [r2, #0]
}
 80073e0:	bf00      	nop
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	24000470 	.word	0x24000470
 80073ec:	24000474 	.word	0x24000474

080073f0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80073f4:	f7fa f9ac 	bl	8001750 <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	4b06      	ldr	r3, [pc, #24]	@ (8007414 <SPI_Timer_Status+0x24>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	1ad2      	subs	r2, r2, r3
 8007400:	4b05      	ldr	r3, [pc, #20]	@ (8007418 <SPI_Timer_Status+0x28>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	429a      	cmp	r2, r3
 8007406:	bf34      	ite	cc
 8007408:	2301      	movcc	r3, #1
 800740a:	2300      	movcs	r3, #0
 800740c:	b2db      	uxtb	r3, r3
}
 800740e:	4618      	mov	r0, r3
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	24000470 	.word	0x24000470
 8007418:	24000474 	.word	0x24000474

0800741c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b086      	sub	sp, #24
 8007420:	af02      	add	r7, sp, #8
 8007422:	4603      	mov	r3, r0
 8007424:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007426:	f107 020f 	add.w	r2, r7, #15
 800742a:	1df9      	adds	r1, r7, #7
 800742c:	2332      	movs	r3, #50	@ 0x32
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	2301      	movs	r3, #1
 8007432:	4804      	ldr	r0, [pc, #16]	@ (8007444 <xchg_spi+0x28>)
 8007434:	f7fe fb52 	bl	8005adc <HAL_SPI_TransmitReceive>
    return rxDat;
 8007438:	7bfb      	ldrb	r3, [r7, #15]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	24000108 	.word	0x24000108

08007448 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007448:	b590      	push	{r4, r7, lr}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007452:	2300      	movs	r3, #0
 8007454:	60fb      	str	r3, [r7, #12]
 8007456:	e00a      	b.n	800746e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	18d4      	adds	r4, r2, r3
 800745e:	20ff      	movs	r0, #255	@ 0xff
 8007460:	f7ff ffdc 	bl	800741c <xchg_spi>
 8007464:	4603      	mov	r3, r0
 8007466:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	3301      	adds	r3, #1
 800746c:	60fb      	str	r3, [r7, #12]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	429a      	cmp	r2, r3
 8007474:	d3f0      	bcc.n	8007458 <rcvr_spi_multi+0x10>
	}
}
 8007476:	bf00      	nop
 8007478:	bf00      	nop
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	bd90      	pop	{r4, r7, pc}

08007480 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	b29a      	uxth	r2, r3
 800748e:	f04f 33ff 	mov.w	r3, #4294967295
 8007492:	6879      	ldr	r1, [r7, #4]
 8007494:	4803      	ldr	r0, [pc, #12]	@ (80074a4 <xmit_spi_multi+0x24>)
 8007496:	f7fe f933 	bl	8005700 <HAL_SPI_Transmit>
}
 800749a:	bf00      	nop
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	24000108 	.word	0x24000108

080074a8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80074b0:	f7fa f94e 	bl	8001750 <HAL_GetTick>
 80074b4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80074ba:	20ff      	movs	r0, #255	@ 0xff
 80074bc:	f7ff ffae 	bl	800741c <xchg_spi>
 80074c0:	4603      	mov	r3, r0
 80074c2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	2bff      	cmp	r3, #255	@ 0xff
 80074c8:	d007      	beq.n	80074da <wait_ready+0x32>
 80074ca:	f7fa f941 	bl	8001750 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d8ef      	bhi.n	80074ba <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80074da:	7bfb      	ldrb	r3, [r7, #15]
 80074dc:	2bff      	cmp	r3, #255	@ 0xff
 80074de:	bf0c      	ite	eq
 80074e0:	2301      	moveq	r3, #1
 80074e2:	2300      	movne	r3, #0
 80074e4:	b2db      	uxtb	r3, r3
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3718      	adds	r7, #24
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
	...

080074f0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80074f4:	2201      	movs	r2, #1
 80074f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80074fa:	4804      	ldr	r0, [pc, #16]	@ (800750c <despiselect+0x1c>)
 80074fc:	f7fa fca8 	bl	8001e50 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007500:	20ff      	movs	r0, #255	@ 0xff
 8007502:	f7ff ff8b 	bl	800741c <xchg_spi>

}
 8007506:	bf00      	nop
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	58020c00 	.word	0x58020c00

08007510 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007510:	b580      	push	{r7, lr}
 8007512:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007514:	2200      	movs	r2, #0
 8007516:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800751a:	480a      	ldr	r0, [pc, #40]	@ (8007544 <spiselect+0x34>)
 800751c:	f7fa fc98 	bl	8001e50 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007520:	20ff      	movs	r0, #255	@ 0xff
 8007522:	f7ff ff7b 	bl	800741c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007526:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800752a:	f7ff ffbd 	bl	80074a8 <wait_ready>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <spiselect+0x28>
 8007534:	2301      	movs	r3, #1
 8007536:	e002      	b.n	800753e <spiselect+0x2e>

	despiselect();
 8007538:	f7ff ffda 	bl	80074f0 <despiselect>
	return 0;	/* Timeout */
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	58020c00 	.word	0x58020c00

08007548 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007552:	20c8      	movs	r0, #200	@ 0xc8
 8007554:	f7ff ff38 	bl	80073c8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007558:	20ff      	movs	r0, #255	@ 0xff
 800755a:	f7ff ff5f 	bl	800741c <xchg_spi>
 800755e:	4603      	mov	r3, r0
 8007560:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007562:	7bfb      	ldrb	r3, [r7, #15]
 8007564:	2bff      	cmp	r3, #255	@ 0xff
 8007566:	d104      	bne.n	8007572 <rcvr_datablock+0x2a>
 8007568:	f7ff ff42 	bl	80073f0 <SPI_Timer_Status>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1f2      	bne.n	8007558 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	2bfe      	cmp	r3, #254	@ 0xfe
 8007576:	d001      	beq.n	800757c <rcvr_datablock+0x34>
 8007578:	2300      	movs	r3, #0
 800757a:	e00a      	b.n	8007592 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800757c:	6839      	ldr	r1, [r7, #0]
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7ff ff62 	bl	8007448 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007584:	20ff      	movs	r0, #255	@ 0xff
 8007586:	f7ff ff49 	bl	800741c <xchg_spi>
 800758a:	20ff      	movs	r0, #255	@ 0xff
 800758c:	f7ff ff46 	bl	800741c <xchg_spi>

	return 1;						/* Function succeeded */
 8007590:	2301      	movs	r3, #1
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b084      	sub	sp, #16
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	460b      	mov	r3, r1
 80075a4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80075a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80075aa:	f7ff ff7d 	bl	80074a8 <wait_ready>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <xmit_datablock+0x1e>
 80075b4:	2300      	movs	r3, #0
 80075b6:	e01e      	b.n	80075f6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80075b8:	78fb      	ldrb	r3, [r7, #3]
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7ff ff2e 	bl	800741c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80075c0:	78fb      	ldrb	r3, [r7, #3]
 80075c2:	2bfd      	cmp	r3, #253	@ 0xfd
 80075c4:	d016      	beq.n	80075f4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80075c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7ff ff58 	bl	8007480 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80075d0:	20ff      	movs	r0, #255	@ 0xff
 80075d2:	f7ff ff23 	bl	800741c <xchg_spi>
 80075d6:	20ff      	movs	r0, #255	@ 0xff
 80075d8:	f7ff ff20 	bl	800741c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80075dc:	20ff      	movs	r0, #255	@ 0xff
 80075de:	f7ff ff1d 	bl	800741c <xchg_spi>
 80075e2:	4603      	mov	r3, r0
 80075e4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
 80075e8:	f003 031f 	and.w	r3, r3, #31
 80075ec:	2b05      	cmp	r3, #5
 80075ee:	d001      	beq.n	80075f4 <xmit_datablock+0x5a>
 80075f0:	2300      	movs	r3, #0
 80075f2:	e000      	b.n	80075f6 <xmit_datablock+0x5c>
	}
	return 1;
 80075f4:	2301      	movs	r3, #1
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b084      	sub	sp, #16
 8007602:	af00      	add	r7, sp, #0
 8007604:	4603      	mov	r3, r0
 8007606:	6039      	str	r1, [r7, #0]
 8007608:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800760a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800760e:	2b00      	cmp	r3, #0
 8007610:	da0e      	bge.n	8007630 <send_cmd+0x32>
		cmd &= 0x7F;
 8007612:	79fb      	ldrb	r3, [r7, #7]
 8007614:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007618:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800761a:	2100      	movs	r1, #0
 800761c:	2037      	movs	r0, #55	@ 0x37
 800761e:	f7ff ffee 	bl	80075fe <send_cmd>
 8007622:	4603      	mov	r3, r0
 8007624:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007626:	7bbb      	ldrb	r3, [r7, #14]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d901      	bls.n	8007630 <send_cmd+0x32>
 800762c:	7bbb      	ldrb	r3, [r7, #14]
 800762e:	e051      	b.n	80076d4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007630:	79fb      	ldrb	r3, [r7, #7]
 8007632:	2b0c      	cmp	r3, #12
 8007634:	d008      	beq.n	8007648 <send_cmd+0x4a>
		despiselect();
 8007636:	f7ff ff5b 	bl	80074f0 <despiselect>
		if (!spiselect()) return 0xFF;
 800763a:	f7ff ff69 	bl	8007510 <spiselect>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d101      	bne.n	8007648 <send_cmd+0x4a>
 8007644:	23ff      	movs	r3, #255	@ 0xff
 8007646:	e045      	b.n	80076d4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007648:	79fb      	ldrb	r3, [r7, #7]
 800764a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800764e:	b2db      	uxtb	r3, r3
 8007650:	4618      	mov	r0, r3
 8007652:	f7ff fee3 	bl	800741c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	0e1b      	lsrs	r3, r3, #24
 800765a:	b2db      	uxtb	r3, r3
 800765c:	4618      	mov	r0, r3
 800765e:	f7ff fedd 	bl	800741c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	0c1b      	lsrs	r3, r3, #16
 8007666:	b2db      	uxtb	r3, r3
 8007668:	4618      	mov	r0, r3
 800766a:	f7ff fed7 	bl	800741c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	0a1b      	lsrs	r3, r3, #8
 8007672:	b2db      	uxtb	r3, r3
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff fed1 	bl	800741c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	b2db      	uxtb	r3, r3
 800767e:	4618      	mov	r0, r3
 8007680:	f7ff fecc 	bl	800741c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007684:	2301      	movs	r3, #1
 8007686:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <send_cmd+0x94>
 800768e:	2395      	movs	r3, #149	@ 0x95
 8007690:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007692:	79fb      	ldrb	r3, [r7, #7]
 8007694:	2b08      	cmp	r3, #8
 8007696:	d101      	bne.n	800769c <send_cmd+0x9e>
 8007698:	2387      	movs	r3, #135	@ 0x87
 800769a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800769c:	7bfb      	ldrb	r3, [r7, #15]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7ff febc 	bl	800741c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80076a4:	79fb      	ldrb	r3, [r7, #7]
 80076a6:	2b0c      	cmp	r3, #12
 80076a8:	d102      	bne.n	80076b0 <send_cmd+0xb2>
 80076aa:	20ff      	movs	r0, #255	@ 0xff
 80076ac:	f7ff feb6 	bl	800741c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80076b0:	230a      	movs	r3, #10
 80076b2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80076b4:	20ff      	movs	r0, #255	@ 0xff
 80076b6:	f7ff feb1 	bl	800741c <xchg_spi>
 80076ba:	4603      	mov	r3, r0
 80076bc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80076be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	da05      	bge.n	80076d2 <send_cmd+0xd4>
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	73fb      	strb	r3, [r7, #15]
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f0      	bne.n	80076b4 <send_cmd+0xb6>

	return res;							/* Return received response */
 80076d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80076dc:	b590      	push	{r4, r7, lr}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <USER_SPI_initialize+0x14>
 80076ec:	2301      	movs	r3, #1
 80076ee:	e0d6      	b.n	800789e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80076f0:	4b6d      	ldr	r3, [pc, #436]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	f003 0302 	and.w	r3, r3, #2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d003      	beq.n	8007706 <USER_SPI_initialize+0x2a>
 80076fe:	4b6a      	ldr	r3, [pc, #424]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	b2db      	uxtb	r3, r3
 8007704:	e0cb      	b.n	800789e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007706:	4b69      	ldr	r3, [pc, #420]	@ (80078ac <USER_SPI_initialize+0x1d0>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8007710:	4b66      	ldr	r3, [pc, #408]	@ (80078ac <USER_SPI_initialize+0x1d0>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 42c0 	orr.w	r2, r2, #1610612736	@ 0x60000000
 8007718:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800771a:	230a      	movs	r3, #10
 800771c:	73fb      	strb	r3, [r7, #15]
 800771e:	e005      	b.n	800772c <USER_SPI_initialize+0x50>
 8007720:	20ff      	movs	r0, #255	@ 0xff
 8007722:	f7ff fe7b 	bl	800741c <xchg_spi>
 8007726:	7bfb      	ldrb	r3, [r7, #15]
 8007728:	3b01      	subs	r3, #1
 800772a:	73fb      	strb	r3, [r7, #15]
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1f6      	bne.n	8007720 <USER_SPI_initialize+0x44>

	ty = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007736:	2100      	movs	r1, #0
 8007738:	2000      	movs	r0, #0
 800773a:	f7ff ff60 	bl	80075fe <send_cmd>
 800773e:	4603      	mov	r3, r0
 8007740:	2b01      	cmp	r3, #1
 8007742:	f040 808b 	bne.w	800785c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007746:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800774a:	f7ff fe3d 	bl	80073c8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800774e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007752:	2008      	movs	r0, #8
 8007754:	f7ff ff53 	bl	80075fe <send_cmd>
 8007758:	4603      	mov	r3, r0
 800775a:	2b01      	cmp	r3, #1
 800775c:	d151      	bne.n	8007802 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800775e:	2300      	movs	r3, #0
 8007760:	73fb      	strb	r3, [r7, #15]
 8007762:	e00d      	b.n	8007780 <USER_SPI_initialize+0xa4>
 8007764:	7bfc      	ldrb	r4, [r7, #15]
 8007766:	20ff      	movs	r0, #255	@ 0xff
 8007768:	f7ff fe58 	bl	800741c <xchg_spi>
 800776c:	4603      	mov	r3, r0
 800776e:	461a      	mov	r2, r3
 8007770:	f104 0310 	add.w	r3, r4, #16
 8007774:	443b      	add	r3, r7
 8007776:	f803 2c08 	strb.w	r2, [r3, #-8]
 800777a:	7bfb      	ldrb	r3, [r7, #15]
 800777c:	3301      	adds	r3, #1
 800777e:	73fb      	strb	r3, [r7, #15]
 8007780:	7bfb      	ldrb	r3, [r7, #15]
 8007782:	2b03      	cmp	r3, #3
 8007784:	d9ee      	bls.n	8007764 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007786:	7abb      	ldrb	r3, [r7, #10]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d167      	bne.n	800785c <USER_SPI_initialize+0x180>
 800778c:	7afb      	ldrb	r3, [r7, #11]
 800778e:	2baa      	cmp	r3, #170	@ 0xaa
 8007790:	d164      	bne.n	800785c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007792:	bf00      	nop
 8007794:	f7ff fe2c 	bl	80073f0 <SPI_Timer_Status>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d007      	beq.n	80077ae <USER_SPI_initialize+0xd2>
 800779e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80077a2:	20a9      	movs	r0, #169	@ 0xa9
 80077a4:	f7ff ff2b 	bl	80075fe <send_cmd>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d1f2      	bne.n	8007794 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80077ae:	f7ff fe1f 	bl	80073f0 <SPI_Timer_Status>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d051      	beq.n	800785c <USER_SPI_initialize+0x180>
 80077b8:	2100      	movs	r1, #0
 80077ba:	203a      	movs	r0, #58	@ 0x3a
 80077bc:	f7ff ff1f 	bl	80075fe <send_cmd>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d14a      	bne.n	800785c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80077c6:	2300      	movs	r3, #0
 80077c8:	73fb      	strb	r3, [r7, #15]
 80077ca:	e00d      	b.n	80077e8 <USER_SPI_initialize+0x10c>
 80077cc:	7bfc      	ldrb	r4, [r7, #15]
 80077ce:	20ff      	movs	r0, #255	@ 0xff
 80077d0:	f7ff fe24 	bl	800741c <xchg_spi>
 80077d4:	4603      	mov	r3, r0
 80077d6:	461a      	mov	r2, r3
 80077d8:	f104 0310 	add.w	r3, r4, #16
 80077dc:	443b      	add	r3, r7
 80077de:	f803 2c08 	strb.w	r2, [r3, #-8]
 80077e2:	7bfb      	ldrb	r3, [r7, #15]
 80077e4:	3301      	adds	r3, #1
 80077e6:	73fb      	strb	r3, [r7, #15]
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	2b03      	cmp	r3, #3
 80077ec:	d9ee      	bls.n	80077cc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80077ee:	7a3b      	ldrb	r3, [r7, #8]
 80077f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d001      	beq.n	80077fc <USER_SPI_initialize+0x120>
 80077f8:	230c      	movs	r3, #12
 80077fa:	e000      	b.n	80077fe <USER_SPI_initialize+0x122>
 80077fc:	2304      	movs	r3, #4
 80077fe:	737b      	strb	r3, [r7, #13]
 8007800:	e02c      	b.n	800785c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007802:	2100      	movs	r1, #0
 8007804:	20a9      	movs	r0, #169	@ 0xa9
 8007806:	f7ff fefa 	bl	80075fe <send_cmd>
 800780a:	4603      	mov	r3, r0
 800780c:	2b01      	cmp	r3, #1
 800780e:	d804      	bhi.n	800781a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007810:	2302      	movs	r3, #2
 8007812:	737b      	strb	r3, [r7, #13]
 8007814:	23a9      	movs	r3, #169	@ 0xa9
 8007816:	73bb      	strb	r3, [r7, #14]
 8007818:	e003      	b.n	8007822 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800781a:	2301      	movs	r3, #1
 800781c:	737b      	strb	r3, [r7, #13]
 800781e:	2301      	movs	r3, #1
 8007820:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007822:	bf00      	nop
 8007824:	f7ff fde4 	bl	80073f0 <SPI_Timer_Status>
 8007828:	4603      	mov	r3, r0
 800782a:	2b00      	cmp	r3, #0
 800782c:	d007      	beq.n	800783e <USER_SPI_initialize+0x162>
 800782e:	7bbb      	ldrb	r3, [r7, #14]
 8007830:	2100      	movs	r1, #0
 8007832:	4618      	mov	r0, r3
 8007834:	f7ff fee3 	bl	80075fe <send_cmd>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f2      	bne.n	8007824 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800783e:	f7ff fdd7 	bl	80073f0 <SPI_Timer_Status>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d007      	beq.n	8007858 <USER_SPI_initialize+0x17c>
 8007848:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800784c:	2010      	movs	r0, #16
 800784e:	f7ff fed6 	bl	80075fe <send_cmd>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d001      	beq.n	800785c <USER_SPI_initialize+0x180>
				ty = 0;
 8007858:	2300      	movs	r3, #0
 800785a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800785c:	4a14      	ldr	r2, [pc, #80]	@ (80078b0 <USER_SPI_initialize+0x1d4>)
 800785e:	7b7b      	ldrb	r3, [r7, #13]
 8007860:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007862:	f7ff fe45 	bl	80074f0 <despiselect>

	if (ty) {			/* OK */
 8007866:	7b7b      	ldrb	r3, [r7, #13]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d012      	beq.n	8007892 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800786c:	4b0f      	ldr	r3, [pc, #60]	@ (80078ac <USER_SPI_initialize+0x1d0>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8007876:	4b0d      	ldr	r3, [pc, #52]	@ (80078ac <USER_SPI_initialize+0x1d0>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800787e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007880:	4b09      	ldr	r3, [pc, #36]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	b2db      	uxtb	r3, r3
 8007886:	f023 0301 	bic.w	r3, r3, #1
 800788a:	b2da      	uxtb	r2, r3
 800788c:	4b06      	ldr	r3, [pc, #24]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 800788e:	701a      	strb	r2, [r3, #0]
 8007890:	e002      	b.n	8007898 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007892:	4b05      	ldr	r3, [pc, #20]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 8007894:	2201      	movs	r2, #1
 8007896:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007898:	4b03      	ldr	r3, [pc, #12]	@ (80078a8 <USER_SPI_initialize+0x1cc>)
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	b2db      	uxtb	r3, r3
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3714      	adds	r7, #20
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd90      	pop	{r4, r7, pc}
 80078a6:	bf00      	nop
 80078a8:	24000034 	.word	0x24000034
 80078ac:	24000108 	.word	0x24000108
 80078b0:	2400046c 	.word	0x2400046c

080078b4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	4603      	mov	r3, r0
 80078bc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80078be:	79fb      	ldrb	r3, [r7, #7]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <USER_SPI_status+0x14>
 80078c4:	2301      	movs	r3, #1
 80078c6:	e002      	b.n	80078ce <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80078c8:	4b04      	ldr	r3, [pc, #16]	@ (80078dc <USER_SPI_status+0x28>)
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	b2db      	uxtb	r3, r3
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	24000034 	.word	0x24000034

080078e0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60b9      	str	r1, [r7, #8]
 80078e8:	607a      	str	r2, [r7, #4]
 80078ea:	603b      	str	r3, [r7, #0]
 80078ec:	4603      	mov	r3, r0
 80078ee:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80078f0:	7bfb      	ldrb	r3, [r7, #15]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d102      	bne.n	80078fc <USER_SPI_read+0x1c>
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d101      	bne.n	8007900 <USER_SPI_read+0x20>
 80078fc:	2304      	movs	r3, #4
 80078fe:	e04d      	b.n	800799c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007900:	4b28      	ldr	r3, [pc, #160]	@ (80079a4 <USER_SPI_read+0xc4>)
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	b2db      	uxtb	r3, r3
 8007906:	f003 0301 	and.w	r3, r3, #1
 800790a:	2b00      	cmp	r3, #0
 800790c:	d001      	beq.n	8007912 <USER_SPI_read+0x32>
 800790e:	2303      	movs	r3, #3
 8007910:	e044      	b.n	800799c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007912:	4b25      	ldr	r3, [pc, #148]	@ (80079a8 <USER_SPI_read+0xc8>)
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	f003 0308 	and.w	r3, r3, #8
 800791a:	2b00      	cmp	r3, #0
 800791c:	d102      	bne.n	8007924 <USER_SPI_read+0x44>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	025b      	lsls	r3, r3, #9
 8007922:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d111      	bne.n	800794e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	2011      	movs	r0, #17
 800792e:	f7ff fe66 	bl	80075fe <send_cmd>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d129      	bne.n	800798c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007938:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800793c:	68b8      	ldr	r0, [r7, #8]
 800793e:	f7ff fe03 	bl	8007548 <rcvr_datablock>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d021      	beq.n	800798c <USER_SPI_read+0xac>
			count = 0;
 8007948:	2300      	movs	r3, #0
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	e01e      	b.n	800798c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800794e:	6879      	ldr	r1, [r7, #4]
 8007950:	2012      	movs	r0, #18
 8007952:	f7ff fe54 	bl	80075fe <send_cmd>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d117      	bne.n	800798c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800795c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007960:	68b8      	ldr	r0, [r7, #8]
 8007962:	f7ff fdf1 	bl	8007548 <rcvr_datablock>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00a      	beq.n	8007982 <USER_SPI_read+0xa2>
				buff += 512;
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007972:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	3b01      	subs	r3, #1
 8007978:	603b      	str	r3, [r7, #0]
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1ed      	bne.n	800795c <USER_SPI_read+0x7c>
 8007980:	e000      	b.n	8007984 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007982:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007984:	2100      	movs	r1, #0
 8007986:	200c      	movs	r0, #12
 8007988:	f7ff fe39 	bl	80075fe <send_cmd>
		}
	}
	despiselect();
 800798c:	f7ff fdb0 	bl	80074f0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	bf14      	ite	ne
 8007996:	2301      	movne	r3, #1
 8007998:	2300      	moveq	r3, #0
 800799a:	b2db      	uxtb	r3, r3
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	24000034 	.word	0x24000034
 80079a8:	2400046c 	.word	0x2400046c

080079ac <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60b9      	str	r1, [r7, #8]
 80079b4:	607a      	str	r2, [r7, #4]
 80079b6:	603b      	str	r3, [r7, #0]
 80079b8:	4603      	mov	r3, r0
 80079ba:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80079bc:	7bfb      	ldrb	r3, [r7, #15]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d102      	bne.n	80079c8 <USER_SPI_write+0x1c>
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <USER_SPI_write+0x20>
 80079c8:	2304      	movs	r3, #4
 80079ca:	e063      	b.n	8007a94 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80079cc:	4b33      	ldr	r3, [pc, #204]	@ (8007a9c <USER_SPI_write+0xf0>)
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d001      	beq.n	80079de <USER_SPI_write+0x32>
 80079da:	2303      	movs	r3, #3
 80079dc:	e05a      	b.n	8007a94 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80079de:	4b2f      	ldr	r3, [pc, #188]	@ (8007a9c <USER_SPI_write+0xf0>)
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	f003 0304 	and.w	r3, r3, #4
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <USER_SPI_write+0x44>
 80079ec:	2302      	movs	r3, #2
 80079ee:	e051      	b.n	8007a94 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80079f0:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa0 <USER_SPI_write+0xf4>)
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	f003 0308 	and.w	r3, r3, #8
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d102      	bne.n	8007a02 <USER_SPI_write+0x56>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	025b      	lsls	r3, r3, #9
 8007a00:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d110      	bne.n	8007a2a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007a08:	6879      	ldr	r1, [r7, #4]
 8007a0a:	2018      	movs	r0, #24
 8007a0c:	f7ff fdf7 	bl	80075fe <send_cmd>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d136      	bne.n	8007a84 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007a16:	21fe      	movs	r1, #254	@ 0xfe
 8007a18:	68b8      	ldr	r0, [r7, #8]
 8007a1a:	f7ff fdbe 	bl	800759a <xmit_datablock>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d02f      	beq.n	8007a84 <USER_SPI_write+0xd8>
			count = 0;
 8007a24:	2300      	movs	r3, #0
 8007a26:	603b      	str	r3, [r7, #0]
 8007a28:	e02c      	b.n	8007a84 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007aa0 <USER_SPI_write+0xf4>)
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	f003 0306 	and.w	r3, r3, #6
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <USER_SPI_write+0x92>
 8007a36:	6839      	ldr	r1, [r7, #0]
 8007a38:	2097      	movs	r0, #151	@ 0x97
 8007a3a:	f7ff fde0 	bl	80075fe <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007a3e:	6879      	ldr	r1, [r7, #4]
 8007a40:	2019      	movs	r0, #25
 8007a42:	f7ff fddc 	bl	80075fe <send_cmd>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d11b      	bne.n	8007a84 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007a4c:	21fc      	movs	r1, #252	@ 0xfc
 8007a4e:	68b8      	ldr	r0, [r7, #8]
 8007a50:	f7ff fda3 	bl	800759a <xmit_datablock>
 8007a54:	4603      	mov	r3, r0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00a      	beq.n	8007a70 <USER_SPI_write+0xc4>
				buff += 512;
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007a60:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1ee      	bne.n	8007a4c <USER_SPI_write+0xa0>
 8007a6e:	e000      	b.n	8007a72 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007a70:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007a72:	21fd      	movs	r1, #253	@ 0xfd
 8007a74:	2000      	movs	r0, #0
 8007a76:	f7ff fd90 	bl	800759a <xmit_datablock>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d101      	bne.n	8007a84 <USER_SPI_write+0xd8>
 8007a80:	2301      	movs	r3, #1
 8007a82:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007a84:	f7ff fd34 	bl	80074f0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	bf14      	ite	ne
 8007a8e:	2301      	movne	r3, #1
 8007a90:	2300      	moveq	r3, #0
 8007a92:	b2db      	uxtb	r3, r3
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	24000034 	.word	0x24000034
 8007aa0:	2400046c 	.word	0x2400046c

08007aa4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b08c      	sub	sp, #48	@ 0x30
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	4603      	mov	r3, r0
 8007aac:	603a      	str	r2, [r7, #0]
 8007aae:	71fb      	strb	r3, [r7, #7]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007ab4:	79fb      	ldrb	r3, [r7, #7]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d001      	beq.n	8007abe <USER_SPI_ioctl+0x1a>
 8007aba:	2304      	movs	r3, #4
 8007abc:	e15a      	b.n	8007d74 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007abe:	4baf      	ldr	r3, [pc, #700]	@ (8007d7c <USER_SPI_ioctl+0x2d8>)
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <USER_SPI_ioctl+0x2c>
 8007acc:	2303      	movs	r3, #3
 8007ace:	e151      	b.n	8007d74 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007ad6:	79bb      	ldrb	r3, [r7, #6]
 8007ad8:	2b04      	cmp	r3, #4
 8007ada:	f200 8136 	bhi.w	8007d4a <USER_SPI_ioctl+0x2a6>
 8007ade:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae4 <USER_SPI_ioctl+0x40>)
 8007ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae4:	08007af9 	.word	0x08007af9
 8007ae8:	08007b0d 	.word	0x08007b0d
 8007aec:	08007d4b 	.word	0x08007d4b
 8007af0:	08007bb9 	.word	0x08007bb9
 8007af4:	08007caf 	.word	0x08007caf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007af8:	f7ff fd0a 	bl	8007510 <spiselect>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	f000 8127 	beq.w	8007d52 <USER_SPI_ioctl+0x2ae>
 8007b04:	2300      	movs	r3, #0
 8007b06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007b0a:	e122      	b.n	8007d52 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	2009      	movs	r0, #9
 8007b10:	f7ff fd75 	bl	80075fe <send_cmd>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f040 811d 	bne.w	8007d56 <USER_SPI_ioctl+0x2b2>
 8007b1c:	f107 030c 	add.w	r3, r7, #12
 8007b20:	2110      	movs	r1, #16
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7ff fd10 	bl	8007548 <rcvr_datablock>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 8113 	beq.w	8007d56 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007b30:	7b3b      	ldrb	r3, [r7, #12]
 8007b32:	099b      	lsrs	r3, r3, #6
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d111      	bne.n	8007b5e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007b3a:	7d7b      	ldrb	r3, [r7, #21]
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	7d3b      	ldrb	r3, [r7, #20]
 8007b40:	021b      	lsls	r3, r3, #8
 8007b42:	4413      	add	r3, r2
 8007b44:	461a      	mov	r2, r3
 8007b46:	7cfb      	ldrb	r3, [r7, #19]
 8007b48:	041b      	lsls	r3, r3, #16
 8007b4a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007b4e:	4413      	add	r3, r2
 8007b50:	3301      	adds	r3, #1
 8007b52:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	029a      	lsls	r2, r3, #10
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	e028      	b.n	8007bb0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007b5e:	7c7b      	ldrb	r3, [r7, #17]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	7dbb      	ldrb	r3, [r7, #22]
 8007b68:	09db      	lsrs	r3, r3, #7
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	4413      	add	r3, r2
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	7d7b      	ldrb	r3, [r7, #21]
 8007b72:	005b      	lsls	r3, r3, #1
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	f003 0306 	and.w	r3, r3, #6
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	4413      	add	r3, r2
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	3302      	adds	r3, #2
 8007b82:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007b86:	7d3b      	ldrb	r3, [r7, #20]
 8007b88:	099b      	lsrs	r3, r3, #6
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	7cfb      	ldrb	r3, [r7, #19]
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	441a      	add	r2, r3
 8007b94:	7cbb      	ldrb	r3, [r7, #18]
 8007b96:	029b      	lsls	r3, r3, #10
 8007b98:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b9c:	4413      	add	r3, r2
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007ba2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ba6:	3b09      	subs	r3, #9
 8007ba8:	69fa      	ldr	r2, [r7, #28]
 8007baa:	409a      	lsls	r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007bb6:	e0ce      	b.n	8007d56 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007bb8:	4b71      	ldr	r3, [pc, #452]	@ (8007d80 <USER_SPI_ioctl+0x2dc>)
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d031      	beq.n	8007c28 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007bc4:	2100      	movs	r1, #0
 8007bc6:	208d      	movs	r0, #141	@ 0x8d
 8007bc8:	f7ff fd19 	bl	80075fe <send_cmd>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f040 80c3 	bne.w	8007d5a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007bd4:	20ff      	movs	r0, #255	@ 0xff
 8007bd6:	f7ff fc21 	bl	800741c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007bda:	f107 030c 	add.w	r3, r7, #12
 8007bde:	2110      	movs	r1, #16
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff fcb1 	bl	8007548 <rcvr_datablock>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 80b6 	beq.w	8007d5a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007bee:	2330      	movs	r3, #48	@ 0x30
 8007bf0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007bf4:	e007      	b.n	8007c06 <USER_SPI_ioctl+0x162>
 8007bf6:	20ff      	movs	r0, #255	@ 0xff
 8007bf8:	f7ff fc10 	bl	800741c <xchg_spi>
 8007bfc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c00:	3b01      	subs	r3, #1
 8007c02:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007c06:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1f3      	bne.n	8007bf6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007c0e:	7dbb      	ldrb	r3, [r7, #22]
 8007c10:	091b      	lsrs	r3, r3, #4
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	461a      	mov	r2, r3
 8007c16:	2310      	movs	r3, #16
 8007c18:	fa03 f202 	lsl.w	r2, r3, r2
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007c20:	2300      	movs	r3, #0
 8007c22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007c26:	e098      	b.n	8007d5a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007c28:	2100      	movs	r1, #0
 8007c2a:	2009      	movs	r0, #9
 8007c2c:	f7ff fce7 	bl	80075fe <send_cmd>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f040 8091 	bne.w	8007d5a <USER_SPI_ioctl+0x2b6>
 8007c38:	f107 030c 	add.w	r3, r7, #12
 8007c3c:	2110      	movs	r1, #16
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7ff fc82 	bl	8007548 <rcvr_datablock>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f000 8087 	beq.w	8007d5a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8007d80 <USER_SPI_ioctl+0x2dc>)
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	f003 0302 	and.w	r3, r3, #2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d012      	beq.n	8007c7e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007c58:	7dbb      	ldrb	r3, [r7, #22]
 8007c5a:	005b      	lsls	r3, r3, #1
 8007c5c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007c60:	7dfa      	ldrb	r2, [r7, #23]
 8007c62:	09d2      	lsrs	r2, r2, #7
 8007c64:	b2d2      	uxtb	r2, r2
 8007c66:	4413      	add	r3, r2
 8007c68:	1c5a      	adds	r2, r3, #1
 8007c6a:	7e7b      	ldrb	r3, [r7, #25]
 8007c6c:	099b      	lsrs	r3, r3, #6
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	3b01      	subs	r3, #1
 8007c72:	fa02 f303 	lsl.w	r3, r2, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	e013      	b.n	8007ca6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007c7e:	7dbb      	ldrb	r3, [r7, #22]
 8007c80:	109b      	asrs	r3, r3, #2
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	f003 031f 	and.w	r3, r3, #31
 8007c88:	3301      	adds	r3, #1
 8007c8a:	7dfa      	ldrb	r2, [r7, #23]
 8007c8c:	00d2      	lsls	r2, r2, #3
 8007c8e:	f002 0218 	and.w	r2, r2, #24
 8007c92:	7df9      	ldrb	r1, [r7, #23]
 8007c94:	0949      	lsrs	r1, r1, #5
 8007c96:	b2c9      	uxtb	r1, r1
 8007c98:	440a      	add	r2, r1
 8007c9a:	3201      	adds	r2, #1
 8007c9c:	fb02 f303 	mul.w	r3, r2, r3
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007cac:	e055      	b.n	8007d5a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007cae:	4b34      	ldr	r3, [pc, #208]	@ (8007d80 <USER_SPI_ioctl+0x2dc>)
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	f003 0306 	and.w	r3, r3, #6
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d051      	beq.n	8007d5e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007cba:	f107 020c 	add.w	r2, r7, #12
 8007cbe:	79fb      	ldrb	r3, [r7, #7]
 8007cc0:	210b      	movs	r1, #11
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7ff feee 	bl	8007aa4 <USER_SPI_ioctl>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d149      	bne.n	8007d62 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007cce:	7b3b      	ldrb	r3, [r7, #12]
 8007cd0:	099b      	lsrs	r3, r3, #6
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d104      	bne.n	8007ce2 <USER_SPI_ioctl+0x23e>
 8007cd8:	7dbb      	ldrb	r3, [r7, #22]
 8007cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d041      	beq.n	8007d66 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	623b      	str	r3, [r7, #32]
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007cf2:	4b23      	ldr	r3, [pc, #140]	@ (8007d80 <USER_SPI_ioctl+0x2dc>)
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	f003 0308 	and.w	r3, r3, #8
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d105      	bne.n	8007d0a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d00:	025b      	lsls	r3, r3, #9
 8007d02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d06:	025b      	lsls	r3, r3, #9
 8007d08:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007d0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d0c:	2020      	movs	r0, #32
 8007d0e:	f7ff fc76 	bl	80075fe <send_cmd>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d128      	bne.n	8007d6a <USER_SPI_ioctl+0x2c6>
 8007d18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d1a:	2021      	movs	r0, #33	@ 0x21
 8007d1c:	f7ff fc6f 	bl	80075fe <send_cmd>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d121      	bne.n	8007d6a <USER_SPI_ioctl+0x2c6>
 8007d26:	2100      	movs	r1, #0
 8007d28:	2026      	movs	r0, #38	@ 0x26
 8007d2a:	f7ff fc68 	bl	80075fe <send_cmd>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d11a      	bne.n	8007d6a <USER_SPI_ioctl+0x2c6>
 8007d34:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007d38:	f7ff fbb6 	bl	80074a8 <wait_ready>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d013      	beq.n	8007d6a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007d42:	2300      	movs	r3, #0
 8007d44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007d48:	e00f      	b.n	8007d6a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007d4a:	2304      	movs	r3, #4
 8007d4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007d50:	e00c      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		break;
 8007d52:	bf00      	nop
 8007d54:	e00a      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		break;
 8007d56:	bf00      	nop
 8007d58:	e008      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		break;
 8007d5a:	bf00      	nop
 8007d5c:	e006      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007d5e:	bf00      	nop
 8007d60:	e004      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007d62:	bf00      	nop
 8007d64:	e002      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007d66:	bf00      	nop
 8007d68:	e000      	b.n	8007d6c <USER_SPI_ioctl+0x2c8>
		break;
 8007d6a:	bf00      	nop
	}

	despiselect();
 8007d6c:	f7ff fbc0 	bl	80074f0 <despiselect>

	return res;
 8007d70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3730      	adds	r7, #48	@ 0x30
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	24000034 	.word	0x24000034
 8007d80:	2400046c 	.word	0x2400046c

08007d84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	4a08      	ldr	r2, [pc, #32]	@ (8007db4 <disk_status+0x30>)
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	4413      	add	r3, r2
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	79fa      	ldrb	r2, [r7, #7]
 8007d9c:	4905      	ldr	r1, [pc, #20]	@ (8007db4 <disk_status+0x30>)
 8007d9e:	440a      	add	r2, r1
 8007da0:	7a12      	ldrb	r2, [r2, #8]
 8007da2:	4610      	mov	r0, r2
 8007da4:	4798      	blx	r3
 8007da6:	4603      	mov	r3, r0
 8007da8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	240004a0 	.word	0x240004a0

08007db8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007dc6:	79fb      	ldrb	r3, [r7, #7]
 8007dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8007e04 <disk_initialize+0x4c>)
 8007dca:	5cd3      	ldrb	r3, [r2, r3]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d114      	bne.n	8007dfa <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8007e04 <disk_initialize+0x4c>)
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	79fa      	ldrb	r2, [r7, #7]
 8007dde:	4909      	ldr	r1, [pc, #36]	@ (8007e04 <disk_initialize+0x4c>)
 8007de0:	440a      	add	r2, r1
 8007de2:	7a12      	ldrb	r2, [r2, #8]
 8007de4:	4610      	mov	r0, r2
 8007de6:	4798      	blx	r3
 8007de8:	4603      	mov	r3, r0
 8007dea:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8007dec:	7bfb      	ldrb	r3, [r7, #15]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d103      	bne.n	8007dfa <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	4a03      	ldr	r2, [pc, #12]	@ (8007e04 <disk_initialize+0x4c>)
 8007df6:	2101      	movs	r1, #1
 8007df8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8007dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	240004a0 	.word	0x240004a0

08007e08 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007e08:	b590      	push	{r4, r7, lr}
 8007e0a:	b087      	sub	sp, #28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60b9      	str	r1, [r7, #8]
 8007e10:	607a      	str	r2, [r7, #4]
 8007e12:	603b      	str	r3, [r7, #0]
 8007e14:	4603      	mov	r3, r0
 8007e16:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007e18:	7bfb      	ldrb	r3, [r7, #15]
 8007e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e44 <disk_read+0x3c>)
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4413      	add	r3, r2
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	689c      	ldr	r4, [r3, #8]
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
 8007e26:	4a07      	ldr	r2, [pc, #28]	@ (8007e44 <disk_read+0x3c>)
 8007e28:	4413      	add	r3, r2
 8007e2a:	7a18      	ldrb	r0, [r3, #8]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	68b9      	ldr	r1, [r7, #8]
 8007e32:	47a0      	blx	r4
 8007e34:	4603      	mov	r3, r0
 8007e36:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	371c      	adds	r7, #28
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd90      	pop	{r4, r7, pc}
 8007e42:	bf00      	nop
 8007e44:	240004a0 	.word	0x240004a0

08007e48 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e48:	b590      	push	{r4, r7, lr}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60b9      	str	r1, [r7, #8]
 8007e50:	607a      	str	r2, [r7, #4]
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	4603      	mov	r3, r0
 8007e56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
 8007e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e84 <disk_write+0x3c>)
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	4413      	add	r3, r2
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	68dc      	ldr	r4, [r3, #12]
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
 8007e66:	4a07      	ldr	r2, [pc, #28]	@ (8007e84 <disk_write+0x3c>)
 8007e68:	4413      	add	r3, r2
 8007e6a:	7a18      	ldrb	r0, [r3, #8]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	68b9      	ldr	r1, [r7, #8]
 8007e72:	47a0      	blx	r4
 8007e74:	4603      	mov	r3, r0
 8007e76:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	371c      	adds	r7, #28
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd90      	pop	{r4, r7, pc}
 8007e82:	bf00      	nop
 8007e84:	240004a0 	.word	0x240004a0

08007e88 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	4603      	mov	r3, r0
 8007e90:	603a      	str	r2, [r7, #0]
 8007e92:	71fb      	strb	r3, [r7, #7]
 8007e94:	460b      	mov	r3, r1
 8007e96:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e98:	79fb      	ldrb	r3, [r7, #7]
 8007e9a:	4a09      	ldr	r2, [pc, #36]	@ (8007ec0 <disk_ioctl+0x38>)
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4413      	add	r3, r2
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	79fa      	ldrb	r2, [r7, #7]
 8007ea6:	4906      	ldr	r1, [pc, #24]	@ (8007ec0 <disk_ioctl+0x38>)
 8007ea8:	440a      	add	r2, r1
 8007eaa:	7a10      	ldrb	r0, [r2, #8]
 8007eac:	79b9      	ldrb	r1, [r7, #6]
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	4798      	blx	r3
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	73fb      	strb	r3, [r7, #15]
  return res;
 8007eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3710      	adds	r7, #16
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	240004a0 	.word	0x240004a0

08007ec4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007ed4:	89fb      	ldrh	r3, [r7, #14]
 8007ed6:	021b      	lsls	r3, r3, #8
 8007ed8:	b21a      	sxth	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	b21b      	sxth	r3, r3
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	b21b      	sxth	r3, r3
 8007ee4:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007ee6:	89fb      	ldrh	r3, [r7, #14]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	3303      	adds	r3, #3
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	021b      	lsls	r3, r3, #8
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	3202      	adds	r2, #2
 8007f0c:	7812      	ldrb	r2, [r2, #0]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	021b      	lsls	r3, r3, #8
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	3201      	adds	r2, #1
 8007f1a:	7812      	ldrb	r2, [r2, #0]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	021b      	lsls	r3, r3, #8
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	7812      	ldrb	r2, [r2, #0]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
	return rv;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
 8007f42:	460b      	mov	r3, r1
 8007f44:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	1c5a      	adds	r2, r3, #1
 8007f4a:	607a      	str	r2, [r7, #4]
 8007f4c:	887a      	ldrh	r2, [r7, #2]
 8007f4e:	b2d2      	uxtb	r2, r2
 8007f50:	701a      	strb	r2, [r3, #0]
 8007f52:	887b      	ldrh	r3, [r7, #2]
 8007f54:	0a1b      	lsrs	r3, r3, #8
 8007f56:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	1c5a      	adds	r2, r3, #1
 8007f5c:	607a      	str	r2, [r7, #4]
 8007f5e:	887a      	ldrh	r2, [r7, #2]
 8007f60:	b2d2      	uxtb	r2, r2
 8007f62:	701a      	strb	r2, [r3, #0]
}
 8007f64:	bf00      	nop
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	1c5a      	adds	r2, r3, #1
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	b2d2      	uxtb	r2, r2
 8007f84:	701a      	strb	r2, [r3, #0]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	0a1b      	lsrs	r3, r3, #8
 8007f8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	607a      	str	r2, [r7, #4]
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	b2d2      	uxtb	r2, r2
 8007f96:	701a      	strb	r2, [r3, #0]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	607a      	str	r2, [r7, #4]
 8007fa4:	683a      	ldr	r2, [r7, #0]
 8007fa6:	b2d2      	uxtb	r2, r2
 8007fa8:	701a      	strb	r2, [r3, #0]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	0a1b      	lsrs	r3, r3, #8
 8007fae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	607a      	str	r2, [r7, #4]
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	b2d2      	uxtb	r2, r2
 8007fba:	701a      	strb	r2, [r3, #0]
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007fc8:	b480      	push	{r7}
 8007fca:	b087      	sub	sp, #28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00d      	beq.n	8007ffe <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	1c53      	adds	r3, r2, #1
 8007fe6:	613b      	str	r3, [r7, #16]
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	1c59      	adds	r1, r3, #1
 8007fec:	6179      	str	r1, [r7, #20]
 8007fee:	7812      	ldrb	r2, [r2, #0]
 8007ff0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	607b      	str	r3, [r7, #4]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1f1      	bne.n	8007fe2 <mem_cpy+0x1a>
	}
}
 8007ffe:	bf00      	nop
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr

0800800a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800800a:	b480      	push	{r7}
 800800c:	b087      	sub	sp, #28
 800800e:	af00      	add	r7, sp, #0
 8008010:	60f8      	str	r0, [r7, #12]
 8008012:	60b9      	str	r1, [r7, #8]
 8008014:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	1c5a      	adds	r2, r3, #1
 800801e:	617a      	str	r2, [r7, #20]
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	b2d2      	uxtb	r2, r2
 8008024:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	3b01      	subs	r3, #1
 800802a:	607b      	str	r3, [r7, #4]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1f3      	bne.n	800801a <mem_set+0x10>
}
 8008032:	bf00      	nop
 8008034:	bf00      	nop
 8008036:	371c      	adds	r7, #28
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008040:	b480      	push	{r7}
 8008042:	b089      	sub	sp, #36	@ 0x24
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	61fb      	str	r3, [r7, #28]
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	1c5a      	adds	r2, r3, #1
 800805c:	61fa      	str	r2, [r7, #28]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	4619      	mov	r1, r3
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	1c5a      	adds	r2, r3, #1
 8008066:	61ba      	str	r2, [r7, #24]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	1acb      	subs	r3, r1, r3
 800806c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	3b01      	subs	r3, #1
 8008072:	607b      	str	r3, [r7, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d002      	beq.n	8008080 <mem_cmp+0x40>
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d0eb      	beq.n	8008058 <mem_cmp+0x18>

	return r;
 8008080:	697b      	ldr	r3, [r7, #20]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3724      	adds	r7, #36	@ 0x24
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr

0800808e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800808e:	b480      	push	{r7}
 8008090:	b083      	sub	sp, #12
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
 8008096:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008098:	e002      	b.n	80080a0 <chk_chr+0x12>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	3301      	adds	r3, #1
 800809e:	607b      	str	r3, [r7, #4]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d005      	beq.n	80080b4 <chk_chr+0x26>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	461a      	mov	r2, r3
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d1f2      	bne.n	800809a <chk_chr+0xc>
	return *str;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	781b      	ldrb	r3, [r3, #0]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b085      	sub	sp, #20
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80080ce:	2300      	movs	r3, #0
 80080d0:	60bb      	str	r3, [r7, #8]
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	60fb      	str	r3, [r7, #12]
 80080d6:	e029      	b.n	800812c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80080d8:	4a27      	ldr	r2, [pc, #156]	@ (8008178 <chk_lock+0xb4>)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	4413      	add	r3, r2
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d01d      	beq.n	8008122 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080e6:	4a24      	ldr	r2, [pc, #144]	@ (8008178 <chk_lock+0xb4>)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	011b      	lsls	r3, r3, #4
 80080ec:	4413      	add	r3, r2
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d116      	bne.n	8008126 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80080f8:	4a1f      	ldr	r2, [pc, #124]	@ (8008178 <chk_lock+0xb4>)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	011b      	lsls	r3, r3, #4
 80080fe:	4413      	add	r3, r2
 8008100:	3304      	adds	r3, #4
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008108:	429a      	cmp	r2, r3
 800810a:	d10c      	bne.n	8008126 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800810c:	4a1a      	ldr	r2, [pc, #104]	@ (8008178 <chk_lock+0xb4>)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	011b      	lsls	r3, r3, #4
 8008112:	4413      	add	r3, r2
 8008114:	3308      	adds	r3, #8
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800811c:	429a      	cmp	r2, r3
 800811e:	d102      	bne.n	8008126 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008120:	e007      	b.n	8008132 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008122:	2301      	movs	r3, #1
 8008124:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	3301      	adds	r3, #1
 800812a:	60fb      	str	r3, [r7, #12]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2b01      	cmp	r3, #1
 8008130:	d9d2      	bls.n	80080d8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b02      	cmp	r3, #2
 8008136:	d109      	bne.n	800814c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d102      	bne.n	8008144 <chk_lock+0x80>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	2b02      	cmp	r3, #2
 8008142:	d101      	bne.n	8008148 <chk_lock+0x84>
 8008144:	2300      	movs	r3, #0
 8008146:	e010      	b.n	800816a <chk_lock+0xa6>
 8008148:	2312      	movs	r3, #18
 800814a:	e00e      	b.n	800816a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d108      	bne.n	8008164 <chk_lock+0xa0>
 8008152:	4a09      	ldr	r2, [pc, #36]	@ (8008178 <chk_lock+0xb4>)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	011b      	lsls	r3, r3, #4
 8008158:	4413      	add	r3, r2
 800815a:	330c      	adds	r3, #12
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008162:	d101      	bne.n	8008168 <chk_lock+0xa4>
 8008164:	2310      	movs	r3, #16
 8008166:	e000      	b.n	800816a <chk_lock+0xa6>
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	24000480 	.word	0x24000480

0800817c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008182:	2300      	movs	r3, #0
 8008184:	607b      	str	r3, [r7, #4]
 8008186:	e002      	b.n	800818e <enq_lock+0x12>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3301      	adds	r3, #1
 800818c:	607b      	str	r3, [r7, #4]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d806      	bhi.n	80081a2 <enq_lock+0x26>
 8008194:	4a09      	ldr	r2, [pc, #36]	@ (80081bc <enq_lock+0x40>)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	011b      	lsls	r3, r3, #4
 800819a:	4413      	add	r3, r2
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1f2      	bne.n	8008188 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	bf14      	ite	ne
 80081a8:	2301      	movne	r3, #1
 80081aa:	2300      	moveq	r3, #0
 80081ac:	b2db      	uxtb	r3, r3
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	370c      	adds	r7, #12
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	24000480 	.word	0x24000480

080081c0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b085      	sub	sp, #20
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
 80081ce:	e01f      	b.n	8008210 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80081d0:	4a41      	ldr	r2, [pc, #260]	@ (80082d8 <inc_lock+0x118>)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	011b      	lsls	r3, r3, #4
 80081d6:	4413      	add	r3, r2
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d113      	bne.n	800820a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80081e2:	4a3d      	ldr	r2, [pc, #244]	@ (80082d8 <inc_lock+0x118>)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	4413      	add	r3, r2
 80081ea:	3304      	adds	r3, #4
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d109      	bne.n	800820a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80081f6:	4a38      	ldr	r2, [pc, #224]	@ (80082d8 <inc_lock+0x118>)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	011b      	lsls	r3, r3, #4
 80081fc:	4413      	add	r3, r2
 80081fe:	3308      	adds	r3, #8
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008206:	429a      	cmp	r2, r3
 8008208:	d006      	beq.n	8008218 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	3301      	adds	r3, #1
 800820e:	60fb      	str	r3, [r7, #12]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2b01      	cmp	r3, #1
 8008214:	d9dc      	bls.n	80081d0 <inc_lock+0x10>
 8008216:	e000      	b.n	800821a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008218:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2b02      	cmp	r3, #2
 800821e:	d132      	bne.n	8008286 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008220:	2300      	movs	r3, #0
 8008222:	60fb      	str	r3, [r7, #12]
 8008224:	e002      	b.n	800822c <inc_lock+0x6c>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	3301      	adds	r3, #1
 800822a:	60fb      	str	r3, [r7, #12]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2b01      	cmp	r3, #1
 8008230:	d806      	bhi.n	8008240 <inc_lock+0x80>
 8008232:	4a29      	ldr	r2, [pc, #164]	@ (80082d8 <inc_lock+0x118>)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	011b      	lsls	r3, r3, #4
 8008238:	4413      	add	r3, r2
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1f2      	bne.n	8008226 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2b02      	cmp	r3, #2
 8008244:	d101      	bne.n	800824a <inc_lock+0x8a>
 8008246:	2300      	movs	r3, #0
 8008248:	e040      	b.n	80082cc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	4922      	ldr	r1, [pc, #136]	@ (80082d8 <inc_lock+0x118>)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	440b      	add	r3, r1
 8008256:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	491e      	ldr	r1, [pc, #120]	@ (80082d8 <inc_lock+0x118>)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	440b      	add	r3, r1
 8008264:	3304      	adds	r3, #4
 8008266:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	695a      	ldr	r2, [r3, #20]
 800826c:	491a      	ldr	r1, [pc, #104]	@ (80082d8 <inc_lock+0x118>)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	011b      	lsls	r3, r3, #4
 8008272:	440b      	add	r3, r1
 8008274:	3308      	adds	r3, #8
 8008276:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008278:	4a17      	ldr	r2, [pc, #92]	@ (80082d8 <inc_lock+0x118>)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	4413      	add	r3, r2
 8008280:	330c      	adds	r3, #12
 8008282:	2200      	movs	r2, #0
 8008284:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d009      	beq.n	80082a0 <inc_lock+0xe0>
 800828c:	4a12      	ldr	r2, [pc, #72]	@ (80082d8 <inc_lock+0x118>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	011b      	lsls	r3, r3, #4
 8008292:	4413      	add	r3, r2
 8008294:	330c      	adds	r3, #12
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <inc_lock+0xe0>
 800829c:	2300      	movs	r3, #0
 800829e:	e015      	b.n	80082cc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d108      	bne.n	80082b8 <inc_lock+0xf8>
 80082a6:	4a0c      	ldr	r2, [pc, #48]	@ (80082d8 <inc_lock+0x118>)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	011b      	lsls	r3, r3, #4
 80082ac:	4413      	add	r3, r2
 80082ae:	330c      	adds	r3, #12
 80082b0:	881b      	ldrh	r3, [r3, #0]
 80082b2:	3301      	adds	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	e001      	b.n	80082bc <inc_lock+0xfc>
 80082b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082bc:	4906      	ldr	r1, [pc, #24]	@ (80082d8 <inc_lock+0x118>)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	011b      	lsls	r3, r3, #4
 80082c2:	440b      	add	r3, r1
 80082c4:	330c      	adds	r3, #12
 80082c6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3301      	adds	r3, #1
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3714      	adds	r7, #20
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr
 80082d8:	24000480 	.word	0x24000480

080082dc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	607b      	str	r3, [r7, #4]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d825      	bhi.n	800833c <dec_lock+0x60>
		n = Files[i].ctr;
 80082f0:	4a17      	ldr	r2, [pc, #92]	@ (8008350 <dec_lock+0x74>)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	011b      	lsls	r3, r3, #4
 80082f6:	4413      	add	r3, r2
 80082f8:	330c      	adds	r3, #12
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80082fe:	89fb      	ldrh	r3, [r7, #14]
 8008300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008304:	d101      	bne.n	800830a <dec_lock+0x2e>
 8008306:	2300      	movs	r3, #0
 8008308:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800830a:	89fb      	ldrh	r3, [r7, #14]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d002      	beq.n	8008316 <dec_lock+0x3a>
 8008310:	89fb      	ldrh	r3, [r7, #14]
 8008312:	3b01      	subs	r3, #1
 8008314:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008316:	4a0e      	ldr	r2, [pc, #56]	@ (8008350 <dec_lock+0x74>)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	011b      	lsls	r3, r3, #4
 800831c:	4413      	add	r3, r2
 800831e:	330c      	adds	r3, #12
 8008320:	89fa      	ldrh	r2, [r7, #14]
 8008322:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008324:	89fb      	ldrh	r3, [r7, #14]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d105      	bne.n	8008336 <dec_lock+0x5a>
 800832a:	4a09      	ldr	r2, [pc, #36]	@ (8008350 <dec_lock+0x74>)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	4413      	add	r3, r2
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	737b      	strb	r3, [r7, #13]
 800833a:	e001      	b.n	8008340 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800833c:	2302      	movs	r3, #2
 800833e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008340:	7b7b      	ldrb	r3, [r7, #13]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3714      	adds	r7, #20
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop
 8008350:	24000480 	.word	0x24000480

08008354 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]
 8008360:	e010      	b.n	8008384 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008362:	4a0d      	ldr	r2, [pc, #52]	@ (8008398 <clear_lock+0x44>)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	4413      	add	r3, r2
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	429a      	cmp	r2, r3
 8008370:	d105      	bne.n	800837e <clear_lock+0x2a>
 8008372:	4a09      	ldr	r2, [pc, #36]	@ (8008398 <clear_lock+0x44>)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	011b      	lsls	r3, r3, #4
 8008378:	4413      	add	r3, r2
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3301      	adds	r3, #1
 8008382:	60fb      	str	r3, [r7, #12]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d9eb      	bls.n	8008362 <clear_lock+0xe>
	}
}
 800838a:	bf00      	nop
 800838c:	bf00      	nop
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr
 8008398:	24000480 	.word	0x24000480

0800839c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	78db      	ldrb	r3, [r3, #3]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d034      	beq.n	800841a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	7858      	ldrb	r0, [r3, #1]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80083c0:	2301      	movs	r3, #1
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	f7ff fd40 	bl	8007e48 <disk_write>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d002      	beq.n	80083d4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	73fb      	strb	r3, [r7, #15]
 80083d2:	e022      	b.n	800841a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a1b      	ldr	r3, [r3, #32]
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	1ad2      	subs	r2, r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d217      	bcs.n	800841a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	789b      	ldrb	r3, [r3, #2]
 80083ee:	613b      	str	r3, [r7, #16]
 80083f0:	e010      	b.n	8008414 <sync_window+0x78>
					wsect += fs->fsize;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	4413      	add	r3, r2
 80083fa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	7858      	ldrb	r0, [r3, #1]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008406:	2301      	movs	r3, #1
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	f7ff fd1d 	bl	8007e48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	3b01      	subs	r3, #1
 8008412:	613b      	str	r3, [r7, #16]
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	2b01      	cmp	r3, #1
 8008418:	d8eb      	bhi.n	80083f2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800841a:	7bfb      	ldrb	r3, [r7, #15]
}
 800841c:	4618      	mov	r0, r3
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800842e:	2300      	movs	r3, #0
 8008430:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	429a      	cmp	r2, r3
 800843a:	d01b      	beq.n	8008474 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7ff ffad 	bl	800839c <sync_window>
 8008442:	4603      	mov	r3, r0
 8008444:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008446:	7bfb      	ldrb	r3, [r7, #15]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d113      	bne.n	8008474 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	7858      	ldrb	r0, [r3, #1]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008456:	2301      	movs	r3, #1
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	f7ff fcd5 	bl	8007e08 <disk_read>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d004      	beq.n	800846e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008464:	f04f 33ff 	mov.w	r3, #4294967295
 8008468:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800846a:	2301      	movs	r3, #1
 800846c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8008474:	7bfb      	ldrb	r3, [r7, #15]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
	...

08008480 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f7ff ff87 	bl	800839c <sync_window>
 800848e:	4603      	mov	r3, r0
 8008490:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008492:	7bfb      	ldrb	r3, [r7, #15]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d158      	bne.n	800854a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	2b03      	cmp	r3, #3
 800849e:	d148      	bne.n	8008532 <sync_fs+0xb2>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	791b      	ldrb	r3, [r3, #4]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d144      	bne.n	8008532 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	3330      	adds	r3, #48	@ 0x30
 80084ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084b0:	2100      	movs	r1, #0
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7ff fda9 	bl	800800a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3330      	adds	r3, #48	@ 0x30
 80084bc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80084c0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7ff fd38 	bl	8007f3a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	3330      	adds	r3, #48	@ 0x30
 80084ce:	4921      	ldr	r1, [pc, #132]	@ (8008554 <sync_fs+0xd4>)
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7ff fd4d 	bl	8007f70 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	3330      	adds	r3, #48	@ 0x30
 80084da:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80084de:	491e      	ldr	r1, [pc, #120]	@ (8008558 <sync_fs+0xd8>)
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7ff fd45 	bl	8007f70 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	3330      	adds	r3, #48	@ 0x30
 80084ea:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	4619      	mov	r1, r3
 80084f4:	4610      	mov	r0, r2
 80084f6:	f7ff fd3b 	bl	8007f70 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	3330      	adds	r3, #48	@ 0x30
 80084fe:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	4619      	mov	r1, r3
 8008508:	4610      	mov	r0, r2
 800850a:	f7ff fd31 	bl	8007f70 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	69db      	ldr	r3, [r3, #28]
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	7858      	ldrb	r0, [r3, #1]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008526:	2301      	movs	r3, #1
 8008528:	f7ff fc8e 	bl	8007e48 <disk_write>
			fs->fsi_flag = 0;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	785b      	ldrb	r3, [r3, #1]
 8008536:	2200      	movs	r2, #0
 8008538:	2100      	movs	r1, #0
 800853a:	4618      	mov	r0, r3
 800853c:	f7ff fca4 	bl	8007e88 <disk_ioctl>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d001      	beq.n	800854a <sync_fs+0xca>
 8008546:	2301      	movs	r3, #1
 8008548:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800854a:	7bfb      	ldrb	r3, [r7, #15]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3710      	adds	r7, #16
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	41615252 	.word	0x41615252
 8008558:	61417272 	.word	0x61417272

0800855c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	3b02      	subs	r3, #2
 800856a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	3b02      	subs	r3, #2
 8008572:	683a      	ldr	r2, [r7, #0]
 8008574:	429a      	cmp	r2, r3
 8008576:	d301      	bcc.n	800857c <clust2sect+0x20>
 8008578:	2300      	movs	r3, #0
 800857a:	e008      	b.n	800858e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	895b      	ldrh	r3, [r3, #10]
 8008580:	461a      	mov	r2, r3
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	fb03 f202 	mul.w	r2, r3, r2
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800858c:	4413      	add	r3, r2
}
 800858e:	4618      	mov	r0, r3
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b086      	sub	sp, #24
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d904      	bls.n	80085ba <get_fat+0x20>
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	695b      	ldr	r3, [r3, #20]
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d302      	bcc.n	80085c0 <get_fat+0x26>
		val = 1;	/* Internal error */
 80085ba:	2301      	movs	r3, #1
 80085bc:	617b      	str	r3, [r7, #20]
 80085be:	e08e      	b.n	80086de <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80085c0:	f04f 33ff 	mov.w	r3, #4294967295
 80085c4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b03      	cmp	r3, #3
 80085cc:	d061      	beq.n	8008692 <get_fat+0xf8>
 80085ce:	2b03      	cmp	r3, #3
 80085d0:	dc7b      	bgt.n	80086ca <get_fat+0x130>
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d002      	beq.n	80085dc <get_fat+0x42>
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d041      	beq.n	800865e <get_fat+0xc4>
 80085da:	e076      	b.n	80086ca <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	60fb      	str	r3, [r7, #12]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	085b      	lsrs	r3, r3, #1
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	4413      	add	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	6a1a      	ldr	r2, [r3, #32]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	0a5b      	lsrs	r3, r3, #9
 80085f2:	4413      	add	r3, r2
 80085f4:	4619      	mov	r1, r3
 80085f6:	6938      	ldr	r0, [r7, #16]
 80085f8:	f7ff ff14 	bl	8008424 <move_window>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d166      	bne.n	80086d0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	1c5a      	adds	r2, r3, #1
 8008606:	60fa      	str	r2, [r7, #12]
 8008608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	4413      	add	r3, r2
 8008610:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008614:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	6a1a      	ldr	r2, [r3, #32]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	0a5b      	lsrs	r3, r3, #9
 800861e:	4413      	add	r3, r2
 8008620:	4619      	mov	r1, r3
 8008622:	6938      	ldr	r0, [r7, #16]
 8008624:	f7ff fefe 	bl	8008424 <move_window>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d152      	bne.n	80086d4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	4413      	add	r3, r2
 8008638:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800863c:	021b      	lsls	r3, r3, #8
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	4313      	orrs	r3, r2
 8008642:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	f003 0301 	and.w	r3, r3, #1
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <get_fat+0xba>
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	091b      	lsrs	r3, r3, #4
 8008652:	e002      	b.n	800865a <get_fat+0xc0>
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800865a:	617b      	str	r3, [r7, #20]
			break;
 800865c:	e03f      	b.n	80086de <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	6a1a      	ldr	r2, [r3, #32]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	0a1b      	lsrs	r3, r3, #8
 8008666:	4413      	add	r3, r2
 8008668:	4619      	mov	r1, r3
 800866a:	6938      	ldr	r0, [r7, #16]
 800866c:	f7ff feda 	bl	8008424 <move_window>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d130      	bne.n	80086d8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008684:	4413      	add	r3, r2
 8008686:	4618      	mov	r0, r3
 8008688:	f7ff fc1c 	bl	8007ec4 <ld_word>
 800868c:	4603      	mov	r3, r0
 800868e:	617b      	str	r3, [r7, #20]
			break;
 8008690:	e025      	b.n	80086de <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	6a1a      	ldr	r2, [r3, #32]
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	09db      	lsrs	r3, r3, #7
 800869a:	4413      	add	r3, r2
 800869c:	4619      	mov	r1, r3
 800869e:	6938      	ldr	r0, [r7, #16]
 80086a0:	f7ff fec0 	bl	8008424 <move_window>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d118      	bne.n	80086dc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80086b8:	4413      	add	r3, r2
 80086ba:	4618      	mov	r0, r3
 80086bc:	f7ff fc1a 	bl	8007ef4 <ld_dword>
 80086c0:	4603      	mov	r3, r0
 80086c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80086c6:	617b      	str	r3, [r7, #20]
			break;
 80086c8:	e009      	b.n	80086de <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80086ca:	2301      	movs	r3, #1
 80086cc:	617b      	str	r3, [r7, #20]
 80086ce:	e006      	b.n	80086de <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80086d0:	bf00      	nop
 80086d2:	e004      	b.n	80086de <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80086d4:	bf00      	nop
 80086d6:	e002      	b.n	80086de <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086d8:	bf00      	nop
 80086da:	e000      	b.n	80086de <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80086dc:	bf00      	nop
		}
	}

	return val;
 80086de:	697b      	ldr	r3, [r7, #20]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3718      	adds	r7, #24
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80086e8:	b590      	push	{r4, r7, lr}
 80086ea:	b089      	sub	sp, #36	@ 0x24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80086f4:	2302      	movs	r3, #2
 80086f6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	f240 80d9 	bls.w	80088b2 <put_fat+0x1ca>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	429a      	cmp	r2, r3
 8008708:	f080 80d3 	bcs.w	80088b2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	2b03      	cmp	r3, #3
 8008712:	f000 8096 	beq.w	8008842 <put_fat+0x15a>
 8008716:	2b03      	cmp	r3, #3
 8008718:	f300 80cb 	bgt.w	80088b2 <put_fat+0x1ca>
 800871c:	2b01      	cmp	r3, #1
 800871e:	d002      	beq.n	8008726 <put_fat+0x3e>
 8008720:	2b02      	cmp	r3, #2
 8008722:	d06e      	beq.n	8008802 <put_fat+0x11a>
 8008724:	e0c5      	b.n	80088b2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	61bb      	str	r3, [r7, #24]
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	085b      	lsrs	r3, r3, #1
 800872e:	69ba      	ldr	r2, [r7, #24]
 8008730:	4413      	add	r3, r2
 8008732:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6a1a      	ldr	r2, [r3, #32]
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	0a5b      	lsrs	r3, r3, #9
 800873c:	4413      	add	r3, r2
 800873e:	4619      	mov	r1, r3
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	f7ff fe6f 	bl	8008424 <move_window>
 8008746:	4603      	mov	r3, r0
 8008748:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800874a:	7ffb      	ldrb	r3, [r7, #31]
 800874c:	2b00      	cmp	r3, #0
 800874e:	f040 80a9 	bne.w	80088a4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	1c59      	adds	r1, r3, #1
 800875c:	61b9      	str	r1, [r7, #24]
 800875e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008762:	4413      	add	r3, r2
 8008764:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00d      	beq.n	800878c <put_fat+0xa4>
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	b25b      	sxtb	r3, r3
 8008776:	f003 030f 	and.w	r3, r3, #15
 800877a:	b25a      	sxtb	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	b2db      	uxtb	r3, r3
 8008780:	011b      	lsls	r3, r3, #4
 8008782:	b25b      	sxtb	r3, r3
 8008784:	4313      	orrs	r3, r2
 8008786:	b25b      	sxtb	r3, r3
 8008788:	b2db      	uxtb	r3, r3
 800878a:	e001      	b.n	8008790 <put_fat+0xa8>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	b2db      	uxtb	r3, r3
 8008790:	697a      	ldr	r2, [r7, #20]
 8008792:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2201      	movs	r2, #1
 8008798:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6a1a      	ldr	r2, [r3, #32]
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	0a5b      	lsrs	r3, r3, #9
 80087a2:	4413      	add	r3, r2
 80087a4:	4619      	mov	r1, r3
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f7ff fe3c 	bl	8008424 <move_window>
 80087ac:	4603      	mov	r3, r0
 80087ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087b0:	7ffb      	ldrb	r3, [r7, #31]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d178      	bne.n	80088a8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c2:	4413      	add	r3, r2
 80087c4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d003      	beq.n	80087d8 <put_fat+0xf0>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	091b      	lsrs	r3, r3, #4
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	e00e      	b.n	80087f6 <put_fat+0x10e>
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	b25b      	sxtb	r3, r3
 80087de:	f023 030f 	bic.w	r3, r3, #15
 80087e2:	b25a      	sxtb	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	0a1b      	lsrs	r3, r3, #8
 80087e8:	b25b      	sxtb	r3, r3
 80087ea:	f003 030f 	and.w	r3, r3, #15
 80087ee:	b25b      	sxtb	r3, r3
 80087f0:	4313      	orrs	r3, r2
 80087f2:	b25b      	sxtb	r3, r3
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	697a      	ldr	r2, [r7, #20]
 80087f8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2201      	movs	r2, #1
 80087fe:	70da      	strb	r2, [r3, #3]
			break;
 8008800:	e057      	b.n	80088b2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6a1a      	ldr	r2, [r3, #32]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	0a1b      	lsrs	r3, r3, #8
 800880a:	4413      	add	r3, r2
 800880c:	4619      	mov	r1, r3
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f7ff fe08 	bl	8008424 <move_window>
 8008814:	4603      	mov	r3, r0
 8008816:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008818:	7ffb      	ldrb	r3, [r7, #31]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d146      	bne.n	80088ac <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800882c:	4413      	add	r3, r2
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	b292      	uxth	r2, r2
 8008832:	4611      	mov	r1, r2
 8008834:	4618      	mov	r0, r3
 8008836:	f7ff fb80 	bl	8007f3a <st_word>
			fs->wflag = 1;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2201      	movs	r2, #1
 800883e:	70da      	strb	r2, [r3, #3]
			break;
 8008840:	e037      	b.n	80088b2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	6a1a      	ldr	r2, [r3, #32]
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	09db      	lsrs	r3, r3, #7
 800884a:	4413      	add	r3, r2
 800884c:	4619      	mov	r1, r3
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f7ff fde8 	bl	8008424 <move_window>
 8008854:	4603      	mov	r3, r0
 8008856:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008858:	7ffb      	ldrb	r3, [r7, #31]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d128      	bne.n	80088b0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008872:	4413      	add	r3, r2
 8008874:	4618      	mov	r0, r3
 8008876:	f7ff fb3d 	bl	8007ef4 <ld_dword>
 800887a:	4603      	mov	r3, r0
 800887c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008880:	4323      	orrs	r3, r4
 8008882:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008892:	4413      	add	r3, r2
 8008894:	6879      	ldr	r1, [r7, #4]
 8008896:	4618      	mov	r0, r3
 8008898:	f7ff fb6a 	bl	8007f70 <st_dword>
			fs->wflag = 1;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2201      	movs	r2, #1
 80088a0:	70da      	strb	r2, [r3, #3]
			break;
 80088a2:	e006      	b.n	80088b2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088a4:	bf00      	nop
 80088a6:	e004      	b.n	80088b2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088a8:	bf00      	nop
 80088aa:	e002      	b.n	80088b2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088ac:	bf00      	nop
 80088ae:	e000      	b.n	80088b2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80088b0:	bf00      	nop
		}
	}
	return res;
 80088b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3724      	adds	r7, #36	@ 0x24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd90      	pop	{r4, r7, pc}

080088bc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b088      	sub	sp, #32
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d904      	bls.n	80088e2 <remove_chain+0x26>
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	68ba      	ldr	r2, [r7, #8]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d301      	bcc.n	80088e6 <remove_chain+0x2a>
 80088e2:	2302      	movs	r3, #2
 80088e4:	e04b      	b.n	800897e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00c      	beq.n	8008906 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80088ec:	f04f 32ff 	mov.w	r2, #4294967295
 80088f0:	6879      	ldr	r1, [r7, #4]
 80088f2:	69b8      	ldr	r0, [r7, #24]
 80088f4:	f7ff fef8 	bl	80086e8 <put_fat>
 80088f8:	4603      	mov	r3, r0
 80088fa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80088fc:	7ffb      	ldrb	r3, [r7, #31]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <remove_chain+0x4a>
 8008902:	7ffb      	ldrb	r3, [r7, #31]
 8008904:	e03b      	b.n	800897e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008906:	68b9      	ldr	r1, [r7, #8]
 8008908:	68f8      	ldr	r0, [r7, #12]
 800890a:	f7ff fe46 	bl	800859a <get_fat>
 800890e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d031      	beq.n	800897a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d101      	bne.n	8008920 <remove_chain+0x64>
 800891c:	2302      	movs	r3, #2
 800891e:	e02e      	b.n	800897e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008926:	d101      	bne.n	800892c <remove_chain+0x70>
 8008928:	2301      	movs	r3, #1
 800892a:	e028      	b.n	800897e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800892c:	2200      	movs	r2, #0
 800892e:	68b9      	ldr	r1, [r7, #8]
 8008930:	69b8      	ldr	r0, [r7, #24]
 8008932:	f7ff fed9 	bl	80086e8 <put_fat>
 8008936:	4603      	mov	r3, r0
 8008938:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800893a:	7ffb      	ldrb	r3, [r7, #31]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d001      	beq.n	8008944 <remove_chain+0x88>
 8008940:	7ffb      	ldrb	r3, [r7, #31]
 8008942:	e01c      	b.n	800897e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	691a      	ldr	r2, [r3, #16]
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	695b      	ldr	r3, [r3, #20]
 800894c:	3b02      	subs	r3, #2
 800894e:	429a      	cmp	r2, r3
 8008950:	d20b      	bcs.n	800896a <remove_chain+0xae>
			fs->free_clst++;
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	691b      	ldr	r3, [r3, #16]
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	791b      	ldrb	r3, [r3, #4]
 8008960:	f043 0301 	orr.w	r3, r3, #1
 8008964:	b2da      	uxtb	r2, r3
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	429a      	cmp	r2, r3
 8008976:	d3c6      	bcc.n	8008906 <remove_chain+0x4a>
 8008978:	e000      	b.n	800897c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800897a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3720      	adds	r7, #32
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b088      	sub	sp, #32
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
 800898e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d10d      	bne.n	80089b8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d004      	beq.n	80089b2 <create_chain+0x2c>
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	695b      	ldr	r3, [r3, #20]
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d31b      	bcc.n	80089ea <create_chain+0x64>
 80089b2:	2301      	movs	r3, #1
 80089b4:	61bb      	str	r3, [r7, #24]
 80089b6:	e018      	b.n	80089ea <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff fded 	bl	800859a <get_fat>
 80089c0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d801      	bhi.n	80089cc <create_chain+0x46>
 80089c8:	2301      	movs	r3, #1
 80089ca:	e070      	b.n	8008aae <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d2:	d101      	bne.n	80089d8 <create_chain+0x52>
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	e06a      	b.n	8008aae <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	68fa      	ldr	r2, [r7, #12]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d201      	bcs.n	80089e6 <create_chain+0x60>
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	e063      	b.n	8008aae <create_chain+0x128>
		scl = clst;
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	3301      	adds	r3, #1
 80089f2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d307      	bcc.n	8008a0e <create_chain+0x88>
				ncl = 2;
 80089fe:	2302      	movs	r3, #2
 8008a00:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008a02:	69fa      	ldr	r2, [r7, #28]
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d901      	bls.n	8008a0e <create_chain+0x88>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	e04f      	b.n	8008aae <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008a0e:	69f9      	ldr	r1, [r7, #28]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7ff fdc2 	bl	800859a <get_fat>
 8008a16:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00e      	beq.n	8008a3c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d003      	beq.n	8008a2c <create_chain+0xa6>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2a:	d101      	bne.n	8008a30 <create_chain+0xaa>
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	e03e      	b.n	8008aae <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008a30:	69fa      	ldr	r2, [r7, #28]
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d1da      	bne.n	80089ee <create_chain+0x68>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	e038      	b.n	8008aae <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008a3c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a42:	69f9      	ldr	r1, [r7, #28]
 8008a44:	6938      	ldr	r0, [r7, #16]
 8008a46:	f7ff fe4f 	bl	80086e8 <put_fat>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008a4e:	7dfb      	ldrb	r3, [r7, #23]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d109      	bne.n	8008a68 <create_chain+0xe2>
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d006      	beq.n	8008a68 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008a5a:	69fa      	ldr	r2, [r7, #28]
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6938      	ldr	r0, [r7, #16]
 8008a60:	f7ff fe42 	bl	80086e8 <put_fat>
 8008a64:	4603      	mov	r3, r0
 8008a66:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008a68:	7dfb      	ldrb	r3, [r7, #23]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d116      	bne.n	8008a9c <create_chain+0x116>
		fs->last_clst = ncl;
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	69fa      	ldr	r2, [r7, #28]
 8008a72:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	691a      	ldr	r2, [r3, #16]
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	3b02      	subs	r3, #2
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d804      	bhi.n	8008a8c <create_chain+0x106>
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	1e5a      	subs	r2, r3, #1
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	791b      	ldrb	r3, [r3, #4]
 8008a90:	f043 0301 	orr.w	r3, r3, #1
 8008a94:	b2da      	uxtb	r2, r3
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	711a      	strb	r2, [r3, #4]
 8008a9a:	e007      	b.n	8008aac <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008a9c:	7dfb      	ldrb	r3, [r7, #23]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d102      	bne.n	8008aa8 <create_chain+0x122>
 8008aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa6:	e000      	b.n	8008aaa <create_chain+0x124>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008aac:	69fb      	ldr	r3, [r7, #28]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3720      	adds	r7, #32
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}

08008ab6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008ab6:	b480      	push	{r7}
 8008ab8:	b087      	sub	sp, #28
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
 8008abe:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aca:	3304      	adds	r3, #4
 8008acc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	0a5b      	lsrs	r3, r3, #9
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	8952      	ldrh	r2, [r2, #10]
 8008ad6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ada:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	1d1a      	adds	r2, r3, #4
 8008ae0:	613a      	str	r2, [r7, #16]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d101      	bne.n	8008af0 <clmt_clust+0x3a>
 8008aec:	2300      	movs	r3, #0
 8008aee:	e010      	b.n	8008b12 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d307      	bcc.n	8008b08 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	1ad3      	subs	r3, r2, r3
 8008afe:	617b      	str	r3, [r7, #20]
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	3304      	adds	r3, #4
 8008b04:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008b06:	e7e9      	b.n	8008adc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008b08:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	4413      	add	r3, r2
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	371c      	adds	r7, #28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b086      	sub	sp, #24
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
 8008b26:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b34:	d204      	bcs.n	8008b40 <dir_sdi+0x22>
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	f003 031f 	and.w	r3, r3, #31
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008b40:	2302      	movs	r3, #2
 8008b42:	e063      	b.n	8008c0c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d106      	bne.n	8008b64 <dir_sdi+0x46>
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d902      	bls.n	8008b64 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b62:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10c      	bne.n	8008b84 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	095b      	lsrs	r3, r3, #5
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	8912      	ldrh	r2, [r2, #8]
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d301      	bcc.n	8008b7a <dir_sdi+0x5c>
 8008b76:	2302      	movs	r3, #2
 8008b78:	e048      	b.n	8008c0c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	61da      	str	r2, [r3, #28]
 8008b82:	e029      	b.n	8008bd8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	895b      	ldrh	r3, [r3, #10]
 8008b88:	025b      	lsls	r3, r3, #9
 8008b8a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b8c:	e019      	b.n	8008bc2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6979      	ldr	r1, [r7, #20]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7ff fd01 	bl	800859a <get_fat>
 8008b98:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d101      	bne.n	8008ba6 <dir_sdi+0x88>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e032      	b.n	8008c0c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d904      	bls.n	8008bb6 <dir_sdi+0x98>
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	695b      	ldr	r3, [r3, #20]
 8008bb0:	697a      	ldr	r2, [r7, #20]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d301      	bcc.n	8008bba <dir_sdi+0x9c>
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	e028      	b.n	8008c0c <dir_sdi+0xee>
			ofs -= csz;
 8008bba:	683a      	ldr	r2, [r7, #0]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	1ad3      	subs	r3, r2, r3
 8008bc0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008bc2:	683a      	ldr	r2, [r7, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d2e1      	bcs.n	8008b8e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008bca:	6979      	ldr	r1, [r7, #20]
 8008bcc:	6938      	ldr	r0, [r7, #16]
 8008bce:	f7ff fcc5 	bl	800855c <clust2sect>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	697a      	ldr	r2, [r7, #20]
 8008bdc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	69db      	ldr	r3, [r3, #28]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d101      	bne.n	8008bea <dir_sdi+0xcc>
 8008be6:	2302      	movs	r3, #2
 8008be8:	e010      	b.n	8008c0c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	69da      	ldr	r2, [r3, #28]
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	0a5b      	lsrs	r3, r3, #9
 8008bf2:	441a      	add	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c04:	441a      	add	r2, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008c0a:	2300      	movs	r3, #0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	695b      	ldr	r3, [r3, #20]
 8008c28:	3320      	adds	r3, #32
 8008c2a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69db      	ldr	r3, [r3, #28]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d003      	beq.n	8008c3c <dir_next+0x28>
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c3a:	d301      	bcc.n	8008c40 <dir_next+0x2c>
 8008c3c:	2304      	movs	r3, #4
 8008c3e:	e0aa      	b.n	8008d96 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f040 8098 	bne.w	8008d7c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	69db      	ldr	r3, [r3, #28]
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10b      	bne.n	8008c76 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	8912      	ldrh	r2, [r2, #8]
 8008c66:	4293      	cmp	r3, r2
 8008c68:	f0c0 8088 	bcc.w	8008d7c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	61da      	str	r2, [r3, #28]
 8008c72:	2304      	movs	r3, #4
 8008c74:	e08f      	b.n	8008d96 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	0a5b      	lsrs	r3, r3, #9
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	8952      	ldrh	r2, [r2, #10]
 8008c7e:	3a01      	subs	r2, #1
 8008c80:	4013      	ands	r3, r2
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d17a      	bne.n	8008d7c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	699b      	ldr	r3, [r3, #24]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	4610      	mov	r0, r2
 8008c90:	f7ff fc83 	bl	800859a <get_fat>
 8008c94:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d801      	bhi.n	8008ca0 <dir_next+0x8c>
 8008c9c:	2302      	movs	r3, #2
 8008c9e:	e07a      	b.n	8008d96 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca6:	d101      	bne.n	8008cac <dir_next+0x98>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e074      	b.n	8008d96 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d358      	bcc.n	8008d68 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d104      	bne.n	8008cc6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	61da      	str	r2, [r3, #28]
 8008cc2:	2304      	movs	r3, #4
 8008cc4:	e067      	b.n	8008d96 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	4619      	mov	r1, r3
 8008cce:	4610      	mov	r0, r2
 8008cd0:	f7ff fe59 	bl	8008986 <create_chain>
 8008cd4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d101      	bne.n	8008ce0 <dir_next+0xcc>
 8008cdc:	2307      	movs	r3, #7
 8008cde:	e05a      	b.n	8008d96 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <dir_next+0xd6>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e055      	b.n	8008d96 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cf0:	d101      	bne.n	8008cf6 <dir_next+0xe2>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e04f      	b.n	8008d96 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008cf6:	68f8      	ldr	r0, [r7, #12]
 8008cf8:	f7ff fb50 	bl	800839c <sync_window>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d001      	beq.n	8008d06 <dir_next+0xf2>
 8008d02:	2301      	movs	r3, #1
 8008d04:	e047      	b.n	8008d96 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	3330      	adds	r3, #48	@ 0x30
 8008d0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d0e:	2100      	movs	r1, #0
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7ff f97a 	bl	800800a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d16:	2300      	movs	r3, #0
 8008d18:	613b      	str	r3, [r7, #16]
 8008d1a:	6979      	ldr	r1, [r7, #20]
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f7ff fc1d 	bl	800855c <clust2sect>
 8008d22:	4602      	mov	r2, r0
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008d28:	e012      	b.n	8008d50 <dir_next+0x13c>
						fs->wflag = 1;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f7ff fb33 	bl	800839c <sync_window>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <dir_next+0x12c>
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e02a      	b.n	8008d96 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	3301      	adds	r3, #1
 8008d44:	613b      	str	r3, [r7, #16]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d4a:	1c5a      	adds	r2, r3, #1
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	895b      	ldrh	r3, [r3, #10]
 8008d54:	461a      	mov	r2, r3
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d3e6      	bcc.n	8008d2a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	1ad2      	subs	r2, r2, r3
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008d6e:	6979      	ldr	r1, [r7, #20]
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f7ff fbf3 	bl	800855c <clust2sect>
 8008d76:	4602      	mov	r2, r0
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68ba      	ldr	r2, [r7, #8]
 8008d80:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d8e:	441a      	add	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3718      	adds	r7, #24
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b086      	sub	sp, #24
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
 8008da6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008dae:	2100      	movs	r1, #0
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f7ff feb4 	bl	8008b1e <dir_sdi>
 8008db6:	4603      	mov	r3, r0
 8008db8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008dba:	7dfb      	ldrb	r3, [r7, #23]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d12b      	bne.n	8008e18 <dir_alloc+0x7a>
		n = 0;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	69db      	ldr	r3, [r3, #28]
 8008dc8:	4619      	mov	r1, r3
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f7ff fb2a 	bl	8008424 <move_window>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008dd4:	7dfb      	ldrb	r3, [r7, #23]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d11d      	bne.n	8008e16 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a1b      	ldr	r3, [r3, #32]
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	2be5      	cmp	r3, #229	@ 0xe5
 8008de2:	d004      	beq.n	8008dee <dir_alloc+0x50>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a1b      	ldr	r3, [r3, #32]
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d107      	bne.n	8008dfe <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	3301      	adds	r3, #1
 8008df2:	613b      	str	r3, [r7, #16]
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d102      	bne.n	8008e02 <dir_alloc+0x64>
 8008dfc:	e00c      	b.n	8008e18 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008dfe:	2300      	movs	r3, #0
 8008e00:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008e02:	2101      	movs	r1, #1
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f7ff ff05 	bl	8008c14 <dir_next>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008e0e:	7dfb      	ldrb	r3, [r7, #23]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0d7      	beq.n	8008dc4 <dir_alloc+0x26>
 8008e14:	e000      	b.n	8008e18 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008e16:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008e18:	7dfb      	ldrb	r3, [r7, #23]
 8008e1a:	2b04      	cmp	r3, #4
 8008e1c:	d101      	bne.n	8008e22 <dir_alloc+0x84>
 8008e1e:	2307      	movs	r3, #7
 8008e20:	75fb      	strb	r3, [r7, #23]
	return res;
 8008e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	331a      	adds	r3, #26
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7ff f842 	bl	8007ec4 <ld_word>
 8008e40:	4603      	mov	r3, r0
 8008e42:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	2b03      	cmp	r3, #3
 8008e4a:	d109      	bne.n	8008e60 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	3314      	adds	r3, #20
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7ff f837 	bl	8007ec4 <ld_word>
 8008e56:	4603      	mov	r3, r0
 8008e58:	041b      	lsls	r3, r3, #16
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008e60:	68fb      	ldr	r3, [r7, #12]
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b084      	sub	sp, #16
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	60f8      	str	r0, [r7, #12]
 8008e72:	60b9      	str	r1, [r7, #8]
 8008e74:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	331a      	adds	r3, #26
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	b292      	uxth	r2, r2
 8008e7e:	4611      	mov	r1, r2
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7ff f85a 	bl	8007f3a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	2b03      	cmp	r3, #3
 8008e8c:	d109      	bne.n	8008ea2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f103 0214 	add.w	r2, r3, #20
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	0c1b      	lsrs	r3, r3, #16
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	4610      	mov	r0, r2
 8008e9e:	f7ff f84c 	bl	8007f3a <st_word>
	}
}
 8008ea2:	bf00      	nop
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b086      	sub	sp, #24
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008eb8:	2100      	movs	r1, #0
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7ff fe2f 	bl	8008b1e <dir_sdi>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008ec4:	7dfb      	ldrb	r3, [r7, #23]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <dir_find+0x24>
 8008eca:	7dfb      	ldrb	r3, [r7, #23]
 8008ecc:	e03e      	b.n	8008f4c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	6938      	ldr	r0, [r7, #16]
 8008ed6:	f7ff faa5 	bl	8008424 <move_window>
 8008eda:	4603      	mov	r3, r0
 8008edc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ede:	7dfb      	ldrb	r3, [r7, #23]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d12f      	bne.n	8008f44 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a1b      	ldr	r3, [r3, #32]
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d102      	bne.n	8008ef8 <dir_find+0x4e>
 8008ef2:	2304      	movs	r3, #4
 8008ef4:	75fb      	strb	r3, [r7, #23]
 8008ef6:	e028      	b.n	8008f4a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a1b      	ldr	r3, [r3, #32]
 8008efc:	330b      	adds	r3, #11
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f04:	b2da      	uxtb	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	330b      	adds	r3, #11
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	f003 0308 	and.w	r3, r3, #8
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d10a      	bne.n	8008f30 <dir_find+0x86>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a18      	ldr	r0, [r3, #32]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	3324      	adds	r3, #36	@ 0x24
 8008f22:	220b      	movs	r2, #11
 8008f24:	4619      	mov	r1, r3
 8008f26:	f7ff f88b 	bl	8008040 <mem_cmp>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d00b      	beq.n	8008f48 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008f30:	2100      	movs	r1, #0
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7ff fe6e 	bl	8008c14 <dir_next>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008f3c:	7dfb      	ldrb	r3, [r7, #23]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d0c5      	beq.n	8008ece <dir_find+0x24>
 8008f42:	e002      	b.n	8008f4a <dir_find+0xa0>
		if (res != FR_OK) break;
 8008f44:	bf00      	nop
 8008f46:	e000      	b.n	8008f4a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f48:	bf00      	nop

	return res;
 8008f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3718      	adds	r7, #24
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008f62:	2101      	movs	r1, #1
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f7ff ff1a 	bl	8008d9e <dir_alloc>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008f6e:	7bfb      	ldrb	r3, [r7, #15]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d11c      	bne.n	8008fae <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	69db      	ldr	r3, [r3, #28]
 8008f78:	4619      	mov	r1, r3
 8008f7a:	68b8      	ldr	r0, [r7, #8]
 8008f7c:	f7ff fa52 	bl	8008424 <move_window>
 8008f80:	4603      	mov	r3, r0
 8008f82:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d111      	bne.n	8008fae <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	2220      	movs	r2, #32
 8008f90:	2100      	movs	r1, #0
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7ff f839 	bl	800800a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a18      	ldr	r0, [r3, #32]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	3324      	adds	r3, #36	@ 0x24
 8008fa0:	220b      	movs	r2, #11
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	f7ff f810 	bl	8007fc8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	2201      	movs	r2, #1
 8008fac:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b088      	sub	sp, #32
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	60fb      	str	r3, [r7, #12]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	3324      	adds	r3, #36	@ 0x24
 8008fcc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008fce:	220b      	movs	r2, #11
 8008fd0:	2120      	movs	r1, #32
 8008fd2:	68b8      	ldr	r0, [r7, #8]
 8008fd4:	f7ff f819 	bl	800800a <mem_set>
	si = i = 0; ni = 8;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	613b      	str	r3, [r7, #16]
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	61fb      	str	r3, [r7, #28]
 8008fe0:	2308      	movs	r3, #8
 8008fe2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	1c5a      	adds	r2, r3, #1
 8008fe8:	61fa      	str	r2, [r7, #28]
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008ff2:	7efb      	ldrb	r3, [r7, #27]
 8008ff4:	2b20      	cmp	r3, #32
 8008ff6:	d94e      	bls.n	8009096 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008ff8:	7efb      	ldrb	r3, [r7, #27]
 8008ffa:	2b2f      	cmp	r3, #47	@ 0x2f
 8008ffc:	d006      	beq.n	800900c <create_name+0x54>
 8008ffe:	7efb      	ldrb	r3, [r7, #27]
 8009000:	2b5c      	cmp	r3, #92	@ 0x5c
 8009002:	d110      	bne.n	8009026 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009004:	e002      	b.n	800900c <create_name+0x54>
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	3301      	adds	r3, #1
 800900a:	61fb      	str	r3, [r7, #28]
 800900c:	68fa      	ldr	r2, [r7, #12]
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	4413      	add	r3, r2
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	2b2f      	cmp	r3, #47	@ 0x2f
 8009016:	d0f6      	beq.n	8009006 <create_name+0x4e>
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	4413      	add	r3, r2
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	2b5c      	cmp	r3, #92	@ 0x5c
 8009022:	d0f0      	beq.n	8009006 <create_name+0x4e>
			break;
 8009024:	e038      	b.n	8009098 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009026:	7efb      	ldrb	r3, [r7, #27]
 8009028:	2b2e      	cmp	r3, #46	@ 0x2e
 800902a:	d003      	beq.n	8009034 <create_name+0x7c>
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	429a      	cmp	r2, r3
 8009032:	d30c      	bcc.n	800904e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	2b0b      	cmp	r3, #11
 8009038:	d002      	beq.n	8009040 <create_name+0x88>
 800903a:	7efb      	ldrb	r3, [r7, #27]
 800903c:	2b2e      	cmp	r3, #46	@ 0x2e
 800903e:	d001      	beq.n	8009044 <create_name+0x8c>
 8009040:	2306      	movs	r3, #6
 8009042:	e044      	b.n	80090ce <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009044:	2308      	movs	r3, #8
 8009046:	613b      	str	r3, [r7, #16]
 8009048:	230b      	movs	r3, #11
 800904a:	617b      	str	r3, [r7, #20]
			continue;
 800904c:	e022      	b.n	8009094 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800904e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009052:	2b00      	cmp	r3, #0
 8009054:	da04      	bge.n	8009060 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009056:	7efb      	ldrb	r3, [r7, #27]
 8009058:	3b80      	subs	r3, #128	@ 0x80
 800905a:	4a1f      	ldr	r2, [pc, #124]	@ (80090d8 <create_name+0x120>)
 800905c:	5cd3      	ldrb	r3, [r2, r3]
 800905e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009060:	7efb      	ldrb	r3, [r7, #27]
 8009062:	4619      	mov	r1, r3
 8009064:	481d      	ldr	r0, [pc, #116]	@ (80090dc <create_name+0x124>)
 8009066:	f7ff f812 	bl	800808e <chk_chr>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <create_name+0xbc>
 8009070:	2306      	movs	r3, #6
 8009072:	e02c      	b.n	80090ce <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009074:	7efb      	ldrb	r3, [r7, #27]
 8009076:	2b60      	cmp	r3, #96	@ 0x60
 8009078:	d905      	bls.n	8009086 <create_name+0xce>
 800907a:	7efb      	ldrb	r3, [r7, #27]
 800907c:	2b7a      	cmp	r3, #122	@ 0x7a
 800907e:	d802      	bhi.n	8009086 <create_name+0xce>
 8009080:	7efb      	ldrb	r3, [r7, #27]
 8009082:	3b20      	subs	r3, #32
 8009084:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	613a      	str	r2, [r7, #16]
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	4413      	add	r3, r2
 8009090:	7efa      	ldrb	r2, [r7, #27]
 8009092:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009094:	e7a6      	b.n	8008fe4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009096:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	441a      	add	r2, r3
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <create_name+0xf4>
 80090a8:	2306      	movs	r3, #6
 80090aa:	e010      	b.n	80090ce <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	2be5      	cmp	r3, #229	@ 0xe5
 80090b2:	d102      	bne.n	80090ba <create_name+0x102>
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2205      	movs	r2, #5
 80090b8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80090ba:	7efb      	ldrb	r3, [r7, #27]
 80090bc:	2b20      	cmp	r3, #32
 80090be:	d801      	bhi.n	80090c4 <create_name+0x10c>
 80090c0:	2204      	movs	r2, #4
 80090c2:	e000      	b.n	80090c6 <create_name+0x10e>
 80090c4:	2200      	movs	r2, #0
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	330b      	adds	r3, #11
 80090ca:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80090cc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3720      	adds	r7, #32
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	0800aa90 	.word	0x0800aa90
 80090dc:	0800aa20 	.word	0x0800aa20

080090e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80090f4:	e002      	b.n	80090fc <follow_path+0x1c>
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	3301      	adds	r3, #1
 80090fa:	603b      	str	r3, [r7, #0]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	2b2f      	cmp	r3, #47	@ 0x2f
 8009102:	d0f8      	beq.n	80090f6 <follow_path+0x16>
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	2b5c      	cmp	r3, #92	@ 0x5c
 800910a:	d0f4      	beq.n	80090f6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	2200      	movs	r2, #0
 8009110:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	2b1f      	cmp	r3, #31
 8009118:	d80a      	bhi.n	8009130 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2280      	movs	r2, #128	@ 0x80
 800911e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009122:	2100      	movs	r1, #0
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f7ff fcfa 	bl	8008b1e <dir_sdi>
 800912a:	4603      	mov	r3, r0
 800912c:	75fb      	strb	r3, [r7, #23]
 800912e:	e043      	b.n	80091b8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009130:	463b      	mov	r3, r7
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f7ff ff3f 	bl	8008fb8 <create_name>
 800913a:	4603      	mov	r3, r0
 800913c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800913e:	7dfb      	ldrb	r3, [r7, #23]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d134      	bne.n	80091ae <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f7ff feb0 	bl	8008eaa <dir_find>
 800914a:	4603      	mov	r3, r0
 800914c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009154:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009156:	7dfb      	ldrb	r3, [r7, #23]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00a      	beq.n	8009172 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800915c:	7dfb      	ldrb	r3, [r7, #23]
 800915e:	2b04      	cmp	r3, #4
 8009160:	d127      	bne.n	80091b2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009162:	7afb      	ldrb	r3, [r7, #11]
 8009164:	f003 0304 	and.w	r3, r3, #4
 8009168:	2b00      	cmp	r3, #0
 800916a:	d122      	bne.n	80091b2 <follow_path+0xd2>
 800916c:	2305      	movs	r3, #5
 800916e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009170:	e01f      	b.n	80091b2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009172:	7afb      	ldrb	r3, [r7, #11]
 8009174:	f003 0304 	and.w	r3, r3, #4
 8009178:	2b00      	cmp	r3, #0
 800917a:	d11c      	bne.n	80091b6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	799b      	ldrb	r3, [r3, #6]
 8009180:	f003 0310 	and.w	r3, r3, #16
 8009184:	2b00      	cmp	r3, #0
 8009186:	d102      	bne.n	800918e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009188:	2305      	movs	r3, #5
 800918a:	75fb      	strb	r3, [r7, #23]
 800918c:	e014      	b.n	80091b8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800919c:	4413      	add	r3, r2
 800919e:	4619      	mov	r1, r3
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f7ff fe43 	bl	8008e2c <ld_clust>
 80091a6:	4602      	mov	r2, r0
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80091ac:	e7c0      	b.n	8009130 <follow_path+0x50>
			if (res != FR_OK) break;
 80091ae:	bf00      	nop
 80091b0:	e002      	b.n	80091b8 <follow_path+0xd8>
				break;
 80091b2:	bf00      	nop
 80091b4:	e000      	b.n	80091b8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80091b6:	bf00      	nop
			}
		}
	}

	return res;
 80091b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3718      	adds	r7, #24
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}

080091c2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80091c2:	b480      	push	{r7}
 80091c4:	b087      	sub	sp, #28
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80091ca:	f04f 33ff 	mov.w	r3, #4294967295
 80091ce:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d031      	beq.n	800923c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	617b      	str	r3, [r7, #20]
 80091de:	e002      	b.n	80091e6 <get_ldnumber+0x24>
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	3301      	adds	r3, #1
 80091e4:	617b      	str	r3, [r7, #20]
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	2b20      	cmp	r3, #32
 80091ec:	d903      	bls.n	80091f6 <get_ldnumber+0x34>
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	2b3a      	cmp	r3, #58	@ 0x3a
 80091f4:	d1f4      	bne.n	80091e0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	2b3a      	cmp	r3, #58	@ 0x3a
 80091fc:	d11c      	bne.n	8009238 <get_ldnumber+0x76>
			tp = *path;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	1c5a      	adds	r2, r3, #1
 8009208:	60fa      	str	r2, [r7, #12]
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	3b30      	subs	r3, #48	@ 0x30
 800920e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2b09      	cmp	r3, #9
 8009214:	d80e      	bhi.n	8009234 <get_ldnumber+0x72>
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	429a      	cmp	r2, r3
 800921c:	d10a      	bne.n	8009234 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d107      	bne.n	8009234 <get_ldnumber+0x72>
					vol = (int)i;
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	3301      	adds	r3, #1
 800922c:	617b      	str	r3, [r7, #20]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	697a      	ldr	r2, [r7, #20]
 8009232:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	e002      	b.n	800923e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009238:	2300      	movs	r3, #0
 800923a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800923c:	693b      	ldr	r3, [r7, #16]
}
 800923e:	4618      	mov	r0, r3
 8009240:	371c      	adds	r7, #28
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr
	...

0800924c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	70da      	strb	r2, [r3, #3]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f04f 32ff 	mov.w	r2, #4294967295
 8009262:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009264:	6839      	ldr	r1, [r7, #0]
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f7ff f8dc 	bl	8008424 <move_window>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d001      	beq.n	8009276 <check_fs+0x2a>
 8009272:	2304      	movs	r3, #4
 8009274:	e038      	b.n	80092e8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	3330      	adds	r3, #48	@ 0x30
 800927a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800927e:	4618      	mov	r0, r3
 8009280:	f7fe fe20 	bl	8007ec4 <ld_word>
 8009284:	4603      	mov	r3, r0
 8009286:	461a      	mov	r2, r3
 8009288:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800928c:	429a      	cmp	r2, r3
 800928e:	d001      	beq.n	8009294 <check_fs+0x48>
 8009290:	2303      	movs	r3, #3
 8009292:	e029      	b.n	80092e8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800929a:	2be9      	cmp	r3, #233	@ 0xe9
 800929c:	d009      	beq.n	80092b2 <check_fs+0x66>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80092a4:	2beb      	cmp	r3, #235	@ 0xeb
 80092a6:	d11e      	bne.n	80092e6 <check_fs+0x9a>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80092ae:	2b90      	cmp	r3, #144	@ 0x90
 80092b0:	d119      	bne.n	80092e6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	3330      	adds	r3, #48	@ 0x30
 80092b6:	3336      	adds	r3, #54	@ 0x36
 80092b8:	4618      	mov	r0, r3
 80092ba:	f7fe fe1b 	bl	8007ef4 <ld_dword>
 80092be:	4603      	mov	r3, r0
 80092c0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80092c4:	4a0a      	ldr	r2, [pc, #40]	@ (80092f0 <check_fs+0xa4>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d101      	bne.n	80092ce <check_fs+0x82>
 80092ca:	2300      	movs	r3, #0
 80092cc:	e00c      	b.n	80092e8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	3330      	adds	r3, #48	@ 0x30
 80092d2:	3352      	adds	r3, #82	@ 0x52
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7fe fe0d 	bl	8007ef4 <ld_dword>
 80092da:	4603      	mov	r3, r0
 80092dc:	4a05      	ldr	r2, [pc, #20]	@ (80092f4 <check_fs+0xa8>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d101      	bne.n	80092e6 <check_fs+0x9a>
 80092e2:	2300      	movs	r3, #0
 80092e4:	e000      	b.n	80092e8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80092e6:	2302      	movs	r3, #2
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3708      	adds	r7, #8
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	00544146 	.word	0x00544146
 80092f4:	33544146 	.word	0x33544146

080092f8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b096      	sub	sp, #88	@ 0x58
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	60f8      	str	r0, [r7, #12]
 8009300:	60b9      	str	r1, [r7, #8]
 8009302:	4613      	mov	r3, r2
 8009304:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2200      	movs	r2, #0
 800930a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f7ff ff58 	bl	80091c2 <get_ldnumber>
 8009312:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009316:	2b00      	cmp	r3, #0
 8009318:	da01      	bge.n	800931e <find_volume+0x26>
 800931a:	230b      	movs	r3, #11
 800931c:	e22d      	b.n	800977a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800931e:	4aa1      	ldr	r2, [pc, #644]	@ (80095a4 <find_volume+0x2ac>)
 8009320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009326:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <find_volume+0x3a>
 800932e:	230c      	movs	r3, #12
 8009330:	e223      	b.n	800977a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009336:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009338:	79fb      	ldrb	r3, [r7, #7]
 800933a:	f023 0301 	bic.w	r3, r3, #1
 800933e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d01a      	beq.n	800937e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934a:	785b      	ldrb	r3, [r3, #1]
 800934c:	4618      	mov	r0, r3
 800934e:	f7fe fd19 	bl	8007d84 <disk_status>
 8009352:	4603      	mov	r3, r0
 8009354:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009358:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800935c:	f003 0301 	and.w	r3, r3, #1
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10c      	bne.n	800937e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009364:	79fb      	ldrb	r3, [r7, #7]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d007      	beq.n	800937a <find_volume+0x82>
 800936a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800936e:	f003 0304 	and.w	r3, r3, #4
 8009372:	2b00      	cmp	r3, #0
 8009374:	d001      	beq.n	800937a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009376:	230a      	movs	r3, #10
 8009378:	e1ff      	b.n	800977a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800937a:	2300      	movs	r3, #0
 800937c:	e1fd      	b.n	800977a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800937e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009380:	2200      	movs	r2, #0
 8009382:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009386:	b2da      	uxtb	r2, r3
 8009388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800938a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800938c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800938e:	785b      	ldrb	r3, [r3, #1]
 8009390:	4618      	mov	r0, r3
 8009392:	f7fe fd11 	bl	8007db8 <disk_initialize>
 8009396:	4603      	mov	r3, r0
 8009398:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800939c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80093a0:	f003 0301 	and.w	r3, r3, #1
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d001      	beq.n	80093ac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80093a8:	2303      	movs	r3, #3
 80093aa:	e1e6      	b.n	800977a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80093ac:	79fb      	ldrb	r3, [r7, #7]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d007      	beq.n	80093c2 <find_volume+0xca>
 80093b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80093b6:	f003 0304 	and.w	r3, r3, #4
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80093be:	230a      	movs	r3, #10
 80093c0:	e1db      	b.n	800977a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80093c2:	2300      	movs	r3, #0
 80093c4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80093c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80093c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80093ca:	f7ff ff3f 	bl	800924c <check_fs>
 80093ce:	4603      	mov	r3, r0
 80093d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80093d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093d8:	2b02      	cmp	r3, #2
 80093da:	d149      	bne.n	8009470 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80093dc:	2300      	movs	r3, #0
 80093de:	643b      	str	r3, [r7, #64]	@ 0x40
 80093e0:	e01e      	b.n	8009420 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80093e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ea:	011b      	lsls	r3, r3, #4
 80093ec:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80093f0:	4413      	add	r3, r2
 80093f2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	3304      	adds	r3, #4
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d006      	beq.n	800940c <find_volume+0x114>
 80093fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009400:	3308      	adds	r3, #8
 8009402:	4618      	mov	r0, r3
 8009404:	f7fe fd76 	bl	8007ef4 <ld_dword>
 8009408:	4602      	mov	r2, r0
 800940a:	e000      	b.n	800940e <find_volume+0x116>
 800940c:	2200      	movs	r2, #0
 800940e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	3358      	adds	r3, #88	@ 0x58
 8009414:	443b      	add	r3, r7
 8009416:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800941a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800941c:	3301      	adds	r3, #1
 800941e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009422:	2b03      	cmp	r3, #3
 8009424:	d9dd      	bls.n	80093e2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009426:	2300      	movs	r3, #0
 8009428:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800942a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800942c:	2b00      	cmp	r3, #0
 800942e:	d002      	beq.n	8009436 <find_volume+0x13e>
 8009430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009432:	3b01      	subs	r3, #1
 8009434:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	3358      	adds	r3, #88	@ 0x58
 800943c:	443b      	add	r3, r7
 800943e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009442:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009446:	2b00      	cmp	r3, #0
 8009448:	d005      	beq.n	8009456 <find_volume+0x15e>
 800944a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800944c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800944e:	f7ff fefd 	bl	800924c <check_fs>
 8009452:	4603      	mov	r3, r0
 8009454:	e000      	b.n	8009458 <find_volume+0x160>
 8009456:	2303      	movs	r3, #3
 8009458:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800945c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009460:	2b01      	cmp	r3, #1
 8009462:	d905      	bls.n	8009470 <find_volume+0x178>
 8009464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009466:	3301      	adds	r3, #1
 8009468:	643b      	str	r3, [r7, #64]	@ 0x40
 800946a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800946c:	2b03      	cmp	r3, #3
 800946e:	d9e2      	bls.n	8009436 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009470:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009474:	2b04      	cmp	r3, #4
 8009476:	d101      	bne.n	800947c <find_volume+0x184>
 8009478:	2301      	movs	r3, #1
 800947a:	e17e      	b.n	800977a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800947c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009480:	2b01      	cmp	r3, #1
 8009482:	d901      	bls.n	8009488 <find_volume+0x190>
 8009484:	230d      	movs	r3, #13
 8009486:	e178      	b.n	800977a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948a:	3330      	adds	r3, #48	@ 0x30
 800948c:	330b      	adds	r3, #11
 800948e:	4618      	mov	r0, r3
 8009490:	f7fe fd18 	bl	8007ec4 <ld_word>
 8009494:	4603      	mov	r3, r0
 8009496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800949a:	d001      	beq.n	80094a0 <find_volume+0x1a8>
 800949c:	230d      	movs	r3, #13
 800949e:	e16c      	b.n	800977a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80094a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a2:	3330      	adds	r3, #48	@ 0x30
 80094a4:	3316      	adds	r3, #22
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7fe fd0c 	bl	8007ec4 <ld_word>
 80094ac:	4603      	mov	r3, r0
 80094ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80094b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d106      	bne.n	80094c4 <find_volume+0x1cc>
 80094b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b8:	3330      	adds	r3, #48	@ 0x30
 80094ba:	3324      	adds	r3, #36	@ 0x24
 80094bc:	4618      	mov	r0, r3
 80094be:	f7fe fd19 	bl	8007ef4 <ld_dword>
 80094c2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80094c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094c8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80094ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094cc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80094d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80094d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d6:	789b      	ldrb	r3, [r3, #2]
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d005      	beq.n	80094e8 <find_volume+0x1f0>
 80094dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094de:	789b      	ldrb	r3, [r3, #2]
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d001      	beq.n	80094e8 <find_volume+0x1f0>
 80094e4:	230d      	movs	r3, #13
 80094e6:	e148      	b.n	800977a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80094e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ea:	789b      	ldrb	r3, [r3, #2]
 80094ec:	461a      	mov	r2, r3
 80094ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f0:	fb02 f303 	mul.w	r3, r2, r3
 80094f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80094f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094fc:	461a      	mov	r2, r3
 80094fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009500:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009504:	895b      	ldrh	r3, [r3, #10]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d008      	beq.n	800951c <find_volume+0x224>
 800950a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950c:	895b      	ldrh	r3, [r3, #10]
 800950e:	461a      	mov	r2, r3
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	895b      	ldrh	r3, [r3, #10]
 8009514:	3b01      	subs	r3, #1
 8009516:	4013      	ands	r3, r2
 8009518:	2b00      	cmp	r3, #0
 800951a:	d001      	beq.n	8009520 <find_volume+0x228>
 800951c:	230d      	movs	r3, #13
 800951e:	e12c      	b.n	800977a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009522:	3330      	adds	r3, #48	@ 0x30
 8009524:	3311      	adds	r3, #17
 8009526:	4618      	mov	r0, r3
 8009528:	f7fe fccc 	bl	8007ec4 <ld_word>
 800952c:	4603      	mov	r3, r0
 800952e:	461a      	mov	r2, r3
 8009530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009532:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009536:	891b      	ldrh	r3, [r3, #8]
 8009538:	f003 030f 	and.w	r3, r3, #15
 800953c:	b29b      	uxth	r3, r3
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <find_volume+0x24e>
 8009542:	230d      	movs	r3, #13
 8009544:	e119      	b.n	800977a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009548:	3330      	adds	r3, #48	@ 0x30
 800954a:	3313      	adds	r3, #19
 800954c:	4618      	mov	r0, r3
 800954e:	f7fe fcb9 	bl	8007ec4 <ld_word>
 8009552:	4603      	mov	r3, r0
 8009554:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009558:	2b00      	cmp	r3, #0
 800955a:	d106      	bne.n	800956a <find_volume+0x272>
 800955c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800955e:	3330      	adds	r3, #48	@ 0x30
 8009560:	3320      	adds	r3, #32
 8009562:	4618      	mov	r0, r3
 8009564:	f7fe fcc6 	bl	8007ef4 <ld_dword>
 8009568:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800956a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800956c:	3330      	adds	r3, #48	@ 0x30
 800956e:	330e      	adds	r3, #14
 8009570:	4618      	mov	r0, r3
 8009572:	f7fe fca7 	bl	8007ec4 <ld_word>
 8009576:	4603      	mov	r3, r0
 8009578:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800957a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <find_volume+0x28c>
 8009580:	230d      	movs	r3, #13
 8009582:	e0fa      	b.n	800977a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009584:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009588:	4413      	add	r3, r2
 800958a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800958c:	8912      	ldrh	r2, [r2, #8]
 800958e:	0912      	lsrs	r2, r2, #4
 8009590:	b292      	uxth	r2, r2
 8009592:	4413      	add	r3, r2
 8009594:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009596:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959a:	429a      	cmp	r2, r3
 800959c:	d204      	bcs.n	80095a8 <find_volume+0x2b0>
 800959e:	230d      	movs	r3, #13
 80095a0:	e0eb      	b.n	800977a <find_volume+0x482>
 80095a2:	bf00      	nop
 80095a4:	24000478 	.word	0x24000478
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80095a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095b0:	8952      	ldrh	r2, [r2, #10]
 80095b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80095b6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d101      	bne.n	80095c2 <find_volume+0x2ca>
 80095be:	230d      	movs	r3, #13
 80095c0:	e0db      	b.n	800977a <find_volume+0x482>
		fmt = FS_FAT32;
 80095c2:	2303      	movs	r3, #3
 80095c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80095c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ca:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d802      	bhi.n	80095d8 <find_volume+0x2e0>
 80095d2:	2302      	movs	r3, #2
 80095d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80095d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095da:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80095de:	4293      	cmp	r3, r2
 80095e0:	d802      	bhi.n	80095e8 <find_volume+0x2f0>
 80095e2:	2301      	movs	r3, #1
 80095e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80095e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ea:	1c9a      	adds	r2, r3, #2
 80095ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ee:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80095f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80095f4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80095f6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80095f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095fa:	441a      	add	r2, r3
 80095fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fe:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009600:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	441a      	add	r2, r3
 8009606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009608:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800960a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800960e:	2b03      	cmp	r3, #3
 8009610:	d11e      	bne.n	8009650 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009614:	3330      	adds	r3, #48	@ 0x30
 8009616:	332a      	adds	r3, #42	@ 0x2a
 8009618:	4618      	mov	r0, r3
 800961a:	f7fe fc53 	bl	8007ec4 <ld_word>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d001      	beq.n	8009628 <find_volume+0x330>
 8009624:	230d      	movs	r3, #13
 8009626:	e0a8      	b.n	800977a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962a:	891b      	ldrh	r3, [r3, #8]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d001      	beq.n	8009634 <find_volume+0x33c>
 8009630:	230d      	movs	r3, #13
 8009632:	e0a2      	b.n	800977a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009636:	3330      	adds	r3, #48	@ 0x30
 8009638:	332c      	adds	r3, #44	@ 0x2c
 800963a:	4618      	mov	r0, r3
 800963c:	f7fe fc5a 	bl	8007ef4 <ld_dword>
 8009640:	4602      	mov	r2, r0
 8009642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009644:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	647b      	str	r3, [r7, #68]	@ 0x44
 800964e:	e01f      	b.n	8009690 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009652:	891b      	ldrh	r3, [r3, #8]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d101      	bne.n	800965c <find_volume+0x364>
 8009658:	230d      	movs	r3, #13
 800965a:	e08e      	b.n	800977a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800965c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965e:	6a1a      	ldr	r2, [r3, #32]
 8009660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009662:	441a      	add	r2, r3
 8009664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009666:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009668:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800966c:	2b02      	cmp	r3, #2
 800966e:	d103      	bne.n	8009678 <find_volume+0x380>
 8009670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	005b      	lsls	r3, r3, #1
 8009676:	e00a      	b.n	800968e <find_volume+0x396>
 8009678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967a:	695a      	ldr	r2, [r3, #20]
 800967c:	4613      	mov	r3, r2
 800967e:	005b      	lsls	r3, r3, #1
 8009680:	4413      	add	r3, r2
 8009682:	085a      	lsrs	r2, r3, #1
 8009684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009686:	695b      	ldr	r3, [r3, #20]
 8009688:	f003 0301 	and.w	r3, r3, #1
 800968c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800968e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009692:	699a      	ldr	r2, [r3, #24]
 8009694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009696:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800969a:	0a5b      	lsrs	r3, r3, #9
 800969c:	429a      	cmp	r2, r3
 800969e:	d201      	bcs.n	80096a4 <find_volume+0x3ac>
 80096a0:	230d      	movs	r3, #13
 80096a2:	e06a      	b.n	800977a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80096a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a6:	f04f 32ff 	mov.w	r2, #4294967295
 80096aa:	611a      	str	r2, [r3, #16]
 80096ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ae:	691a      	ldr	r2, [r3, #16]
 80096b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	2280      	movs	r2, #128	@ 0x80
 80096b8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80096ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80096be:	2b03      	cmp	r3, #3
 80096c0:	d149      	bne.n	8009756 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80096c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c4:	3330      	adds	r3, #48	@ 0x30
 80096c6:	3330      	adds	r3, #48	@ 0x30
 80096c8:	4618      	mov	r0, r3
 80096ca:	f7fe fbfb 	bl	8007ec4 <ld_word>
 80096ce:	4603      	mov	r3, r0
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d140      	bne.n	8009756 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80096d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096d6:	3301      	adds	r3, #1
 80096d8:	4619      	mov	r1, r3
 80096da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80096dc:	f7fe fea2 	bl	8008424 <move_window>
 80096e0:	4603      	mov	r3, r0
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d137      	bne.n	8009756 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80096e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e8:	2200      	movs	r2, #0
 80096ea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80096ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ee:	3330      	adds	r3, #48	@ 0x30
 80096f0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe fbe5 	bl	8007ec4 <ld_word>
 80096fa:	4603      	mov	r3, r0
 80096fc:	461a      	mov	r2, r3
 80096fe:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009702:	429a      	cmp	r2, r3
 8009704:	d127      	bne.n	8009756 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009708:	3330      	adds	r3, #48	@ 0x30
 800970a:	4618      	mov	r0, r3
 800970c:	f7fe fbf2 	bl	8007ef4 <ld_dword>
 8009710:	4603      	mov	r3, r0
 8009712:	4a1c      	ldr	r2, [pc, #112]	@ (8009784 <find_volume+0x48c>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d11e      	bne.n	8009756 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971a:	3330      	adds	r3, #48	@ 0x30
 800971c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009720:	4618      	mov	r0, r3
 8009722:	f7fe fbe7 	bl	8007ef4 <ld_dword>
 8009726:	4603      	mov	r3, r0
 8009728:	4a17      	ldr	r2, [pc, #92]	@ (8009788 <find_volume+0x490>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d113      	bne.n	8009756 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800972e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009730:	3330      	adds	r3, #48	@ 0x30
 8009732:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8009736:	4618      	mov	r0, r3
 8009738:	f7fe fbdc 	bl	8007ef4 <ld_dword>
 800973c:	4602      	mov	r2, r0
 800973e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009740:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009744:	3330      	adds	r3, #48	@ 0x30
 8009746:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe fbd2 	bl	8007ef4 <ld_dword>
 8009750:	4602      	mov	r2, r0
 8009752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009754:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009758:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800975c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800975e:	4b0b      	ldr	r3, [pc, #44]	@ (800978c <find_volume+0x494>)
 8009760:	881b      	ldrh	r3, [r3, #0]
 8009762:	3301      	adds	r3, #1
 8009764:	b29a      	uxth	r2, r3
 8009766:	4b09      	ldr	r3, [pc, #36]	@ (800978c <find_volume+0x494>)
 8009768:	801a      	strh	r2, [r3, #0]
 800976a:	4b08      	ldr	r3, [pc, #32]	@ (800978c <find_volume+0x494>)
 800976c:	881a      	ldrh	r2, [r3, #0]
 800976e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009770:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009772:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009774:	f7fe fdee 	bl	8008354 <clear_lock>
#endif
	return FR_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3758      	adds	r7, #88	@ 0x58
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	41615252 	.word	0x41615252
 8009788:	61417272 	.word	0x61417272
 800978c:	2400047c 	.word	0x2400047c

08009790 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b084      	sub	sp, #16
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800979a:	2309      	movs	r3, #9
 800979c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d01c      	beq.n	80097de <validate+0x4e>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d018      	beq.n	80097de <validate+0x4e>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d013      	beq.n	80097de <validate+0x4e>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	889a      	ldrh	r2, [r3, #4]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	88db      	ldrh	r3, [r3, #6]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d10c      	bne.n	80097de <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	785b      	ldrb	r3, [r3, #1]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fe fada 	bl	8007d84 <disk_status>
 80097d0:	4603      	mov	r3, r0
 80097d2:	f003 0301 	and.w	r3, r3, #1
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d101      	bne.n	80097de <validate+0x4e>
			res = FR_OK;
 80097da:	2300      	movs	r3, #0
 80097dc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80097de:	7bfb      	ldrb	r3, [r7, #15]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d102      	bne.n	80097ea <validate+0x5a>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	e000      	b.n	80097ec <validate+0x5c>
 80097ea:	2300      	movs	r3, #0
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	6013      	str	r3, [r2, #0]
	return res;
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b098      	sub	sp, #96	@ 0x60
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
 8009802:	60b9      	str	r1, [r7, #8]
 8009804:	4613      	mov	r3, r2
 8009806:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d101      	bne.n	8009812 <f_open+0x18>
 800980e:	2309      	movs	r3, #9
 8009810:	e1a9      	b.n	8009b66 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009812:	79fb      	ldrb	r3, [r7, #7]
 8009814:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009818:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800981a:	79fa      	ldrb	r2, [r7, #7]
 800981c:	f107 0110 	add.w	r1, r7, #16
 8009820:	f107 0308 	add.w	r3, r7, #8
 8009824:	4618      	mov	r0, r3
 8009826:	f7ff fd67 	bl	80092f8 <find_volume>
 800982a:	4603      	mov	r3, r0
 800982c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8009830:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009834:	2b00      	cmp	r3, #0
 8009836:	f040 818d 	bne.w	8009b54 <f_open+0x35a>
		dj.obj.fs = fs;
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800983e:	68ba      	ldr	r2, [r7, #8]
 8009840:	f107 0314 	add.w	r3, r7, #20
 8009844:	4611      	mov	r1, r2
 8009846:	4618      	mov	r0, r3
 8009848:	f7ff fc4a 	bl	80090e0 <follow_path>
 800984c:	4603      	mov	r3, r0
 800984e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009852:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009856:	2b00      	cmp	r3, #0
 8009858:	d118      	bne.n	800988c <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800985a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800985e:	b25b      	sxtb	r3, r3
 8009860:	2b00      	cmp	r3, #0
 8009862:	da03      	bge.n	800986c <f_open+0x72>
				res = FR_INVALID_NAME;
 8009864:	2306      	movs	r3, #6
 8009866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800986a:	e00f      	b.n	800988c <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800986c:	79fb      	ldrb	r3, [r7, #7]
 800986e:	2b01      	cmp	r3, #1
 8009870:	bf8c      	ite	hi
 8009872:	2301      	movhi	r3, #1
 8009874:	2300      	movls	r3, #0
 8009876:	b2db      	uxtb	r3, r3
 8009878:	461a      	mov	r2, r3
 800987a:	f107 0314 	add.w	r3, r7, #20
 800987e:	4611      	mov	r1, r2
 8009880:	4618      	mov	r0, r3
 8009882:	f7fe fc1f 	bl	80080c4 <chk_lock>
 8009886:	4603      	mov	r3, r0
 8009888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800988c:	79fb      	ldrb	r3, [r7, #7]
 800988e:	f003 031c 	and.w	r3, r3, #28
 8009892:	2b00      	cmp	r3, #0
 8009894:	d07f      	beq.n	8009996 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009896:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800989a:	2b00      	cmp	r3, #0
 800989c:	d017      	beq.n	80098ce <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800989e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098a2:	2b04      	cmp	r3, #4
 80098a4:	d10e      	bne.n	80098c4 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80098a6:	f7fe fc69 	bl	800817c <enq_lock>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d006      	beq.n	80098be <f_open+0xc4>
 80098b0:	f107 0314 	add.w	r3, r7, #20
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff fb4d 	bl	8008f54 <dir_register>
 80098ba:	4603      	mov	r3, r0
 80098bc:	e000      	b.n	80098c0 <f_open+0xc6>
 80098be:	2312      	movs	r3, #18
 80098c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80098c4:	79fb      	ldrb	r3, [r7, #7]
 80098c6:	f043 0308 	orr.w	r3, r3, #8
 80098ca:	71fb      	strb	r3, [r7, #7]
 80098cc:	e010      	b.n	80098f0 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80098ce:	7ebb      	ldrb	r3, [r7, #26]
 80098d0:	f003 0311 	and.w	r3, r3, #17
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d003      	beq.n	80098e0 <f_open+0xe6>
					res = FR_DENIED;
 80098d8:	2307      	movs	r3, #7
 80098da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80098de:	e007      	b.n	80098f0 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80098e0:	79fb      	ldrb	r3, [r7, #7]
 80098e2:	f003 0304 	and.w	r3, r3, #4
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d002      	beq.n	80098f0 <f_open+0xf6>
 80098ea:	2308      	movs	r3, #8
 80098ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80098f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d168      	bne.n	80099ca <f_open+0x1d0>
 80098f8:	79fb      	ldrb	r3, [r7, #7]
 80098fa:	f003 0308 	and.w	r3, r3, #8
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d063      	beq.n	80099ca <f_open+0x1d0>
				dw = GET_FATTIME();
 8009902:	f7fd fd03 	bl	800730c <get_fattime>
 8009906:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800990a:	330e      	adds	r3, #14
 800990c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800990e:	4618      	mov	r0, r3
 8009910:	f7fe fb2e 	bl	8007f70 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009916:	3316      	adds	r3, #22
 8009918:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800991a:	4618      	mov	r0, r3
 800991c:	f7fe fb28 	bl	8007f70 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009922:	330b      	adds	r3, #11
 8009924:	2220      	movs	r2, #32
 8009926:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800992c:	4611      	mov	r1, r2
 800992e:	4618      	mov	r0, r3
 8009930:	f7ff fa7c 	bl	8008e2c <ld_clust>
 8009934:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800993a:	2200      	movs	r2, #0
 800993c:	4618      	mov	r0, r3
 800993e:	f7ff fa94 	bl	8008e6a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009944:	331c      	adds	r3, #28
 8009946:	2100      	movs	r1, #0
 8009948:	4618      	mov	r0, r3
 800994a:	f7fe fb11 	bl	8007f70 <st_dword>
					fs->wflag = 1;
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	2201      	movs	r2, #1
 8009952:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009956:	2b00      	cmp	r3, #0
 8009958:	d037      	beq.n	80099ca <f_open+0x1d0>
						dw = fs->winsect;
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800995e:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009960:	f107 0314 	add.w	r3, r7, #20
 8009964:	2200      	movs	r2, #0
 8009966:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009968:	4618      	mov	r0, r3
 800996a:	f7fe ffa7 	bl	80088bc <remove_chain>
 800996e:	4603      	mov	r3, r0
 8009970:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009974:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009978:	2b00      	cmp	r3, #0
 800997a:	d126      	bne.n	80099ca <f_open+0x1d0>
							res = move_window(fs, dw);
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009980:	4618      	mov	r0, r3
 8009982:	f7fe fd4f 	bl	8008424 <move_window>
 8009986:	4603      	mov	r3, r0
 8009988:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009990:	3a01      	subs	r2, #1
 8009992:	60da      	str	r2, [r3, #12]
 8009994:	e019      	b.n	80099ca <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009996:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800999a:	2b00      	cmp	r3, #0
 800999c:	d115      	bne.n	80099ca <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800999e:	7ebb      	ldrb	r3, [r7, #26]
 80099a0:	f003 0310 	and.w	r3, r3, #16
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d003      	beq.n	80099b0 <f_open+0x1b6>
					res = FR_NO_FILE;
 80099a8:	2304      	movs	r3, #4
 80099aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80099ae:	e00c      	b.n	80099ca <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80099b0:	79fb      	ldrb	r3, [r7, #7]
 80099b2:	f003 0302 	and.w	r3, r3, #2
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d007      	beq.n	80099ca <f_open+0x1d0>
 80099ba:	7ebb      	ldrb	r3, [r7, #26]
 80099bc:	f003 0301 	and.w	r3, r3, #1
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d002      	beq.n	80099ca <f_open+0x1d0>
						res = FR_DENIED;
 80099c4:	2307      	movs	r3, #7
 80099c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80099ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d126      	bne.n	8009a20 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	f003 0308 	and.w	r3, r3, #8
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d003      	beq.n	80099e4 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80099dc:	79fb      	ldrb	r3, [r7, #7]
 80099de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099e2:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80099ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80099f2:	79fb      	ldrb	r3, [r7, #7]
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	bf8c      	ite	hi
 80099f8:	2301      	movhi	r3, #1
 80099fa:	2300      	movls	r3, #0
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	461a      	mov	r2, r3
 8009a00:	f107 0314 	add.w	r3, r7, #20
 8009a04:	4611      	mov	r1, r2
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7fe fbda 	bl	80081c0 <inc_lock>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d102      	bne.n	8009a20 <f_open+0x226>
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009a20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	f040 8095 	bne.w	8009b54 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a2e:	4611      	mov	r1, r2
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7ff f9fb 	bl	8008e2c <ld_clust>
 8009a36:	4602      	mov	r2, r0
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a3e:	331c      	adds	r3, #28
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7fe fa57 	bl	8007ef4 <ld_dword>
 8009a46:	4602      	mov	r2, r0
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	88da      	ldrh	r2, [r3, #6]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	79fa      	ldrb	r2, [r7, #7]
 8009a64:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2200      	movs	r2, #0
 8009a76:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	3330      	adds	r3, #48	@ 0x30
 8009a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a80:	2100      	movs	r1, #0
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fe fac1 	bl	800800a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009a88:	79fb      	ldrb	r3, [r7, #7]
 8009a8a:	f003 0320 	and.w	r3, r3, #32
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d060      	beq.n	8009b54 <f_open+0x35a>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d05c      	beq.n	8009b54 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	68da      	ldr	r2, [r3, #12]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	895b      	ldrh	r3, [r3, #10]
 8009aa6:	025b      	lsls	r3, r3, #9
 8009aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ab6:	e016      	b.n	8009ae6 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7fe fd6c 	bl	800859a <get_fat>
 8009ac2:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009ac4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d802      	bhi.n	8009ad0 <f_open+0x2d6>
 8009aca:	2302      	movs	r3, #2
 8009acc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009ad0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ad6:	d102      	bne.n	8009ade <f_open+0x2e4>
 8009ad8:	2301      	movs	r3, #1
 8009ada:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009ade:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009ae0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ae2:	1ad3      	subs	r3, r2, r3
 8009ae4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ae6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d103      	bne.n	8009af6 <f_open+0x2fc>
 8009aee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009af0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d8e0      	bhi.n	8009ab8 <f_open+0x2be>
				}
				fp->clust = clst;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009afa:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009afc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d127      	bne.n	8009b54 <f_open+0x35a>
 8009b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d022      	beq.n	8009b54 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7fe fd22 	bl	800855c <clust2sect>
 8009b18:	6478      	str	r0, [r7, #68]	@ 0x44
 8009b1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d103      	bne.n	8009b28 <f_open+0x32e>
						res = FR_INT_ERR;
 8009b20:	2302      	movs	r3, #2
 8009b22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009b26:	e015      	b.n	8009b54 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009b28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b2a:	0a5a      	lsrs	r2, r3, #9
 8009b2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b2e:	441a      	add	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	7858      	ldrb	r0, [r3, #1]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	6a1a      	ldr	r2, [r3, #32]
 8009b42:	2301      	movs	r3, #1
 8009b44:	f7fe f960 	bl	8007e08 <disk_read>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d002      	beq.n	8009b54 <f_open+0x35a>
 8009b4e:	2301      	movs	r3, #1
 8009b50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009b54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <f_open+0x368>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009b62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3760      	adds	r7, #96	@ 0x60
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b08c      	sub	sp, #48	@ 0x30
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	60f8      	str	r0, [r7, #12]
 8009b76:	60b9      	str	r1, [r7, #8]
 8009b78:	607a      	str	r2, [r7, #4]
 8009b7a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	2200      	movs	r2, #0
 8009b84:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	f107 0210 	add.w	r2, r7, #16
 8009b8c:	4611      	mov	r1, r2
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff fdfe 	bl	8009790 <validate>
 8009b94:	4603      	mov	r3, r0
 8009b96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d107      	bne.n	8009bb2 <f_write+0x44>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	7d5b      	ldrb	r3, [r3, #21]
 8009ba6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009baa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d002      	beq.n	8009bb8 <f_write+0x4a>
 8009bb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bb6:	e14b      	b.n	8009e50 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	7d1b      	ldrb	r3, [r3, #20]
 8009bbc:	f003 0302 	and.w	r3, r3, #2
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d101      	bne.n	8009bc8 <f_write+0x5a>
 8009bc4:	2307      	movs	r3, #7
 8009bc6:	e143      	b.n	8009e50 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	699a      	ldr	r2, [r3, #24]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	441a      	add	r2, r3
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	699b      	ldr	r3, [r3, #24]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	f080 812d 	bcs.w	8009e34 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	699b      	ldr	r3, [r3, #24]
 8009bde:	43db      	mvns	r3, r3
 8009be0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009be2:	e127      	b.n	8009e34 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	699b      	ldr	r3, [r3, #24]
 8009be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f040 80e3 	bne.w	8009db8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	0a5b      	lsrs	r3, r3, #9
 8009bf8:	693a      	ldr	r2, [r7, #16]
 8009bfa:	8952      	ldrh	r2, [r2, #10]
 8009bfc:	3a01      	subs	r2, #1
 8009bfe:	4013      	ands	r3, r2
 8009c00:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d143      	bne.n	8009c90 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	699b      	ldr	r3, [r3, #24]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d10c      	bne.n	8009c2a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d11a      	bne.n	8009c52 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2100      	movs	r1, #0
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fe feb0 	bl	8008986 <create_chain>
 8009c26:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009c28:	e013      	b.n	8009c52 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d007      	beq.n	8009c42 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	4619      	mov	r1, r3
 8009c38:	68f8      	ldr	r0, [r7, #12]
 8009c3a:	f7fe ff3c 	bl	8008ab6 <clmt_clust>
 8009c3e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009c40:	e007      	b.n	8009c52 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009c42:	68fa      	ldr	r2, [r7, #12]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	69db      	ldr	r3, [r3, #28]
 8009c48:	4619      	mov	r1, r3
 8009c4a:	4610      	mov	r0, r2
 8009c4c:	f7fe fe9b 	bl	8008986 <create_chain>
 8009c50:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	f000 80f2 	beq.w	8009e3e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d104      	bne.n	8009c6a <f_write+0xfc>
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2202      	movs	r2, #2
 8009c64:	755a      	strb	r2, [r3, #21]
 8009c66:	2302      	movs	r3, #2
 8009c68:	e0f2      	b.n	8009e50 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c70:	d104      	bne.n	8009c7c <f_write+0x10e>
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2201      	movs	r2, #1
 8009c76:	755a      	strb	r2, [r3, #21]
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e0e9      	b.n	8009e50 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c80:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d102      	bne.n	8009c90 <f_write+0x122>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c8e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	7d1b      	ldrb	r3, [r3, #20]
 8009c94:	b25b      	sxtb	r3, r3
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	da18      	bge.n	8009ccc <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	7858      	ldrb	r0, [r3, #1]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6a1a      	ldr	r2, [r3, #32]
 8009ca8:	2301      	movs	r3, #1
 8009caa:	f7fe f8cd 	bl	8007e48 <disk_write>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d004      	beq.n	8009cbe <f_write+0x150>
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	755a      	strb	r2, [r3, #21]
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e0c8      	b.n	8009e50 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	7d1b      	ldrb	r3, [r3, #20]
 8009cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cc6:	b2da      	uxtb	r2, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009ccc:	693a      	ldr	r2, [r7, #16]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	4610      	mov	r0, r2
 8009cd6:	f7fe fc41 	bl	800855c <clust2sect>
 8009cda:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d104      	bne.n	8009cec <f_write+0x17e>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2202      	movs	r2, #2
 8009ce6:	755a      	strb	r2, [r3, #21]
 8009ce8:	2302      	movs	r3, #2
 8009cea:	e0b1      	b.n	8009e50 <f_write+0x2e2>
			sect += csect;
 8009cec:	697a      	ldr	r2, [r7, #20]
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	0a5b      	lsrs	r3, r3, #9
 8009cf8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d03c      	beq.n	8009d7a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009d00:	69ba      	ldr	r2, [r7, #24]
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	4413      	add	r3, r2
 8009d06:	693a      	ldr	r2, [r7, #16]
 8009d08:	8952      	ldrh	r2, [r2, #10]
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d905      	bls.n	8009d1a <f_write+0x1ac>
					cc = fs->csize - csect;
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	895b      	ldrh	r3, [r3, #10]
 8009d12:	461a      	mov	r2, r3
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	1ad3      	subs	r3, r2, r3
 8009d18:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	7858      	ldrb	r0, [r3, #1]
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	697a      	ldr	r2, [r7, #20]
 8009d22:	69f9      	ldr	r1, [r7, #28]
 8009d24:	f7fe f890 	bl	8007e48 <disk_write>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d004      	beq.n	8009d38 <f_write+0x1ca>
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2201      	movs	r2, #1
 8009d32:	755a      	strb	r2, [r3, #21]
 8009d34:	2301      	movs	r3, #1
 8009d36:	e08b      	b.n	8009e50 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6a1a      	ldr	r2, [r3, #32]
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	6a3a      	ldr	r2, [r7, #32]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d915      	bls.n	8009d72 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6a1a      	ldr	r2, [r3, #32]
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	1ad3      	subs	r3, r2, r3
 8009d54:	025b      	lsls	r3, r3, #9
 8009d56:	69fa      	ldr	r2, [r7, #28]
 8009d58:	4413      	add	r3, r2
 8009d5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d5e:	4619      	mov	r1, r3
 8009d60:	f7fe f932 	bl	8007fc8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	7d1b      	ldrb	r3, [r3, #20]
 8009d68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009d72:	6a3b      	ldr	r3, [r7, #32]
 8009d74:	025b      	lsls	r3, r3, #9
 8009d76:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8009d78:	e03f      	b.n	8009dfa <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d016      	beq.n	8009db2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	699a      	ldr	r2, [r3, #24]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d210      	bcs.n	8009db2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	7858      	ldrb	r0, [r3, #1]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	f7fe f833 	bl	8007e08 <disk_read>
 8009da2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d004      	beq.n	8009db2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2201      	movs	r2, #1
 8009dac:	755a      	strb	r2, [r3, #21]
 8009dae:	2301      	movs	r3, #1
 8009db0:	e04e      	b.n	8009e50 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	697a      	ldr	r2, [r7, #20]
 8009db6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	699b      	ldr	r3, [r3, #24]
 8009dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dc0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009dc4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d901      	bls.n	8009dd2 <f_write+0x264>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	699b      	ldr	r3, [r3, #24]
 8009ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009de0:	4413      	add	r3, r2
 8009de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009de4:	69f9      	ldr	r1, [r7, #28]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f7fe f8ee 	bl	8007fc8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	7d1b      	ldrb	r3, [r3, #20]
 8009df0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009df4:	b2da      	uxtb	r2, r3
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009dfa:	69fa      	ldr	r2, [r7, #28]
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfe:	4413      	add	r3, r2
 8009e00:	61fb      	str	r3, [r7, #28]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	699a      	ldr	r2, [r3, #24]
 8009e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e08:	441a      	add	r2, r3
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	619a      	str	r2, [r3, #24]
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	68da      	ldr	r2, [r3, #12]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	699b      	ldr	r3, [r3, #24]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	bf38      	it	cc
 8009e1a:	461a      	movcc	r2, r3
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	60da      	str	r2, [r3, #12]
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e26:	441a      	add	r2, r3
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	601a      	str	r2, [r3, #0]
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f47f aed4 	bne.w	8009be4 <f_write+0x76>
 8009e3c:	e000      	b.n	8009e40 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009e3e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	7d1b      	ldrb	r3, [r3, #20]
 8009e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3730      	adds	r7, #48	@ 0x30
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f107 0208 	add.w	r2, r7, #8
 8009e66:	4611      	mov	r1, r2
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7ff fc91 	bl	8009790 <validate>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009e72:	7dfb      	ldrb	r3, [r7, #23]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d168      	bne.n	8009f4a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	7d1b      	ldrb	r3, [r3, #20]
 8009e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d062      	beq.n	8009f4a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	7d1b      	ldrb	r3, [r3, #20]
 8009e88:	b25b      	sxtb	r3, r3
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	da15      	bge.n	8009eba <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	7858      	ldrb	r0, [r3, #1]
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6a1a      	ldr	r2, [r3, #32]
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	f7fd ffd3 	bl	8007e48 <disk_write>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <f_sync+0x54>
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e04f      	b.n	8009f4c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	7d1b      	ldrb	r3, [r3, #20]
 8009eb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009eb4:	b2da      	uxtb	r2, r3
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009eba:	f7fd fa27 	bl	800730c <get_fattime>
 8009ebe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009ec0:	68ba      	ldr	r2, [r7, #8]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	4610      	mov	r0, r2
 8009eca:	f7fe faab 	bl	8008424 <move_window>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009ed2:	7dfb      	ldrb	r3, [r7, #23]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d138      	bne.n	8009f4a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009edc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	330b      	adds	r3, #11
 8009ee2:	781a      	ldrb	r2, [r3, #0]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	330b      	adds	r3, #11
 8009ee8:	f042 0220 	orr.w	r2, r2, #32
 8009eec:	b2d2      	uxtb	r2, r2
 8009eee:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6818      	ldr	r0, [r3, #0]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	461a      	mov	r2, r3
 8009efa:	68f9      	ldr	r1, [r7, #12]
 8009efc:	f7fe ffb5 	bl	8008e6a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f103 021c 	add.w	r2, r3, #28
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	f7fe f82f 	bl	8007f70 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3316      	adds	r3, #22
 8009f16:	6939      	ldr	r1, [r7, #16]
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7fe f829 	bl	8007f70 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	3312      	adds	r3, #18
 8009f22:	2100      	movs	r1, #0
 8009f24:	4618      	mov	r0, r3
 8009f26:	f7fe f808 	bl	8007f3a <st_word>
					fs->wflag = 1;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fe faa4 	bl	8008480 <sync_fs>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	7d1b      	ldrb	r3, [r3, #20]
 8009f40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f44:	b2da      	uxtb	r2, r3
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009f4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3718      	adds	r7, #24
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}

08009f54 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f7ff ff7b 	bl	8009e58 <f_sync>
 8009f62:	4603      	mov	r3, r0
 8009f64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009f66:	7bfb      	ldrb	r3, [r7, #15]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d118      	bne.n	8009f9e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f107 0208 	add.w	r2, r7, #8
 8009f72:	4611      	mov	r1, r2
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7ff fc0b 	bl	8009790 <validate>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d10c      	bne.n	8009f9e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe f9a7 	bl	80082dc <dec_lock>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009f92:	7bfb      	ldrb	r3, [r7, #15]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d102      	bne.n	8009f9e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3710      	adds	r7, #16
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b087      	sub	sp, #28
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fc0:	7a5b      	ldrb	r3, [r3, #9]
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d131      	bne.n	800a02c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fca:	7a5b      	ldrb	r3, [r3, #9]
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	461a      	mov	r2, r3
 8009fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fd2:	2100      	movs	r1, #0
 8009fd4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009fd6:	4b19      	ldr	r3, [pc, #100]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fd8:	7a5b      	ldrb	r3, [r3, #9]
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	4a17      	ldr	r2, [pc, #92]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	4413      	add	r3, r2
 8009fe2:	68fa      	ldr	r2, [r7, #12]
 8009fe4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009fe6:	4b15      	ldr	r3, [pc, #84]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009fe8:	7a5b      	ldrb	r3, [r3, #9]
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	461a      	mov	r2, r3
 8009fee:	4b13      	ldr	r3, [pc, #76]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009ff0:	4413      	add	r3, r2
 8009ff2:	79fa      	ldrb	r2, [r7, #7]
 8009ff4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009ff6:	4b11      	ldr	r3, [pc, #68]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 8009ff8:	7a5b      	ldrb	r3, [r3, #9]
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	b2d1      	uxtb	r1, r2
 800a000:	4a0e      	ldr	r2, [pc, #56]	@ (800a03c <FATFS_LinkDriverEx+0x94>)
 800a002:	7251      	strb	r1, [r2, #9]
 800a004:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a006:	7dbb      	ldrb	r3, [r7, #22]
 800a008:	3330      	adds	r3, #48	@ 0x30
 800a00a:	b2da      	uxtb	r2, r3
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	3301      	adds	r3, #1
 800a014:	223a      	movs	r2, #58	@ 0x3a
 800a016:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	3302      	adds	r3, #2
 800a01c:	222f      	movs	r2, #47	@ 0x2f
 800a01e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	3303      	adds	r3, #3
 800a024:	2200      	movs	r2, #0
 800a026:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a028:	2300      	movs	r3, #0
 800a02a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a02c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a02e:	4618      	mov	r0, r3
 800a030:	371c      	adds	r7, #28
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
 800a03a:	bf00      	nop
 800a03c:	240004a0 	.word	0x240004a0

0800a040 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a04a:	2200      	movs	r2, #0
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f7ff ffaa 	bl	8009fa8 <FATFS_LinkDriverEx>
 800a054:	4603      	mov	r3, r0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
	...

0800a060 <siprintf>:
 800a060:	b40e      	push	{r1, r2, r3}
 800a062:	b500      	push	{lr}
 800a064:	b09c      	sub	sp, #112	@ 0x70
 800a066:	ab1d      	add	r3, sp, #116	@ 0x74
 800a068:	9002      	str	r0, [sp, #8]
 800a06a:	9006      	str	r0, [sp, #24]
 800a06c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a070:	4809      	ldr	r0, [pc, #36]	@ (800a098 <siprintf+0x38>)
 800a072:	9107      	str	r1, [sp, #28]
 800a074:	9104      	str	r1, [sp, #16]
 800a076:	4909      	ldr	r1, [pc, #36]	@ (800a09c <siprintf+0x3c>)
 800a078:	f853 2b04 	ldr.w	r2, [r3], #4
 800a07c:	9105      	str	r1, [sp, #20]
 800a07e:	6800      	ldr	r0, [r0, #0]
 800a080:	9301      	str	r3, [sp, #4]
 800a082:	a902      	add	r1, sp, #8
 800a084:	f000 f994 	bl	800a3b0 <_svfiprintf_r>
 800a088:	9b02      	ldr	r3, [sp, #8]
 800a08a:	2200      	movs	r2, #0
 800a08c:	701a      	strb	r2, [r3, #0]
 800a08e:	b01c      	add	sp, #112	@ 0x70
 800a090:	f85d eb04 	ldr.w	lr, [sp], #4
 800a094:	b003      	add	sp, #12
 800a096:	4770      	bx	lr
 800a098:	24000038 	.word	0x24000038
 800a09c:	ffff0208 	.word	0xffff0208

0800a0a0 <memset>:
 800a0a0:	4402      	add	r2, r0
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d100      	bne.n	800a0aa <memset+0xa>
 800a0a8:	4770      	bx	lr
 800a0aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a0ae:	e7f9      	b.n	800a0a4 <memset+0x4>

0800a0b0 <__errno>:
 800a0b0:	4b01      	ldr	r3, [pc, #4]	@ (800a0b8 <__errno+0x8>)
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	4770      	bx	lr
 800a0b6:	bf00      	nop
 800a0b8:	24000038 	.word	0x24000038

0800a0bc <__libc_init_array>:
 800a0bc:	b570      	push	{r4, r5, r6, lr}
 800a0be:	4d0d      	ldr	r5, [pc, #52]	@ (800a0f4 <__libc_init_array+0x38>)
 800a0c0:	4c0d      	ldr	r4, [pc, #52]	@ (800a0f8 <__libc_init_array+0x3c>)
 800a0c2:	1b64      	subs	r4, r4, r5
 800a0c4:	10a4      	asrs	r4, r4, #2
 800a0c6:	2600      	movs	r6, #0
 800a0c8:	42a6      	cmp	r6, r4
 800a0ca:	d109      	bne.n	800a0e0 <__libc_init_array+0x24>
 800a0cc:	4d0b      	ldr	r5, [pc, #44]	@ (800a0fc <__libc_init_array+0x40>)
 800a0ce:	4c0c      	ldr	r4, [pc, #48]	@ (800a100 <__libc_init_array+0x44>)
 800a0d0:	f000 fc66 	bl	800a9a0 <_init>
 800a0d4:	1b64      	subs	r4, r4, r5
 800a0d6:	10a4      	asrs	r4, r4, #2
 800a0d8:	2600      	movs	r6, #0
 800a0da:	42a6      	cmp	r6, r4
 800a0dc:	d105      	bne.n	800a0ea <__libc_init_array+0x2e>
 800a0de:	bd70      	pop	{r4, r5, r6, pc}
 800a0e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0e4:	4798      	blx	r3
 800a0e6:	3601      	adds	r6, #1
 800a0e8:	e7ee      	b.n	800a0c8 <__libc_init_array+0xc>
 800a0ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0ee:	4798      	blx	r3
 800a0f0:	3601      	adds	r6, #1
 800a0f2:	e7f2      	b.n	800a0da <__libc_init_array+0x1e>
 800a0f4:	0800ab4c 	.word	0x0800ab4c
 800a0f8:	0800ab4c 	.word	0x0800ab4c
 800a0fc:	0800ab4c 	.word	0x0800ab4c
 800a100:	0800ab50 	.word	0x0800ab50

0800a104 <__retarget_lock_acquire_recursive>:
 800a104:	4770      	bx	lr

0800a106 <__retarget_lock_release_recursive>:
 800a106:	4770      	bx	lr

0800a108 <_free_r>:
 800a108:	b538      	push	{r3, r4, r5, lr}
 800a10a:	4605      	mov	r5, r0
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d041      	beq.n	800a194 <_free_r+0x8c>
 800a110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a114:	1f0c      	subs	r4, r1, #4
 800a116:	2b00      	cmp	r3, #0
 800a118:	bfb8      	it	lt
 800a11a:	18e4      	addlt	r4, r4, r3
 800a11c:	f000 f8e0 	bl	800a2e0 <__malloc_lock>
 800a120:	4a1d      	ldr	r2, [pc, #116]	@ (800a198 <_free_r+0x90>)
 800a122:	6813      	ldr	r3, [r2, #0]
 800a124:	b933      	cbnz	r3, 800a134 <_free_r+0x2c>
 800a126:	6063      	str	r3, [r4, #4]
 800a128:	6014      	str	r4, [r2, #0]
 800a12a:	4628      	mov	r0, r5
 800a12c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a130:	f000 b8dc 	b.w	800a2ec <__malloc_unlock>
 800a134:	42a3      	cmp	r3, r4
 800a136:	d908      	bls.n	800a14a <_free_r+0x42>
 800a138:	6820      	ldr	r0, [r4, #0]
 800a13a:	1821      	adds	r1, r4, r0
 800a13c:	428b      	cmp	r3, r1
 800a13e:	bf01      	itttt	eq
 800a140:	6819      	ldreq	r1, [r3, #0]
 800a142:	685b      	ldreq	r3, [r3, #4]
 800a144:	1809      	addeq	r1, r1, r0
 800a146:	6021      	streq	r1, [r4, #0]
 800a148:	e7ed      	b.n	800a126 <_free_r+0x1e>
 800a14a:	461a      	mov	r2, r3
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	b10b      	cbz	r3, 800a154 <_free_r+0x4c>
 800a150:	42a3      	cmp	r3, r4
 800a152:	d9fa      	bls.n	800a14a <_free_r+0x42>
 800a154:	6811      	ldr	r1, [r2, #0]
 800a156:	1850      	adds	r0, r2, r1
 800a158:	42a0      	cmp	r0, r4
 800a15a:	d10b      	bne.n	800a174 <_free_r+0x6c>
 800a15c:	6820      	ldr	r0, [r4, #0]
 800a15e:	4401      	add	r1, r0
 800a160:	1850      	adds	r0, r2, r1
 800a162:	4283      	cmp	r3, r0
 800a164:	6011      	str	r1, [r2, #0]
 800a166:	d1e0      	bne.n	800a12a <_free_r+0x22>
 800a168:	6818      	ldr	r0, [r3, #0]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	6053      	str	r3, [r2, #4]
 800a16e:	4408      	add	r0, r1
 800a170:	6010      	str	r0, [r2, #0]
 800a172:	e7da      	b.n	800a12a <_free_r+0x22>
 800a174:	d902      	bls.n	800a17c <_free_r+0x74>
 800a176:	230c      	movs	r3, #12
 800a178:	602b      	str	r3, [r5, #0]
 800a17a:	e7d6      	b.n	800a12a <_free_r+0x22>
 800a17c:	6820      	ldr	r0, [r4, #0]
 800a17e:	1821      	adds	r1, r4, r0
 800a180:	428b      	cmp	r3, r1
 800a182:	bf04      	itt	eq
 800a184:	6819      	ldreq	r1, [r3, #0]
 800a186:	685b      	ldreq	r3, [r3, #4]
 800a188:	6063      	str	r3, [r4, #4]
 800a18a:	bf04      	itt	eq
 800a18c:	1809      	addeq	r1, r1, r0
 800a18e:	6021      	streq	r1, [r4, #0]
 800a190:	6054      	str	r4, [r2, #4]
 800a192:	e7ca      	b.n	800a12a <_free_r+0x22>
 800a194:	bd38      	pop	{r3, r4, r5, pc}
 800a196:	bf00      	nop
 800a198:	240005f0 	.word	0x240005f0

0800a19c <sbrk_aligned>:
 800a19c:	b570      	push	{r4, r5, r6, lr}
 800a19e:	4e0f      	ldr	r6, [pc, #60]	@ (800a1dc <sbrk_aligned+0x40>)
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	6831      	ldr	r1, [r6, #0]
 800a1a4:	4605      	mov	r5, r0
 800a1a6:	b911      	cbnz	r1, 800a1ae <sbrk_aligned+0x12>
 800a1a8:	f000 fba6 	bl	800a8f8 <_sbrk_r>
 800a1ac:	6030      	str	r0, [r6, #0]
 800a1ae:	4621      	mov	r1, r4
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	f000 fba1 	bl	800a8f8 <_sbrk_r>
 800a1b6:	1c43      	adds	r3, r0, #1
 800a1b8:	d103      	bne.n	800a1c2 <sbrk_aligned+0x26>
 800a1ba:	f04f 34ff 	mov.w	r4, #4294967295
 800a1be:	4620      	mov	r0, r4
 800a1c0:	bd70      	pop	{r4, r5, r6, pc}
 800a1c2:	1cc4      	adds	r4, r0, #3
 800a1c4:	f024 0403 	bic.w	r4, r4, #3
 800a1c8:	42a0      	cmp	r0, r4
 800a1ca:	d0f8      	beq.n	800a1be <sbrk_aligned+0x22>
 800a1cc:	1a21      	subs	r1, r4, r0
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	f000 fb92 	bl	800a8f8 <_sbrk_r>
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	d1f2      	bne.n	800a1be <sbrk_aligned+0x22>
 800a1d8:	e7ef      	b.n	800a1ba <sbrk_aligned+0x1e>
 800a1da:	bf00      	nop
 800a1dc:	240005ec 	.word	0x240005ec

0800a1e0 <_malloc_r>:
 800a1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1e4:	1ccd      	adds	r5, r1, #3
 800a1e6:	f025 0503 	bic.w	r5, r5, #3
 800a1ea:	3508      	adds	r5, #8
 800a1ec:	2d0c      	cmp	r5, #12
 800a1ee:	bf38      	it	cc
 800a1f0:	250c      	movcc	r5, #12
 800a1f2:	2d00      	cmp	r5, #0
 800a1f4:	4606      	mov	r6, r0
 800a1f6:	db01      	blt.n	800a1fc <_malloc_r+0x1c>
 800a1f8:	42a9      	cmp	r1, r5
 800a1fa:	d904      	bls.n	800a206 <_malloc_r+0x26>
 800a1fc:	230c      	movs	r3, #12
 800a1fe:	6033      	str	r3, [r6, #0]
 800a200:	2000      	movs	r0, #0
 800a202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a206:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a2dc <_malloc_r+0xfc>
 800a20a:	f000 f869 	bl	800a2e0 <__malloc_lock>
 800a20e:	f8d8 3000 	ldr.w	r3, [r8]
 800a212:	461c      	mov	r4, r3
 800a214:	bb44      	cbnz	r4, 800a268 <_malloc_r+0x88>
 800a216:	4629      	mov	r1, r5
 800a218:	4630      	mov	r0, r6
 800a21a:	f7ff ffbf 	bl	800a19c <sbrk_aligned>
 800a21e:	1c43      	adds	r3, r0, #1
 800a220:	4604      	mov	r4, r0
 800a222:	d158      	bne.n	800a2d6 <_malloc_r+0xf6>
 800a224:	f8d8 4000 	ldr.w	r4, [r8]
 800a228:	4627      	mov	r7, r4
 800a22a:	2f00      	cmp	r7, #0
 800a22c:	d143      	bne.n	800a2b6 <_malloc_r+0xd6>
 800a22e:	2c00      	cmp	r4, #0
 800a230:	d04b      	beq.n	800a2ca <_malloc_r+0xea>
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	4639      	mov	r1, r7
 800a236:	4630      	mov	r0, r6
 800a238:	eb04 0903 	add.w	r9, r4, r3
 800a23c:	f000 fb5c 	bl	800a8f8 <_sbrk_r>
 800a240:	4581      	cmp	r9, r0
 800a242:	d142      	bne.n	800a2ca <_malloc_r+0xea>
 800a244:	6821      	ldr	r1, [r4, #0]
 800a246:	1a6d      	subs	r5, r5, r1
 800a248:	4629      	mov	r1, r5
 800a24a:	4630      	mov	r0, r6
 800a24c:	f7ff ffa6 	bl	800a19c <sbrk_aligned>
 800a250:	3001      	adds	r0, #1
 800a252:	d03a      	beq.n	800a2ca <_malloc_r+0xea>
 800a254:	6823      	ldr	r3, [r4, #0]
 800a256:	442b      	add	r3, r5
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	f8d8 3000 	ldr.w	r3, [r8]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	bb62      	cbnz	r2, 800a2bc <_malloc_r+0xdc>
 800a262:	f8c8 7000 	str.w	r7, [r8]
 800a266:	e00f      	b.n	800a288 <_malloc_r+0xa8>
 800a268:	6822      	ldr	r2, [r4, #0]
 800a26a:	1b52      	subs	r2, r2, r5
 800a26c:	d420      	bmi.n	800a2b0 <_malloc_r+0xd0>
 800a26e:	2a0b      	cmp	r2, #11
 800a270:	d917      	bls.n	800a2a2 <_malloc_r+0xc2>
 800a272:	1961      	adds	r1, r4, r5
 800a274:	42a3      	cmp	r3, r4
 800a276:	6025      	str	r5, [r4, #0]
 800a278:	bf18      	it	ne
 800a27a:	6059      	strne	r1, [r3, #4]
 800a27c:	6863      	ldr	r3, [r4, #4]
 800a27e:	bf08      	it	eq
 800a280:	f8c8 1000 	streq.w	r1, [r8]
 800a284:	5162      	str	r2, [r4, r5]
 800a286:	604b      	str	r3, [r1, #4]
 800a288:	4630      	mov	r0, r6
 800a28a:	f000 f82f 	bl	800a2ec <__malloc_unlock>
 800a28e:	f104 000b 	add.w	r0, r4, #11
 800a292:	1d23      	adds	r3, r4, #4
 800a294:	f020 0007 	bic.w	r0, r0, #7
 800a298:	1ac2      	subs	r2, r0, r3
 800a29a:	bf1c      	itt	ne
 800a29c:	1a1b      	subne	r3, r3, r0
 800a29e:	50a3      	strne	r3, [r4, r2]
 800a2a0:	e7af      	b.n	800a202 <_malloc_r+0x22>
 800a2a2:	6862      	ldr	r2, [r4, #4]
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	bf0c      	ite	eq
 800a2a8:	f8c8 2000 	streq.w	r2, [r8]
 800a2ac:	605a      	strne	r2, [r3, #4]
 800a2ae:	e7eb      	b.n	800a288 <_malloc_r+0xa8>
 800a2b0:	4623      	mov	r3, r4
 800a2b2:	6864      	ldr	r4, [r4, #4]
 800a2b4:	e7ae      	b.n	800a214 <_malloc_r+0x34>
 800a2b6:	463c      	mov	r4, r7
 800a2b8:	687f      	ldr	r7, [r7, #4]
 800a2ba:	e7b6      	b.n	800a22a <_malloc_r+0x4a>
 800a2bc:	461a      	mov	r2, r3
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	42a3      	cmp	r3, r4
 800a2c2:	d1fb      	bne.n	800a2bc <_malloc_r+0xdc>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	6053      	str	r3, [r2, #4]
 800a2c8:	e7de      	b.n	800a288 <_malloc_r+0xa8>
 800a2ca:	230c      	movs	r3, #12
 800a2cc:	6033      	str	r3, [r6, #0]
 800a2ce:	4630      	mov	r0, r6
 800a2d0:	f000 f80c 	bl	800a2ec <__malloc_unlock>
 800a2d4:	e794      	b.n	800a200 <_malloc_r+0x20>
 800a2d6:	6005      	str	r5, [r0, #0]
 800a2d8:	e7d6      	b.n	800a288 <_malloc_r+0xa8>
 800a2da:	bf00      	nop
 800a2dc:	240005f0 	.word	0x240005f0

0800a2e0 <__malloc_lock>:
 800a2e0:	4801      	ldr	r0, [pc, #4]	@ (800a2e8 <__malloc_lock+0x8>)
 800a2e2:	f7ff bf0f 	b.w	800a104 <__retarget_lock_acquire_recursive>
 800a2e6:	bf00      	nop
 800a2e8:	240005e8 	.word	0x240005e8

0800a2ec <__malloc_unlock>:
 800a2ec:	4801      	ldr	r0, [pc, #4]	@ (800a2f4 <__malloc_unlock+0x8>)
 800a2ee:	f7ff bf0a 	b.w	800a106 <__retarget_lock_release_recursive>
 800a2f2:	bf00      	nop
 800a2f4:	240005e8 	.word	0x240005e8

0800a2f8 <__ssputs_r>:
 800a2f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2fc:	688e      	ldr	r6, [r1, #8]
 800a2fe:	461f      	mov	r7, r3
 800a300:	42be      	cmp	r6, r7
 800a302:	680b      	ldr	r3, [r1, #0]
 800a304:	4682      	mov	sl, r0
 800a306:	460c      	mov	r4, r1
 800a308:	4690      	mov	r8, r2
 800a30a:	d82d      	bhi.n	800a368 <__ssputs_r+0x70>
 800a30c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a310:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a314:	d026      	beq.n	800a364 <__ssputs_r+0x6c>
 800a316:	6965      	ldr	r5, [r4, #20]
 800a318:	6909      	ldr	r1, [r1, #16]
 800a31a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a31e:	eba3 0901 	sub.w	r9, r3, r1
 800a322:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a326:	1c7b      	adds	r3, r7, #1
 800a328:	444b      	add	r3, r9
 800a32a:	106d      	asrs	r5, r5, #1
 800a32c:	429d      	cmp	r5, r3
 800a32e:	bf38      	it	cc
 800a330:	461d      	movcc	r5, r3
 800a332:	0553      	lsls	r3, r2, #21
 800a334:	d527      	bpl.n	800a386 <__ssputs_r+0x8e>
 800a336:	4629      	mov	r1, r5
 800a338:	f7ff ff52 	bl	800a1e0 <_malloc_r>
 800a33c:	4606      	mov	r6, r0
 800a33e:	b360      	cbz	r0, 800a39a <__ssputs_r+0xa2>
 800a340:	6921      	ldr	r1, [r4, #16]
 800a342:	464a      	mov	r2, r9
 800a344:	f000 fae8 	bl	800a918 <memcpy>
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a34e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a352:	81a3      	strh	r3, [r4, #12]
 800a354:	6126      	str	r6, [r4, #16]
 800a356:	6165      	str	r5, [r4, #20]
 800a358:	444e      	add	r6, r9
 800a35a:	eba5 0509 	sub.w	r5, r5, r9
 800a35e:	6026      	str	r6, [r4, #0]
 800a360:	60a5      	str	r5, [r4, #8]
 800a362:	463e      	mov	r6, r7
 800a364:	42be      	cmp	r6, r7
 800a366:	d900      	bls.n	800a36a <__ssputs_r+0x72>
 800a368:	463e      	mov	r6, r7
 800a36a:	6820      	ldr	r0, [r4, #0]
 800a36c:	4632      	mov	r2, r6
 800a36e:	4641      	mov	r1, r8
 800a370:	f000 faa8 	bl	800a8c4 <memmove>
 800a374:	68a3      	ldr	r3, [r4, #8]
 800a376:	1b9b      	subs	r3, r3, r6
 800a378:	60a3      	str	r3, [r4, #8]
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	4433      	add	r3, r6
 800a37e:	6023      	str	r3, [r4, #0]
 800a380:	2000      	movs	r0, #0
 800a382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a386:	462a      	mov	r2, r5
 800a388:	f000 fad4 	bl	800a934 <_realloc_r>
 800a38c:	4606      	mov	r6, r0
 800a38e:	2800      	cmp	r0, #0
 800a390:	d1e0      	bne.n	800a354 <__ssputs_r+0x5c>
 800a392:	6921      	ldr	r1, [r4, #16]
 800a394:	4650      	mov	r0, sl
 800a396:	f7ff feb7 	bl	800a108 <_free_r>
 800a39a:	230c      	movs	r3, #12
 800a39c:	f8ca 3000 	str.w	r3, [sl]
 800a3a0:	89a3      	ldrh	r3, [r4, #12]
 800a3a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ac:	e7e9      	b.n	800a382 <__ssputs_r+0x8a>
	...

0800a3b0 <_svfiprintf_r>:
 800a3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b4:	4698      	mov	r8, r3
 800a3b6:	898b      	ldrh	r3, [r1, #12]
 800a3b8:	061b      	lsls	r3, r3, #24
 800a3ba:	b09d      	sub	sp, #116	@ 0x74
 800a3bc:	4607      	mov	r7, r0
 800a3be:	460d      	mov	r5, r1
 800a3c0:	4614      	mov	r4, r2
 800a3c2:	d510      	bpl.n	800a3e6 <_svfiprintf_r+0x36>
 800a3c4:	690b      	ldr	r3, [r1, #16]
 800a3c6:	b973      	cbnz	r3, 800a3e6 <_svfiprintf_r+0x36>
 800a3c8:	2140      	movs	r1, #64	@ 0x40
 800a3ca:	f7ff ff09 	bl	800a1e0 <_malloc_r>
 800a3ce:	6028      	str	r0, [r5, #0]
 800a3d0:	6128      	str	r0, [r5, #16]
 800a3d2:	b930      	cbnz	r0, 800a3e2 <_svfiprintf_r+0x32>
 800a3d4:	230c      	movs	r3, #12
 800a3d6:	603b      	str	r3, [r7, #0]
 800a3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3dc:	b01d      	add	sp, #116	@ 0x74
 800a3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e2:	2340      	movs	r3, #64	@ 0x40
 800a3e4:	616b      	str	r3, [r5, #20]
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ea:	2320      	movs	r3, #32
 800a3ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3f4:	2330      	movs	r3, #48	@ 0x30
 800a3f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a594 <_svfiprintf_r+0x1e4>
 800a3fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3fe:	f04f 0901 	mov.w	r9, #1
 800a402:	4623      	mov	r3, r4
 800a404:	469a      	mov	sl, r3
 800a406:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a40a:	b10a      	cbz	r2, 800a410 <_svfiprintf_r+0x60>
 800a40c:	2a25      	cmp	r2, #37	@ 0x25
 800a40e:	d1f9      	bne.n	800a404 <_svfiprintf_r+0x54>
 800a410:	ebba 0b04 	subs.w	fp, sl, r4
 800a414:	d00b      	beq.n	800a42e <_svfiprintf_r+0x7e>
 800a416:	465b      	mov	r3, fp
 800a418:	4622      	mov	r2, r4
 800a41a:	4629      	mov	r1, r5
 800a41c:	4638      	mov	r0, r7
 800a41e:	f7ff ff6b 	bl	800a2f8 <__ssputs_r>
 800a422:	3001      	adds	r0, #1
 800a424:	f000 80a7 	beq.w	800a576 <_svfiprintf_r+0x1c6>
 800a428:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a42a:	445a      	add	r2, fp
 800a42c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a42e:	f89a 3000 	ldrb.w	r3, [sl]
 800a432:	2b00      	cmp	r3, #0
 800a434:	f000 809f 	beq.w	800a576 <_svfiprintf_r+0x1c6>
 800a438:	2300      	movs	r3, #0
 800a43a:	f04f 32ff 	mov.w	r2, #4294967295
 800a43e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a442:	f10a 0a01 	add.w	sl, sl, #1
 800a446:	9304      	str	r3, [sp, #16]
 800a448:	9307      	str	r3, [sp, #28]
 800a44a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a44e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a450:	4654      	mov	r4, sl
 800a452:	2205      	movs	r2, #5
 800a454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a458:	484e      	ldr	r0, [pc, #312]	@ (800a594 <_svfiprintf_r+0x1e4>)
 800a45a:	f7f5 ff49 	bl	80002f0 <memchr>
 800a45e:	9a04      	ldr	r2, [sp, #16]
 800a460:	b9d8      	cbnz	r0, 800a49a <_svfiprintf_r+0xea>
 800a462:	06d0      	lsls	r0, r2, #27
 800a464:	bf44      	itt	mi
 800a466:	2320      	movmi	r3, #32
 800a468:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a46c:	0711      	lsls	r1, r2, #28
 800a46e:	bf44      	itt	mi
 800a470:	232b      	movmi	r3, #43	@ 0x2b
 800a472:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a476:	f89a 3000 	ldrb.w	r3, [sl]
 800a47a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a47c:	d015      	beq.n	800a4aa <_svfiprintf_r+0xfa>
 800a47e:	9a07      	ldr	r2, [sp, #28]
 800a480:	4654      	mov	r4, sl
 800a482:	2000      	movs	r0, #0
 800a484:	f04f 0c0a 	mov.w	ip, #10
 800a488:	4621      	mov	r1, r4
 800a48a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a48e:	3b30      	subs	r3, #48	@ 0x30
 800a490:	2b09      	cmp	r3, #9
 800a492:	d94b      	bls.n	800a52c <_svfiprintf_r+0x17c>
 800a494:	b1b0      	cbz	r0, 800a4c4 <_svfiprintf_r+0x114>
 800a496:	9207      	str	r2, [sp, #28]
 800a498:	e014      	b.n	800a4c4 <_svfiprintf_r+0x114>
 800a49a:	eba0 0308 	sub.w	r3, r0, r8
 800a49e:	fa09 f303 	lsl.w	r3, r9, r3
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	9304      	str	r3, [sp, #16]
 800a4a6:	46a2      	mov	sl, r4
 800a4a8:	e7d2      	b.n	800a450 <_svfiprintf_r+0xa0>
 800a4aa:	9b03      	ldr	r3, [sp, #12]
 800a4ac:	1d19      	adds	r1, r3, #4
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	9103      	str	r1, [sp, #12]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	bfbb      	ittet	lt
 800a4b6:	425b      	neglt	r3, r3
 800a4b8:	f042 0202 	orrlt.w	r2, r2, #2
 800a4bc:	9307      	strge	r3, [sp, #28]
 800a4be:	9307      	strlt	r3, [sp, #28]
 800a4c0:	bfb8      	it	lt
 800a4c2:	9204      	strlt	r2, [sp, #16]
 800a4c4:	7823      	ldrb	r3, [r4, #0]
 800a4c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4c8:	d10a      	bne.n	800a4e0 <_svfiprintf_r+0x130>
 800a4ca:	7863      	ldrb	r3, [r4, #1]
 800a4cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4ce:	d132      	bne.n	800a536 <_svfiprintf_r+0x186>
 800a4d0:	9b03      	ldr	r3, [sp, #12]
 800a4d2:	1d1a      	adds	r2, r3, #4
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	9203      	str	r2, [sp, #12]
 800a4d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4dc:	3402      	adds	r4, #2
 800a4de:	9305      	str	r3, [sp, #20]
 800a4e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a5a4 <_svfiprintf_r+0x1f4>
 800a4e4:	7821      	ldrb	r1, [r4, #0]
 800a4e6:	2203      	movs	r2, #3
 800a4e8:	4650      	mov	r0, sl
 800a4ea:	f7f5 ff01 	bl	80002f0 <memchr>
 800a4ee:	b138      	cbz	r0, 800a500 <_svfiprintf_r+0x150>
 800a4f0:	9b04      	ldr	r3, [sp, #16]
 800a4f2:	eba0 000a 	sub.w	r0, r0, sl
 800a4f6:	2240      	movs	r2, #64	@ 0x40
 800a4f8:	4082      	lsls	r2, r0
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	3401      	adds	r4, #1
 800a4fe:	9304      	str	r3, [sp, #16]
 800a500:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a504:	4824      	ldr	r0, [pc, #144]	@ (800a598 <_svfiprintf_r+0x1e8>)
 800a506:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a50a:	2206      	movs	r2, #6
 800a50c:	f7f5 fef0 	bl	80002f0 <memchr>
 800a510:	2800      	cmp	r0, #0
 800a512:	d036      	beq.n	800a582 <_svfiprintf_r+0x1d2>
 800a514:	4b21      	ldr	r3, [pc, #132]	@ (800a59c <_svfiprintf_r+0x1ec>)
 800a516:	bb1b      	cbnz	r3, 800a560 <_svfiprintf_r+0x1b0>
 800a518:	9b03      	ldr	r3, [sp, #12]
 800a51a:	3307      	adds	r3, #7
 800a51c:	f023 0307 	bic.w	r3, r3, #7
 800a520:	3308      	adds	r3, #8
 800a522:	9303      	str	r3, [sp, #12]
 800a524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a526:	4433      	add	r3, r6
 800a528:	9309      	str	r3, [sp, #36]	@ 0x24
 800a52a:	e76a      	b.n	800a402 <_svfiprintf_r+0x52>
 800a52c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a530:	460c      	mov	r4, r1
 800a532:	2001      	movs	r0, #1
 800a534:	e7a8      	b.n	800a488 <_svfiprintf_r+0xd8>
 800a536:	2300      	movs	r3, #0
 800a538:	3401      	adds	r4, #1
 800a53a:	9305      	str	r3, [sp, #20]
 800a53c:	4619      	mov	r1, r3
 800a53e:	f04f 0c0a 	mov.w	ip, #10
 800a542:	4620      	mov	r0, r4
 800a544:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a548:	3a30      	subs	r2, #48	@ 0x30
 800a54a:	2a09      	cmp	r2, #9
 800a54c:	d903      	bls.n	800a556 <_svfiprintf_r+0x1a6>
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d0c6      	beq.n	800a4e0 <_svfiprintf_r+0x130>
 800a552:	9105      	str	r1, [sp, #20]
 800a554:	e7c4      	b.n	800a4e0 <_svfiprintf_r+0x130>
 800a556:	fb0c 2101 	mla	r1, ip, r1, r2
 800a55a:	4604      	mov	r4, r0
 800a55c:	2301      	movs	r3, #1
 800a55e:	e7f0      	b.n	800a542 <_svfiprintf_r+0x192>
 800a560:	ab03      	add	r3, sp, #12
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	462a      	mov	r2, r5
 800a566:	4b0e      	ldr	r3, [pc, #56]	@ (800a5a0 <_svfiprintf_r+0x1f0>)
 800a568:	a904      	add	r1, sp, #16
 800a56a:	4638      	mov	r0, r7
 800a56c:	f3af 8000 	nop.w
 800a570:	1c42      	adds	r2, r0, #1
 800a572:	4606      	mov	r6, r0
 800a574:	d1d6      	bne.n	800a524 <_svfiprintf_r+0x174>
 800a576:	89ab      	ldrh	r3, [r5, #12]
 800a578:	065b      	lsls	r3, r3, #25
 800a57a:	f53f af2d 	bmi.w	800a3d8 <_svfiprintf_r+0x28>
 800a57e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a580:	e72c      	b.n	800a3dc <_svfiprintf_r+0x2c>
 800a582:	ab03      	add	r3, sp, #12
 800a584:	9300      	str	r3, [sp, #0]
 800a586:	462a      	mov	r2, r5
 800a588:	4b05      	ldr	r3, [pc, #20]	@ (800a5a0 <_svfiprintf_r+0x1f0>)
 800a58a:	a904      	add	r1, sp, #16
 800a58c:	4638      	mov	r0, r7
 800a58e:	f000 f879 	bl	800a684 <_printf_i>
 800a592:	e7ed      	b.n	800a570 <_svfiprintf_r+0x1c0>
 800a594:	0800ab10 	.word	0x0800ab10
 800a598:	0800ab1a 	.word	0x0800ab1a
 800a59c:	00000000 	.word	0x00000000
 800a5a0:	0800a2f9 	.word	0x0800a2f9
 800a5a4:	0800ab16 	.word	0x0800ab16

0800a5a8 <_printf_common>:
 800a5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	4616      	mov	r6, r2
 800a5ae:	4698      	mov	r8, r3
 800a5b0:	688a      	ldr	r2, [r1, #8]
 800a5b2:	690b      	ldr	r3, [r1, #16]
 800a5b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	bfb8      	it	lt
 800a5bc:	4613      	movlt	r3, r2
 800a5be:	6033      	str	r3, [r6, #0]
 800a5c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5c4:	4607      	mov	r7, r0
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	b10a      	cbz	r2, 800a5ce <_printf_common+0x26>
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	6033      	str	r3, [r6, #0]
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	0699      	lsls	r1, r3, #26
 800a5d2:	bf42      	ittt	mi
 800a5d4:	6833      	ldrmi	r3, [r6, #0]
 800a5d6:	3302      	addmi	r3, #2
 800a5d8:	6033      	strmi	r3, [r6, #0]
 800a5da:	6825      	ldr	r5, [r4, #0]
 800a5dc:	f015 0506 	ands.w	r5, r5, #6
 800a5e0:	d106      	bne.n	800a5f0 <_printf_common+0x48>
 800a5e2:	f104 0a19 	add.w	sl, r4, #25
 800a5e6:	68e3      	ldr	r3, [r4, #12]
 800a5e8:	6832      	ldr	r2, [r6, #0]
 800a5ea:	1a9b      	subs	r3, r3, r2
 800a5ec:	42ab      	cmp	r3, r5
 800a5ee:	dc26      	bgt.n	800a63e <_printf_common+0x96>
 800a5f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a5f4:	6822      	ldr	r2, [r4, #0]
 800a5f6:	3b00      	subs	r3, #0
 800a5f8:	bf18      	it	ne
 800a5fa:	2301      	movne	r3, #1
 800a5fc:	0692      	lsls	r2, r2, #26
 800a5fe:	d42b      	bmi.n	800a658 <_printf_common+0xb0>
 800a600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a604:	4641      	mov	r1, r8
 800a606:	4638      	mov	r0, r7
 800a608:	47c8      	blx	r9
 800a60a:	3001      	adds	r0, #1
 800a60c:	d01e      	beq.n	800a64c <_printf_common+0xa4>
 800a60e:	6823      	ldr	r3, [r4, #0]
 800a610:	6922      	ldr	r2, [r4, #16]
 800a612:	f003 0306 	and.w	r3, r3, #6
 800a616:	2b04      	cmp	r3, #4
 800a618:	bf02      	ittt	eq
 800a61a:	68e5      	ldreq	r5, [r4, #12]
 800a61c:	6833      	ldreq	r3, [r6, #0]
 800a61e:	1aed      	subeq	r5, r5, r3
 800a620:	68a3      	ldr	r3, [r4, #8]
 800a622:	bf0c      	ite	eq
 800a624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a628:	2500      	movne	r5, #0
 800a62a:	4293      	cmp	r3, r2
 800a62c:	bfc4      	itt	gt
 800a62e:	1a9b      	subgt	r3, r3, r2
 800a630:	18ed      	addgt	r5, r5, r3
 800a632:	2600      	movs	r6, #0
 800a634:	341a      	adds	r4, #26
 800a636:	42b5      	cmp	r5, r6
 800a638:	d11a      	bne.n	800a670 <_printf_common+0xc8>
 800a63a:	2000      	movs	r0, #0
 800a63c:	e008      	b.n	800a650 <_printf_common+0xa8>
 800a63e:	2301      	movs	r3, #1
 800a640:	4652      	mov	r2, sl
 800a642:	4641      	mov	r1, r8
 800a644:	4638      	mov	r0, r7
 800a646:	47c8      	blx	r9
 800a648:	3001      	adds	r0, #1
 800a64a:	d103      	bne.n	800a654 <_printf_common+0xac>
 800a64c:	f04f 30ff 	mov.w	r0, #4294967295
 800a650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a654:	3501      	adds	r5, #1
 800a656:	e7c6      	b.n	800a5e6 <_printf_common+0x3e>
 800a658:	18e1      	adds	r1, r4, r3
 800a65a:	1c5a      	adds	r2, r3, #1
 800a65c:	2030      	movs	r0, #48	@ 0x30
 800a65e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a662:	4422      	add	r2, r4
 800a664:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a668:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a66c:	3302      	adds	r3, #2
 800a66e:	e7c7      	b.n	800a600 <_printf_common+0x58>
 800a670:	2301      	movs	r3, #1
 800a672:	4622      	mov	r2, r4
 800a674:	4641      	mov	r1, r8
 800a676:	4638      	mov	r0, r7
 800a678:	47c8      	blx	r9
 800a67a:	3001      	adds	r0, #1
 800a67c:	d0e6      	beq.n	800a64c <_printf_common+0xa4>
 800a67e:	3601      	adds	r6, #1
 800a680:	e7d9      	b.n	800a636 <_printf_common+0x8e>
	...

0800a684 <_printf_i>:
 800a684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a688:	7e0f      	ldrb	r7, [r1, #24]
 800a68a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a68c:	2f78      	cmp	r7, #120	@ 0x78
 800a68e:	4691      	mov	r9, r2
 800a690:	4680      	mov	r8, r0
 800a692:	460c      	mov	r4, r1
 800a694:	469a      	mov	sl, r3
 800a696:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a69a:	d807      	bhi.n	800a6ac <_printf_i+0x28>
 800a69c:	2f62      	cmp	r7, #98	@ 0x62
 800a69e:	d80a      	bhi.n	800a6b6 <_printf_i+0x32>
 800a6a0:	2f00      	cmp	r7, #0
 800a6a2:	f000 80d2 	beq.w	800a84a <_printf_i+0x1c6>
 800a6a6:	2f58      	cmp	r7, #88	@ 0x58
 800a6a8:	f000 80b9 	beq.w	800a81e <_printf_i+0x19a>
 800a6ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6b4:	e03a      	b.n	800a72c <_printf_i+0xa8>
 800a6b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6ba:	2b15      	cmp	r3, #21
 800a6bc:	d8f6      	bhi.n	800a6ac <_printf_i+0x28>
 800a6be:	a101      	add	r1, pc, #4	@ (adr r1, 800a6c4 <_printf_i+0x40>)
 800a6c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6c4:	0800a71d 	.word	0x0800a71d
 800a6c8:	0800a731 	.word	0x0800a731
 800a6cc:	0800a6ad 	.word	0x0800a6ad
 800a6d0:	0800a6ad 	.word	0x0800a6ad
 800a6d4:	0800a6ad 	.word	0x0800a6ad
 800a6d8:	0800a6ad 	.word	0x0800a6ad
 800a6dc:	0800a731 	.word	0x0800a731
 800a6e0:	0800a6ad 	.word	0x0800a6ad
 800a6e4:	0800a6ad 	.word	0x0800a6ad
 800a6e8:	0800a6ad 	.word	0x0800a6ad
 800a6ec:	0800a6ad 	.word	0x0800a6ad
 800a6f0:	0800a831 	.word	0x0800a831
 800a6f4:	0800a75b 	.word	0x0800a75b
 800a6f8:	0800a7eb 	.word	0x0800a7eb
 800a6fc:	0800a6ad 	.word	0x0800a6ad
 800a700:	0800a6ad 	.word	0x0800a6ad
 800a704:	0800a853 	.word	0x0800a853
 800a708:	0800a6ad 	.word	0x0800a6ad
 800a70c:	0800a75b 	.word	0x0800a75b
 800a710:	0800a6ad 	.word	0x0800a6ad
 800a714:	0800a6ad 	.word	0x0800a6ad
 800a718:	0800a7f3 	.word	0x0800a7f3
 800a71c:	6833      	ldr	r3, [r6, #0]
 800a71e:	1d1a      	adds	r2, r3, #4
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	6032      	str	r2, [r6, #0]
 800a724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a728:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a72c:	2301      	movs	r3, #1
 800a72e:	e09d      	b.n	800a86c <_printf_i+0x1e8>
 800a730:	6833      	ldr	r3, [r6, #0]
 800a732:	6820      	ldr	r0, [r4, #0]
 800a734:	1d19      	adds	r1, r3, #4
 800a736:	6031      	str	r1, [r6, #0]
 800a738:	0606      	lsls	r6, r0, #24
 800a73a:	d501      	bpl.n	800a740 <_printf_i+0xbc>
 800a73c:	681d      	ldr	r5, [r3, #0]
 800a73e:	e003      	b.n	800a748 <_printf_i+0xc4>
 800a740:	0645      	lsls	r5, r0, #25
 800a742:	d5fb      	bpl.n	800a73c <_printf_i+0xb8>
 800a744:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a748:	2d00      	cmp	r5, #0
 800a74a:	da03      	bge.n	800a754 <_printf_i+0xd0>
 800a74c:	232d      	movs	r3, #45	@ 0x2d
 800a74e:	426d      	negs	r5, r5
 800a750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a754:	4859      	ldr	r0, [pc, #356]	@ (800a8bc <_printf_i+0x238>)
 800a756:	230a      	movs	r3, #10
 800a758:	e011      	b.n	800a77e <_printf_i+0xfa>
 800a75a:	6821      	ldr	r1, [r4, #0]
 800a75c:	6833      	ldr	r3, [r6, #0]
 800a75e:	0608      	lsls	r0, r1, #24
 800a760:	f853 5b04 	ldr.w	r5, [r3], #4
 800a764:	d402      	bmi.n	800a76c <_printf_i+0xe8>
 800a766:	0649      	lsls	r1, r1, #25
 800a768:	bf48      	it	mi
 800a76a:	b2ad      	uxthmi	r5, r5
 800a76c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a76e:	4853      	ldr	r0, [pc, #332]	@ (800a8bc <_printf_i+0x238>)
 800a770:	6033      	str	r3, [r6, #0]
 800a772:	bf14      	ite	ne
 800a774:	230a      	movne	r3, #10
 800a776:	2308      	moveq	r3, #8
 800a778:	2100      	movs	r1, #0
 800a77a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a77e:	6866      	ldr	r6, [r4, #4]
 800a780:	60a6      	str	r6, [r4, #8]
 800a782:	2e00      	cmp	r6, #0
 800a784:	bfa2      	ittt	ge
 800a786:	6821      	ldrge	r1, [r4, #0]
 800a788:	f021 0104 	bicge.w	r1, r1, #4
 800a78c:	6021      	strge	r1, [r4, #0]
 800a78e:	b90d      	cbnz	r5, 800a794 <_printf_i+0x110>
 800a790:	2e00      	cmp	r6, #0
 800a792:	d04b      	beq.n	800a82c <_printf_i+0x1a8>
 800a794:	4616      	mov	r6, r2
 800a796:	fbb5 f1f3 	udiv	r1, r5, r3
 800a79a:	fb03 5711 	mls	r7, r3, r1, r5
 800a79e:	5dc7      	ldrb	r7, [r0, r7]
 800a7a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a7a4:	462f      	mov	r7, r5
 800a7a6:	42bb      	cmp	r3, r7
 800a7a8:	460d      	mov	r5, r1
 800a7aa:	d9f4      	bls.n	800a796 <_printf_i+0x112>
 800a7ac:	2b08      	cmp	r3, #8
 800a7ae:	d10b      	bne.n	800a7c8 <_printf_i+0x144>
 800a7b0:	6823      	ldr	r3, [r4, #0]
 800a7b2:	07df      	lsls	r7, r3, #31
 800a7b4:	d508      	bpl.n	800a7c8 <_printf_i+0x144>
 800a7b6:	6923      	ldr	r3, [r4, #16]
 800a7b8:	6861      	ldr	r1, [r4, #4]
 800a7ba:	4299      	cmp	r1, r3
 800a7bc:	bfde      	ittt	le
 800a7be:	2330      	movle	r3, #48	@ 0x30
 800a7c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a7c8:	1b92      	subs	r2, r2, r6
 800a7ca:	6122      	str	r2, [r4, #16]
 800a7cc:	f8cd a000 	str.w	sl, [sp]
 800a7d0:	464b      	mov	r3, r9
 800a7d2:	aa03      	add	r2, sp, #12
 800a7d4:	4621      	mov	r1, r4
 800a7d6:	4640      	mov	r0, r8
 800a7d8:	f7ff fee6 	bl	800a5a8 <_printf_common>
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d14a      	bne.n	800a876 <_printf_i+0x1f2>
 800a7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e4:	b004      	add	sp, #16
 800a7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7ea:	6823      	ldr	r3, [r4, #0]
 800a7ec:	f043 0320 	orr.w	r3, r3, #32
 800a7f0:	6023      	str	r3, [r4, #0]
 800a7f2:	4833      	ldr	r0, [pc, #204]	@ (800a8c0 <_printf_i+0x23c>)
 800a7f4:	2778      	movs	r7, #120	@ 0x78
 800a7f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	6831      	ldr	r1, [r6, #0]
 800a7fe:	061f      	lsls	r7, r3, #24
 800a800:	f851 5b04 	ldr.w	r5, [r1], #4
 800a804:	d402      	bmi.n	800a80c <_printf_i+0x188>
 800a806:	065f      	lsls	r7, r3, #25
 800a808:	bf48      	it	mi
 800a80a:	b2ad      	uxthmi	r5, r5
 800a80c:	6031      	str	r1, [r6, #0]
 800a80e:	07d9      	lsls	r1, r3, #31
 800a810:	bf44      	itt	mi
 800a812:	f043 0320 	orrmi.w	r3, r3, #32
 800a816:	6023      	strmi	r3, [r4, #0]
 800a818:	b11d      	cbz	r5, 800a822 <_printf_i+0x19e>
 800a81a:	2310      	movs	r3, #16
 800a81c:	e7ac      	b.n	800a778 <_printf_i+0xf4>
 800a81e:	4827      	ldr	r0, [pc, #156]	@ (800a8bc <_printf_i+0x238>)
 800a820:	e7e9      	b.n	800a7f6 <_printf_i+0x172>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	f023 0320 	bic.w	r3, r3, #32
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	e7f6      	b.n	800a81a <_printf_i+0x196>
 800a82c:	4616      	mov	r6, r2
 800a82e:	e7bd      	b.n	800a7ac <_printf_i+0x128>
 800a830:	6833      	ldr	r3, [r6, #0]
 800a832:	6825      	ldr	r5, [r4, #0]
 800a834:	6961      	ldr	r1, [r4, #20]
 800a836:	1d18      	adds	r0, r3, #4
 800a838:	6030      	str	r0, [r6, #0]
 800a83a:	062e      	lsls	r6, r5, #24
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	d501      	bpl.n	800a844 <_printf_i+0x1c0>
 800a840:	6019      	str	r1, [r3, #0]
 800a842:	e002      	b.n	800a84a <_printf_i+0x1c6>
 800a844:	0668      	lsls	r0, r5, #25
 800a846:	d5fb      	bpl.n	800a840 <_printf_i+0x1bc>
 800a848:	8019      	strh	r1, [r3, #0]
 800a84a:	2300      	movs	r3, #0
 800a84c:	6123      	str	r3, [r4, #16]
 800a84e:	4616      	mov	r6, r2
 800a850:	e7bc      	b.n	800a7cc <_printf_i+0x148>
 800a852:	6833      	ldr	r3, [r6, #0]
 800a854:	1d1a      	adds	r2, r3, #4
 800a856:	6032      	str	r2, [r6, #0]
 800a858:	681e      	ldr	r6, [r3, #0]
 800a85a:	6862      	ldr	r2, [r4, #4]
 800a85c:	2100      	movs	r1, #0
 800a85e:	4630      	mov	r0, r6
 800a860:	f7f5 fd46 	bl	80002f0 <memchr>
 800a864:	b108      	cbz	r0, 800a86a <_printf_i+0x1e6>
 800a866:	1b80      	subs	r0, r0, r6
 800a868:	6060      	str	r0, [r4, #4]
 800a86a:	6863      	ldr	r3, [r4, #4]
 800a86c:	6123      	str	r3, [r4, #16]
 800a86e:	2300      	movs	r3, #0
 800a870:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a874:	e7aa      	b.n	800a7cc <_printf_i+0x148>
 800a876:	6923      	ldr	r3, [r4, #16]
 800a878:	4632      	mov	r2, r6
 800a87a:	4649      	mov	r1, r9
 800a87c:	4640      	mov	r0, r8
 800a87e:	47d0      	blx	sl
 800a880:	3001      	adds	r0, #1
 800a882:	d0ad      	beq.n	800a7e0 <_printf_i+0x15c>
 800a884:	6823      	ldr	r3, [r4, #0]
 800a886:	079b      	lsls	r3, r3, #30
 800a888:	d413      	bmi.n	800a8b2 <_printf_i+0x22e>
 800a88a:	68e0      	ldr	r0, [r4, #12]
 800a88c:	9b03      	ldr	r3, [sp, #12]
 800a88e:	4298      	cmp	r0, r3
 800a890:	bfb8      	it	lt
 800a892:	4618      	movlt	r0, r3
 800a894:	e7a6      	b.n	800a7e4 <_printf_i+0x160>
 800a896:	2301      	movs	r3, #1
 800a898:	4632      	mov	r2, r6
 800a89a:	4649      	mov	r1, r9
 800a89c:	4640      	mov	r0, r8
 800a89e:	47d0      	blx	sl
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	d09d      	beq.n	800a7e0 <_printf_i+0x15c>
 800a8a4:	3501      	adds	r5, #1
 800a8a6:	68e3      	ldr	r3, [r4, #12]
 800a8a8:	9903      	ldr	r1, [sp, #12]
 800a8aa:	1a5b      	subs	r3, r3, r1
 800a8ac:	42ab      	cmp	r3, r5
 800a8ae:	dcf2      	bgt.n	800a896 <_printf_i+0x212>
 800a8b0:	e7eb      	b.n	800a88a <_printf_i+0x206>
 800a8b2:	2500      	movs	r5, #0
 800a8b4:	f104 0619 	add.w	r6, r4, #25
 800a8b8:	e7f5      	b.n	800a8a6 <_printf_i+0x222>
 800a8ba:	bf00      	nop
 800a8bc:	0800ab21 	.word	0x0800ab21
 800a8c0:	0800ab32 	.word	0x0800ab32

0800a8c4 <memmove>:
 800a8c4:	4288      	cmp	r0, r1
 800a8c6:	b510      	push	{r4, lr}
 800a8c8:	eb01 0402 	add.w	r4, r1, r2
 800a8cc:	d902      	bls.n	800a8d4 <memmove+0x10>
 800a8ce:	4284      	cmp	r4, r0
 800a8d0:	4623      	mov	r3, r4
 800a8d2:	d807      	bhi.n	800a8e4 <memmove+0x20>
 800a8d4:	1e43      	subs	r3, r0, #1
 800a8d6:	42a1      	cmp	r1, r4
 800a8d8:	d008      	beq.n	800a8ec <memmove+0x28>
 800a8da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8e2:	e7f8      	b.n	800a8d6 <memmove+0x12>
 800a8e4:	4402      	add	r2, r0
 800a8e6:	4601      	mov	r1, r0
 800a8e8:	428a      	cmp	r2, r1
 800a8ea:	d100      	bne.n	800a8ee <memmove+0x2a>
 800a8ec:	bd10      	pop	{r4, pc}
 800a8ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8f6:	e7f7      	b.n	800a8e8 <memmove+0x24>

0800a8f8 <_sbrk_r>:
 800a8f8:	b538      	push	{r3, r4, r5, lr}
 800a8fa:	4d06      	ldr	r5, [pc, #24]	@ (800a914 <_sbrk_r+0x1c>)
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	4604      	mov	r4, r0
 800a900:	4608      	mov	r0, r1
 800a902:	602b      	str	r3, [r5, #0]
 800a904:	f7f6 fcec 	bl	80012e0 <_sbrk>
 800a908:	1c43      	adds	r3, r0, #1
 800a90a:	d102      	bne.n	800a912 <_sbrk_r+0x1a>
 800a90c:	682b      	ldr	r3, [r5, #0]
 800a90e:	b103      	cbz	r3, 800a912 <_sbrk_r+0x1a>
 800a910:	6023      	str	r3, [r4, #0]
 800a912:	bd38      	pop	{r3, r4, r5, pc}
 800a914:	240005e4 	.word	0x240005e4

0800a918 <memcpy>:
 800a918:	440a      	add	r2, r1
 800a91a:	4291      	cmp	r1, r2
 800a91c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a920:	d100      	bne.n	800a924 <memcpy+0xc>
 800a922:	4770      	bx	lr
 800a924:	b510      	push	{r4, lr}
 800a926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a92a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a92e:	4291      	cmp	r1, r2
 800a930:	d1f9      	bne.n	800a926 <memcpy+0xe>
 800a932:	bd10      	pop	{r4, pc}

0800a934 <_realloc_r>:
 800a934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a938:	4680      	mov	r8, r0
 800a93a:	4615      	mov	r5, r2
 800a93c:	460c      	mov	r4, r1
 800a93e:	b921      	cbnz	r1, 800a94a <_realloc_r+0x16>
 800a940:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a944:	4611      	mov	r1, r2
 800a946:	f7ff bc4b 	b.w	800a1e0 <_malloc_r>
 800a94a:	b92a      	cbnz	r2, 800a958 <_realloc_r+0x24>
 800a94c:	f7ff fbdc 	bl	800a108 <_free_r>
 800a950:	2400      	movs	r4, #0
 800a952:	4620      	mov	r0, r4
 800a954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a958:	f000 f81a 	bl	800a990 <_malloc_usable_size_r>
 800a95c:	4285      	cmp	r5, r0
 800a95e:	4606      	mov	r6, r0
 800a960:	d802      	bhi.n	800a968 <_realloc_r+0x34>
 800a962:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a966:	d8f4      	bhi.n	800a952 <_realloc_r+0x1e>
 800a968:	4629      	mov	r1, r5
 800a96a:	4640      	mov	r0, r8
 800a96c:	f7ff fc38 	bl	800a1e0 <_malloc_r>
 800a970:	4607      	mov	r7, r0
 800a972:	2800      	cmp	r0, #0
 800a974:	d0ec      	beq.n	800a950 <_realloc_r+0x1c>
 800a976:	42b5      	cmp	r5, r6
 800a978:	462a      	mov	r2, r5
 800a97a:	4621      	mov	r1, r4
 800a97c:	bf28      	it	cs
 800a97e:	4632      	movcs	r2, r6
 800a980:	f7ff ffca 	bl	800a918 <memcpy>
 800a984:	4621      	mov	r1, r4
 800a986:	4640      	mov	r0, r8
 800a988:	f7ff fbbe 	bl	800a108 <_free_r>
 800a98c:	463c      	mov	r4, r7
 800a98e:	e7e0      	b.n	800a952 <_realloc_r+0x1e>

0800a990 <_malloc_usable_size_r>:
 800a990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a994:	1f18      	subs	r0, r3, #4
 800a996:	2b00      	cmp	r3, #0
 800a998:	bfbc      	itt	lt
 800a99a:	580b      	ldrlt	r3, [r1, r0]
 800a99c:	18c0      	addlt	r0, r0, r3
 800a99e:	4770      	bx	lr

0800a9a0 <_init>:
 800a9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9a2:	bf00      	nop
 800a9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9a6:	bc08      	pop	{r3}
 800a9a8:	469e      	mov	lr, r3
 800a9aa:	4770      	bx	lr

0800a9ac <_fini>:
 800a9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ae:	bf00      	nop
 800a9b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9b2:	bc08      	pop	{r3}
 800a9b4:	469e      	mov	lr, r3
 800a9b6:	4770      	bx	lr
