{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598703347457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598703347457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 29 20:15:47 2020 " "Processing started: Sat Aug 29 20:15:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598703347457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598703347457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keshe -c keshe " "Command: quartus_map --read_settings_files=on --write_settings_files=off keshe -c keshe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598703347457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1598703347717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keshe.v 1 1 " "Found 1 design units, including 1 entities, in source file keshe.v" { { "Info" "ISGN_ENTITY_NAME" "1 keshe " "Found entity 1: keshe" {  } { { "keshe.v" "" { Text "D:/altera/keshe_v1.0/keshe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598703347756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598703347756 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "_74160.v(18) " "Verilog HDL information at _74160.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1598703347758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_74160.v 1 1 " "Found 1 design units, including 1 entities, in source file _74160.v" { { "Info" "ISGN_ENTITY_NAME" "1 _74160 " "Found entity 1: _74160" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598703347758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598703347758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wait_2s.v 1 1 " "Found 1 design units, including 1 entities, in source file wait_2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 wait_2s " "Found entity 1: wait_2s" {  } { { "wait_2s.v" "" { Text "D:/altera/keshe_v1.0/wait_2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598703347760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598703347760 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "open.v(14) " "Verilog HDL information at open.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "open.v" "" { Text "D:/altera/keshe_v1.0/open.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1598703347762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "open.v 1 1 " "Found 1 design units, including 1 entities, in source file open.v" { { "Info" "ISGN_ENTITY_NAME" "1 open " "Found entity 1: open" {  } { { "open.v" "" { Text "D:/altera/keshe_v1.0/open.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598703347763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598703347763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "close.v(20) " "Verilog HDL information at close.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1598703347765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "close.v 1 1 " "Found 1 design units, including 1 entities, in source file close.v" { { "Info" "ISGN_ENTITY_NAME" "1 close " "Found entity 1: close" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598703347765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598703347765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keshe " "Elaborating entity \"keshe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598703347791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wait_2s wait_2s:u1_wait_2s " "Elaborating entity \"wait_2s\" for hierarchy \"wait_2s:u1_wait_2s\"" {  } { { "keshe.v" "u1_wait_2s" { Text "D:/altera/keshe_v1.0/keshe.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598703347793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_74160 wait_2s:u1_wait_2s\|_74160:u1 " "Elaborating entity \"_74160\" for hierarchy \"wait_2s:u1_wait_2s\|_74160:u1\"" {  } { { "wait_2s.v" "u1" { Text "D:/altera/keshe_v1.0/wait_2s.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598703347796 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_C _74160.v(12) " "Verilog HDL warning at _74160.v(12): object out_C used but never assigned" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1598703347797 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_Q1 _74160.v(15) " "Verilog HDL or VHDL warning at _74160.v(15): object \"out_Q1\" assigned a value but never read" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598703347797 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_C1 _74160.v(16) " "Verilog HDL or VHDL warning at _74160.v(16): object \"out_C1\" assigned a value but never read" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598703347797 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D _74160.v(35) " "Verilog HDL Always Construct warning at _74160.v(35): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598703347797 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D _74160.v(36) " "Verilog HDL Always Construct warning at _74160.v(36): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D _74160.v(37) " "Verilog HDL Always Construct warning at _74160.v(37): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D _74160.v(38) " "Verilog HDL Always Construct warning at _74160.v(38): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_Q _74160.v(18) " "Verilog HDL Always Construct warning at _74160.v(18): inferring latch(es) for variable \"out_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "out_C 0 _74160.v(12) " "Net \"out_C\" at _74160.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Q\[0\] _74160.v(18) " "Inferred latch for \"out_Q\[0\]\" at _74160.v(18)" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Q\[1\] _74160.v(18) " "Inferred latch for \"out_Q\[1\]\" at _74160.v(18)" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Q\[2\] _74160.v(18) " "Inferred latch for \"out_Q\[2\]\" at _74160.v(18)" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Q\[3\] _74160.v(18) " "Inferred latch for \"out_Q\[3\]\" at _74160.v(18)" {  } { { "_74160.v" "" { Text "D:/altera/keshe_v1.0/_74160.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598703347798 "|keshe|wait_2s:u1_wait_2s|_74160:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open open:u2_open " "Elaborating entity \"open\" for hierarchy \"open:u2_open\"" {  } { { "keshe.v" "u2_open" { Text "D:/altera/keshe_v1.0/keshe.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598703347801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 open.v(24) " "Verilog HDL assignment warning at open.v(24): truncated value with size 32 to match size of target (5)" {  } { { "open.v" "" { Text "D:/altera/keshe_v1.0/open.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598703347802 "|keshe|open:u2_open"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "close close:u3_close " "Elaborating entity \"close\" for hierarchy \"close:u3_close\"" {  } { { "keshe.v" "u3_close" { Text "D:/altera/keshe_v1.0/keshe.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598703347803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 close.v(28) " "Verilog HDL assignment warning at close.v(28): truncated value with size 32 to match size of target (5)" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598703347804 "|keshe|close:u3_close"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 close.v(35) " "Verilog HDL assignment warning at close.v(35): truncated value with size 32 to match size of target (5)" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598703347805 "|keshe|close:u3_close"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1598703348104 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1598703348109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1598703348110 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "close:u3_close\|close_en High " "Register close:u3_close\|close_en will power up to High" {  } { { "close.v" "" { Text "D:/altera/keshe_v1.0/close.v" 9 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1598703348133 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1598703348133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1598703348210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/keshe_v1.0/output_files/keshe.map.smsg " "Generated suppressed messages file D:/altera/keshe_v1.0/output_files/keshe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1598703348319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598703348380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598703348380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598703348405 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598703348405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598703348405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598703348405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598703348420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 29 20:15:48 2020 " "Processing ended: Sat Aug 29 20:15:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598703348420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598703348420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598703348420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598703348420 ""}
