I 000044 55 2907          1463086243035 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1463086243050 2016.05.12 23:50:43)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086242988)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(7)(5)(3))(_sensitivity(1)(0))(_read(2)(4)(6)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 4345          1463086243176 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1463086243175 2016.05.12 23:50:43)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243145)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__134(_architecture 16 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 17 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000044 55 3623          1463086243348 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1463086243347 2016.05.12 23:50:43)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243273)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \16\ (_entity ((i 16)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(12)(11)(13)(9)(10)(8))(_sensitivity(0)(1))(_read(7)(5)(4)(3)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 4265          1463086243457 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1463086243456 2016.05.12 23:50:43)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243413)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 26))(8(_index 27))(8(_index 28))(8(_index 29))(8(_index 30))(8(_index 31))(8(_index 32))(8(_index 33))(8(_index 34))(8(_index 35))(8(_index 36))(8(_index 37))(8(_index 38))(8(_index 39))(8(_index 40))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(4)(2)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 41))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 42 -1
  )
)
I 000044 55 16858         1463086243598 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1463086243597 2016.05.12 23:50:43)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243538)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 16)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
I 000044 55 12470         1463086243832 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1463086243831 2016.05.12 23:50:43)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 2907          1463086250973 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1463086250972 2016.05.12 23:50:50)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086242988)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(3)(5)(7))(_sensitivity(0)(1))(_read(6)(4)(2)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 4345          1463086251097 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1463086251097 2016.05.12 23:50:51)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243145)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__134(_architecture 16 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 17 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000044 55 3623          1463086251238 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1463086251237 2016.05.12 23:50:51)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243273)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \16\ (_entity ((i 16)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(9)(8)(11)(12)(10)(13))(_sensitivity(0)(1))(_read(7)(6)(4)(3)(5)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 4265          1463086251426 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1463086251425 2016.05.12 23:50:51)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243413)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 26))(8(_index 27))(8(_index 28))(8(_index 29))(8(_index 30))(8(_index 31))(8(_index 32))(8(_index 33))(8(_index 34))(8(_index 35))(8(_index 36))(8(_index 37))(8(_index 38))(8(_index 39))(8(_index 40))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(2)(4)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 41))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 42 -1
  )
)
I 000044 55 16858         1463086251582 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1463086251581 2016.05.12 23:50:51)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243538)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 16)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
I 000044 55 12470         1463086251832 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1463086251831 2016.05.12 23:50:51)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1463086260750 2016.05.12 23:51:00)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1463086260921 2016.05.12 23:51:00)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
I 000044 55 2907          1463086262907 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1463086262906 2016.05.12 23:51:02)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086242988)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(5)(3)(7))(_sensitivity(1)(0))(_read(2)(6)(4)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 4345          1463086263094 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1463086263093 2016.05.12 23:51:03)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243145)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__134(_architecture 16 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 17 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000044 55 3623          1463086263235 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1463086263234 2016.05.12 23:51:03)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243273)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \16\ (_entity ((i 16)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(11)(12)(13)(10)(9)(8))(_sensitivity(0)(1))(_read(3)(4)(5)(6)(7)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 4265          1463086263359 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1463086263359 2016.05.12 23:51:03)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243413)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 26))(8(_index 27))(8(_index 28))(8(_index 29))(8(_index 30))(8(_index 31))(8(_index 32))(8(_index 33))(8(_index 34))(8(_index 35))(8(_index 36))(8(_index 37))(8(_index 38))(8(_index 39))(8(_index 40))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(2)(4)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 41))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 42 -1
  )
)
I 000044 55 16858         1463086263469 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1463086263468 2016.05.12 23:51:03)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086243538)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 16)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
I 000044 55 12470         1463086263688 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1463086263687 2016.05.12 23:51:03)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 58582         1463086263921 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1463086263921 2016.05.12 23:51:03)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086263797)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(45))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(46))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(47))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(48))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(49))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(50))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(51))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(52))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(53))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(54))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(55))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(56))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(57))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(58))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(59))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(60))(_sensitivity(15)))))
        (w_21(_architecture 16 0 308 (_procedure_call (_simple)(_target(61))(_sensitivity(16)))))
        (w_22(_architecture 17 0 309 (_procedure_call (_simple)(_target(62))(_sensitivity(17)))))
        (w_23(_architecture 18 0 310 (_procedure_call (_simple)(_target(63))(_sensitivity(18)))))
        (w_24(_architecture 19 0 311 (_procedure_call (_simple)(_target(64))(_sensitivity(19)))))
        (w_31(_architecture 20 0 317 (_procedure_call (_simple)(_target(65))(_sensitivity(20)))))
        (w_32(_architecture 21 0 318 (_procedure_call (_simple)(_target(66))(_sensitivity(21)))))
        (w_33(_architecture 22 0 319 (_procedure_call (_simple)(_target(67))(_sensitivity(22)))))
        (w_34(_architecture 23 0 320 (_procedure_call (_simple)(_target(68))(_sensitivity(23)))))
        (w_41(_architecture 24 0 326 (_procedure_call (_simple)(_target(69))(_sensitivity(24)))))
        (w_42(_architecture 25 0 327 (_procedure_call (_simple)(_target(70))(_sensitivity(25)))))
        (w_43(_architecture 26 0 328 (_procedure_call (_simple)(_target(71))(_sensitivity(26)))))
        (w_44(_architecture 27 0 329 (_procedure_call (_simple)(_target(72))(_sensitivity(27)))))
        (w_51(_architecture 28 0 335 (_procedure_call (_simple)(_target(73))(_sensitivity(28)))))
        (w_52(_architecture 29 0 336 (_procedure_call (_simple)(_target(74))(_sensitivity(29)))))
        (w_53(_architecture 30 0 337 (_procedure_call (_simple)(_target(75))(_sensitivity(30)))))
        (w_54(_architecture 31 0 338 (_procedure_call (_simple)(_target(76))(_sensitivity(31)))))
        (w_61(_architecture 32 0 344 (_procedure_call (_simple)(_target(77))(_sensitivity(32)))))
        (w_62(_architecture 33 0 345 (_procedure_call (_simple)(_target(78))(_sensitivity(33)))))
        (w_63(_architecture 34 0 346 (_procedure_call (_simple)(_target(79))(_sensitivity(34)))))
        (w_64(_architecture 35 0 347 (_procedure_call (_simple)(_target(80))(_sensitivity(35)))))
        (w_65(_architecture 36 0 348 (_procedure_call (_simple)(_target(81))(_sensitivity(36)))))
        (w_66(_architecture 37 0 349 (_procedure_call (_simple)(_target(82))(_sensitivity(37)))))
        (w_67(_architecture 38 0 350 (_procedure_call (_simple)(_target(83))(_sensitivity(38)))))
        (w_68(_architecture 39 0 351 (_procedure_call (_simple)(_target(84))(_sensitivity(39)))))
        (w_69(_architecture 40 0 352 (_procedure_call (_simple)(_target(85))(_sensitivity(40)))))
        (w_70(_architecture 41 0 353 (_procedure_call (_simple)(_target(86))(_sensitivity(41)))))
        (w_71(_architecture 42 0 354 (_procedure_call (_simple)(_target(87))(_sensitivity(42)))))
        (w_72(_architecture 43 0 355 (_procedure_call (_simple)(_target(88))(_sensitivity(43)))))
        (w_73(_architecture 44 0 356 (_procedure_call (_simple)(_target(89))(_sensitivity(44)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(15))(DQD3))
        ((DataOut(14))(DQD2))
        ((DataOut(13))(DQD1))
        ((DataOut(12))(DQD0))
        ((DataOut(11))(DQC3))
        ((DataOut(10))(DQC2))
        ((DataOut(9))(DQC1))
        ((DataOut(8))(DQC0))
        ((DataOut(7))(DQB3))
        ((DataOut(6))(DQB2))
        ((DataOut(5))(DQB1))
        ((DataOut(4))(DQB0))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~15~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~15~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 47 0 1403 (_process (_simple)(_target(98(_index 48)))(_sensitivity(111(_index 49)))(_read(102)(111(_index 50))))))
        )
        (_subprogram
        )
      )
      (_part (98(_index 51))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{3~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{3~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{3~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{3~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{3~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{3~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{3~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{3~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{15~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{15~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{15~downto~0}~139 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{15~downto~0}~139 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{15~downto~0}~1312 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 131071))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~131071~13 0 608 (_scalar (_to (i 0)(i 131071)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~131071~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~131071~1313 0 609 (_scalar (_to (i 0)(i 131071)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~131071~1313 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~131071~1314 0 610 (_scalar (_to (i 0)(i 131071)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~131071~1314 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1315 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1315 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{15~downto~0}~1317 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{15~downto~0}~1317 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{15~downto~0}~1319 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{15~downto~0}~1319 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1320 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1321 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1322 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1323 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1324 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1325 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1326 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1327 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1328 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1329 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1330 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1331 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1332 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1333 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1334 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1335 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1336 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1337 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1338 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1339 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1340 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1341 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1342 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1343 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1344 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1345 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1346 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1347 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1348 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1349 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1350 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1351 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1352 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1353 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1354 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1355 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1356 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1357 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1358 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1359 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1360 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1361 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1362 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1363 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1364 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1365 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1366 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1367 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1368 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1369 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1370 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1371 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1372 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1373 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1374 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1375 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1376 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1377 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1378 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1379 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1380 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1381 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1382 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1383 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1384 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1385 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1386 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1387 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1388 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1389 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~1390 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1391 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1392 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~1393 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~1394 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1395 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1396 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{3~downto~0}~1397 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1398 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~1399 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{7~downto~4}~13100 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~13101 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~13102 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{11~downto~8}~13103 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~13104 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~13105 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{15~downto~12}~13106 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
      (_type (_internal ~std_logic_vector{15{1~downto~0}~13107 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~15~downto~0~13 0 1402 (_scalar (_downto (i 15)(i 0)))))
      (_process
        (Burst_Setup(_architecture 45 0 523 (_process (_target(110))(_read(106)))))
        (Behavior(_architecture 46 0 539 (_process (_simple)(_target(109)(111))(_sensitivity(94)(92)(96)(93)(90)(95)(91)(97)(104)(99)(100)(101)(102)(103)(108)(107)(105))(_read(109)(110)))))
      )
      (_subprogram
      )
    )
    (_split (101)(94)(95)(96)(97)(111)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 52 -1
  )
)
I 000044 55 18723         1463086264172 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1463086264171 2016.05.12 23:51:04)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264097)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 15))
        ((ASIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((BWSIZE)(_code 18))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQB0)(DQ(4)))
      ((DQB1)(DQ(5)))
      ((DQB2)(DQ(6)))
      ((DQB3)(DQ(7)))
      ((DQC0)(DQ(8)))
      ((DQC1)(DQ(9)))
      ((DQC2)(DQ(10)))
      ((DQC3)(DQ(11)))
      ((DQD0)(DQ(12)))
      ((DQD1)(DQ(13)))
      ((DQD2)(DQ(14)))
      ((DQD3)(DQ(15)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clkzbt))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(8))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 28 -1
  )
)
I 000044 55 7360          1463086264282 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1463086264281 2016.05.12 23:51:04)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((FLOWTHROUGH)(_code 12))
        ((ASIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((BWSIZE)(_code 15))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1463086264500 2016.05.12 23:51:04)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1463086264687 2016.05.12 23:51:04)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
V 000044 55 2907          1463086542469 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1463086542468 2016.05.12 23:55:42)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086542422)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(7)(5)(3)(9))(_sensitivity(1)(0))(_read(2)(6)(4)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
V 000044 55 6561          1463086542624 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1463086542624 2016.05.12 23:55:42)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086542562)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 16 0 98 (_assignment (_simple)(_target(4(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 17 0 99 (_assignment (_simple)(_target(4(17)))(_sensitivity(6(17))(7(17))))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(4(18)))(_sensitivity(6(18))(7(18))))))
      (line__101(_architecture 19 0 101 (_assignment (_simple)(_target(4(19)))(_sensitivity(6(19))(7(19))))))
      (line__102(_architecture 20 0 102 (_assignment (_simple)(_target(4(20)))(_sensitivity(6(20))(7(20))))))
      (line__103(_architecture 21 0 103 (_assignment (_simple)(_target(4(21)))(_sensitivity(6(21))(7(21))))))
      (line__104(_architecture 22 0 104 (_assignment (_simple)(_target(4(22)))(_sensitivity(6(22))(7(22))))))
      (line__105(_architecture 23 0 105 (_assignment (_simple)(_target(4(23)))(_sensitivity(6(23))(7(23))))))
      (line__106(_architecture 24 0 106 (_assignment (_simple)(_target(4(24)))(_sensitivity(6(24))(7(24))))))
      (line__107(_architecture 25 0 107 (_assignment (_simple)(_target(4(25)))(_sensitivity(6(25))(7(25))))))
      (line__108(_architecture 26 0 108 (_assignment (_simple)(_target(4(26)))(_sensitivity(6(26))(7(26))))))
      (line__109(_architecture 27 0 109 (_assignment (_simple)(_target(4(27)))(_sensitivity(6(27))(7(27))))))
      (line__110(_architecture 28 0 110 (_assignment (_simple)(_target(4(28)))(_sensitivity(6(28))(7(28))))))
      (line__111(_architecture 29 0 111 (_assignment (_simple)(_target(4(29)))(_sensitivity(6(29))(7(29))))))
      (line__112(_architecture 30 0 112 (_assignment (_simple)(_target(4(30)))(_sensitivity(6(30))(7(30))))))
      (line__113(_architecture 31 0 113 (_assignment (_simple)(_target(4(31)))(_sensitivity(6(31))(7(31))))))
      (line__114(_architecture 32 0 114 (_assignment (_simple)(_target(4(32)))(_sensitivity(6(32))(7(32))))))
      (line__115(_architecture 33 0 115 (_assignment (_simple)(_target(4(33)))(_sensitivity(6(33))(7(33))))))
      (line__116(_architecture 34 0 116 (_assignment (_simple)(_target(4(34)))(_sensitivity(6(34))(7(34))))))
      (line__117(_architecture 35 0 117 (_assignment (_simple)(_target(4(35)))(_sensitivity(6(35))(7(35))))))
      (line__134(_architecture 36 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 37 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 70056         1463086542952 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1463086542952 2016.05.12 23:55:42)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086542797)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(68))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(69))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(70))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(71))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(72))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(73))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(74))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(75))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(76))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(77))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(78))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(79))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(80))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(81))(_sensitivity(15)))))
        (w_17(_architecture 16 0 307 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_21(_architecture 17 0 308 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_22(_architecture 18 0 309 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_23(_architecture 19 0 310 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_24(_architecture 20 0 311 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_25(_architecture 21 0 312 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_26(_architecture 22 0 313 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_27(_architecture 23 0 314 (_procedure_call (_simple)(_target(89))(_sensitivity(23)))))
        (w_28(_architecture 24 0 315 (_procedure_call (_simple)(_target(90))(_sensitivity(24)))))
        (w_29(_architecture 25 0 316 (_procedure_call (_simple)(_target(91))(_sensitivity(25)))))
        (w_31(_architecture 26 0 317 (_procedure_call (_simple)(_target(92))(_sensitivity(26)))))
        (w_32(_architecture 27 0 318 (_procedure_call (_simple)(_target(93))(_sensitivity(27)))))
        (w_33(_architecture 28 0 319 (_procedure_call (_simple)(_target(94))(_sensitivity(28)))))
        (w_34(_architecture 29 0 320 (_procedure_call (_simple)(_target(95))(_sensitivity(29)))))
        (w_35(_architecture 30 0 321 (_procedure_call (_simple)(_target(96))(_sensitivity(30)))))
        (w_36(_architecture 31 0 322 (_procedure_call (_simple)(_target(97))(_sensitivity(31)))))
        (w_37(_architecture 32 0 323 (_procedure_call (_simple)(_target(98))(_sensitivity(32)))))
        (w_38(_architecture 33 0 324 (_procedure_call (_simple)(_target(99))(_sensitivity(33)))))
        (w_39(_architecture 34 0 325 (_procedure_call (_simple)(_target(100))(_sensitivity(34)))))
        (w_41(_architecture 35 0 326 (_procedure_call (_simple)(_target(101))(_sensitivity(35)))))
        (w_42(_architecture 36 0 327 (_procedure_call (_simple)(_target(102))(_sensitivity(36)))))
        (w_43(_architecture 37 0 328 (_procedure_call (_simple)(_target(103))(_sensitivity(37)))))
        (w_44(_architecture 38 0 329 (_procedure_call (_simple)(_target(104))(_sensitivity(38)))))
        (w_45(_architecture 39 0 330 (_procedure_call (_simple)(_target(105))(_sensitivity(39)))))
        (w_46(_architecture 40 0 331 (_procedure_call (_simple)(_target(106))(_sensitivity(40)))))
        (w_47(_architecture 41 0 332 (_procedure_call (_simple)(_target(107))(_sensitivity(41)))))
        (w_48(_architecture 42 0 333 (_procedure_call (_simple)(_target(108))(_sensitivity(42)))))
        (w_49(_architecture 43 0 334 (_procedure_call (_simple)(_target(109))(_sensitivity(43)))))
        (w_51(_architecture 44 0 335 (_procedure_call (_simple)(_target(110))(_sensitivity(44)))))
        (w_52(_architecture 45 0 336 (_procedure_call (_simple)(_target(111))(_sensitivity(45)))))
        (w_53(_architecture 46 0 337 (_procedure_call (_simple)(_target(112))(_sensitivity(46)))))
        (w_54(_architecture 47 0 338 (_procedure_call (_simple)(_target(113))(_sensitivity(47)))))
        (w_55(_architecture 48 0 339 (_procedure_call (_simple)(_target(114))(_sensitivity(48)))))
        (w_56(_architecture 49 0 340 (_procedure_call (_simple)(_target(115))(_sensitivity(49)))))
        (w_57(_architecture 50 0 341 (_procedure_call (_simple)(_target(116))(_sensitivity(50)))))
        (w_58(_architecture 51 0 342 (_procedure_call (_simple)(_target(117))(_sensitivity(51)))))
        (w_59(_architecture 52 0 343 (_procedure_call (_simple)(_target(118))(_sensitivity(52)))))
        (w_61(_architecture 53 0 344 (_procedure_call (_simple)(_target(119))(_sensitivity(53)))))
        (w_62(_architecture 54 0 345 (_procedure_call (_simple)(_target(120))(_sensitivity(54)))))
        (w_63(_architecture 55 0 346 (_procedure_call (_simple)(_target(121))(_sensitivity(55)))))
        (w_64(_architecture 56 0 347 (_procedure_call (_simple)(_target(122))(_sensitivity(56)))))
        (w_65(_architecture 57 0 348 (_procedure_call (_simple)(_target(123))(_sensitivity(57)))))
        (w_66(_architecture 58 0 349 (_procedure_call (_simple)(_target(124))(_sensitivity(58)))))
        (w_67(_architecture 59 0 350 (_procedure_call (_simple)(_target(125))(_sensitivity(59)))))
        (w_68(_architecture 60 0 351 (_procedure_call (_simple)(_target(126))(_sensitivity(60)))))
        (w_69(_architecture 61 0 352 (_procedure_call (_simple)(_target(127))(_sensitivity(61)))))
        (w_70(_architecture 62 0 353 (_procedure_call (_simple)(_target(128))(_sensitivity(62)))))
        (w_71(_architecture 63 0 354 (_procedure_call (_simple)(_target(129))(_sensitivity(63)))))
        (w_72(_architecture 64 0 355 (_procedure_call (_simple)(_target(130))(_sensitivity(64)))))
        (w_73(_architecture 65 0 356 (_procedure_call (_simple)(_target(131))(_sensitivity(65)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 68 0 1403 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 608 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 609 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 610 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 1402 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 66 0 523 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 67 0 539 (_process (_simple)(_target(151)(153))(_sensitivity(139)(137)(138)(149)(142)(150)(146)(141)(143)(145)(147)(144)(132)(134)(135)(136)(133))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 7360          1463086543188 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1463086543187 2016.05.12 23:55:43)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((FLOWTHROUGH)(_code 12))
        ((ASIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((BWSIZE)(_code 15))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
V 000044 55 4853          1463086543297 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1463086543296 2016.05.12 23:55:43)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543253)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25))(3(_index 26))(3(_index 27))(3(_index 28))(3(_index 29))(3(_index 30))(3(_index 31))(3(_index 32))(3(_index 33))(3(_index 34))(3(_index 35))(3(_index 36))(3(_index 37))(3(_index 38))(3(_index 39))(3(_index 40))(3(_index 41))(3(_index 42))(3(_index 43))(3(_index 44))(3(_index 45))(3(_index 46)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 47))(8(_index 48))(8(_index 49))(8(_index 50))(8(_index 51))(8(_index 52))(8(_index 53))(8(_index 54))(8(_index 55))(8(_index 56))(8(_index 57))(8(_index 58))(8(_index 59))(8(_index 60))(8(_index 61))(8(_index 62))(8(_index 63))(8(_index 64))(8(_index 65))(8(_index 66))(8(_index 67))(8(_index 68))(8(_index 69))(8(_index 70))(8(_index 71))(8(_index 72))(8(_index 73))(8(_index 74))(8(_index 75))(8(_index 76))(8(_index 77))(8(_index 78))(8(_index 79))(8(_index 80))(8(_index 81))(8(_index 82))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(2)(4)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 83))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
V 000044 55 3623          1463086543453 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1463086543452 2016.05.12 23:55:43)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543394)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \17\ (_entity ((i 17)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(9)(12)(10)(11)(8)(13))(_sensitivity(0)(1))(_read(2)(7)(3)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
V 000044 55 12470         1463086543672 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1463086543671 2016.05.12 23:55:43)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
V 000044 55 23849         1463086543844 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1463086543843 2016.05.12 23:55:43)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543753)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 17)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 36)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 134 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 135 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 136 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 137 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 138 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 143 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 144 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 145 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 146 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 147 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 209 (_entity (_inout ((i 0))))))
        (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 210 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 215 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 216 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 217 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 218 (_entity (_inout ((i 0))))))
        (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 219 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 15))
        ((ASIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((BWSIZE)(_code 18))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A16)(sat(16)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQA8)(DQ(8)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQB8)(DQ(17)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQC8)(DQ(26)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
      ((DQD8)(DQ(35)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clk))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni (_code 27)))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(15))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 29 -1
  )
)
V 000044 55 16858         1463086543984 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1463086543983 2016.05.12 23:55:43)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543925)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 36)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1463086544171 2016.05.12 23:55:44)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1463086544358 2016.05.12 23:55:44)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
I 000044 55 2907          1463086587837 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1463086587837 2016.05.12 23:56:27)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086542422)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(5)(3)(7)(9))(_sensitivity(0)(1))(_read(4)(6)(2)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 6561          1463086587994 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1463086587993 2016.05.12 23:56:27)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086542562)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 16 0 98 (_assignment (_simple)(_target(4(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 17 0 99 (_assignment (_simple)(_target(4(17)))(_sensitivity(6(17))(7(17))))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(4(18)))(_sensitivity(6(18))(7(18))))))
      (line__101(_architecture 19 0 101 (_assignment (_simple)(_target(4(19)))(_sensitivity(6(19))(7(19))))))
      (line__102(_architecture 20 0 102 (_assignment (_simple)(_target(4(20)))(_sensitivity(6(20))(7(20))))))
      (line__103(_architecture 21 0 103 (_assignment (_simple)(_target(4(21)))(_sensitivity(6(21))(7(21))))))
      (line__104(_architecture 22 0 104 (_assignment (_simple)(_target(4(22)))(_sensitivity(6(22))(7(22))))))
      (line__105(_architecture 23 0 105 (_assignment (_simple)(_target(4(23)))(_sensitivity(6(23))(7(23))))))
      (line__106(_architecture 24 0 106 (_assignment (_simple)(_target(4(24)))(_sensitivity(6(24))(7(24))))))
      (line__107(_architecture 25 0 107 (_assignment (_simple)(_target(4(25)))(_sensitivity(6(25))(7(25))))))
      (line__108(_architecture 26 0 108 (_assignment (_simple)(_target(4(26)))(_sensitivity(6(26))(7(26))))))
      (line__109(_architecture 27 0 109 (_assignment (_simple)(_target(4(27)))(_sensitivity(6(27))(7(27))))))
      (line__110(_architecture 28 0 110 (_assignment (_simple)(_target(4(28)))(_sensitivity(6(28))(7(28))))))
      (line__111(_architecture 29 0 111 (_assignment (_simple)(_target(4(29)))(_sensitivity(6(29))(7(29))))))
      (line__112(_architecture 30 0 112 (_assignment (_simple)(_target(4(30)))(_sensitivity(6(30))(7(30))))))
      (line__113(_architecture 31 0 113 (_assignment (_simple)(_target(4(31)))(_sensitivity(6(31))(7(31))))))
      (line__114(_architecture 32 0 114 (_assignment (_simple)(_target(4(32)))(_sensitivity(6(32))(7(32))))))
      (line__115(_architecture 33 0 115 (_assignment (_simple)(_target(4(33)))(_sensitivity(6(33))(7(33))))))
      (line__116(_architecture 34 0 116 (_assignment (_simple)(_target(4(34)))(_sensitivity(6(34))(7(34))))))
      (line__117(_architecture 35 0 117 (_assignment (_simple)(_target(4(35)))(_sensitivity(6(35))(7(35))))))
      (line__134(_architecture 36 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 37 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 70056         1463086588306 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1463086588306 2016.05.12 23:56:28)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086542797)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(68))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(69))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(70))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(71))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(72))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(73))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(74))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(75))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(76))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(77))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(78))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(79))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(80))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(81))(_sensitivity(15)))))
        (w_17(_architecture 16 0 307 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_21(_architecture 17 0 308 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_22(_architecture 18 0 309 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_23(_architecture 19 0 310 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_24(_architecture 20 0 311 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_25(_architecture 21 0 312 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_26(_architecture 22 0 313 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_27(_architecture 23 0 314 (_procedure_call (_simple)(_target(89))(_sensitivity(23)))))
        (w_28(_architecture 24 0 315 (_procedure_call (_simple)(_target(90))(_sensitivity(24)))))
        (w_29(_architecture 25 0 316 (_procedure_call (_simple)(_target(91))(_sensitivity(25)))))
        (w_31(_architecture 26 0 317 (_procedure_call (_simple)(_target(92))(_sensitivity(26)))))
        (w_32(_architecture 27 0 318 (_procedure_call (_simple)(_target(93))(_sensitivity(27)))))
        (w_33(_architecture 28 0 319 (_procedure_call (_simple)(_target(94))(_sensitivity(28)))))
        (w_34(_architecture 29 0 320 (_procedure_call (_simple)(_target(95))(_sensitivity(29)))))
        (w_35(_architecture 30 0 321 (_procedure_call (_simple)(_target(96))(_sensitivity(30)))))
        (w_36(_architecture 31 0 322 (_procedure_call (_simple)(_target(97))(_sensitivity(31)))))
        (w_37(_architecture 32 0 323 (_procedure_call (_simple)(_target(98))(_sensitivity(32)))))
        (w_38(_architecture 33 0 324 (_procedure_call (_simple)(_target(99))(_sensitivity(33)))))
        (w_39(_architecture 34 0 325 (_procedure_call (_simple)(_target(100))(_sensitivity(34)))))
        (w_41(_architecture 35 0 326 (_procedure_call (_simple)(_target(101))(_sensitivity(35)))))
        (w_42(_architecture 36 0 327 (_procedure_call (_simple)(_target(102))(_sensitivity(36)))))
        (w_43(_architecture 37 0 328 (_procedure_call (_simple)(_target(103))(_sensitivity(37)))))
        (w_44(_architecture 38 0 329 (_procedure_call (_simple)(_target(104))(_sensitivity(38)))))
        (w_45(_architecture 39 0 330 (_procedure_call (_simple)(_target(105))(_sensitivity(39)))))
        (w_46(_architecture 40 0 331 (_procedure_call (_simple)(_target(106))(_sensitivity(40)))))
        (w_47(_architecture 41 0 332 (_procedure_call (_simple)(_target(107))(_sensitivity(41)))))
        (w_48(_architecture 42 0 333 (_procedure_call (_simple)(_target(108))(_sensitivity(42)))))
        (w_49(_architecture 43 0 334 (_procedure_call (_simple)(_target(109))(_sensitivity(43)))))
        (w_51(_architecture 44 0 335 (_procedure_call (_simple)(_target(110))(_sensitivity(44)))))
        (w_52(_architecture 45 0 336 (_procedure_call (_simple)(_target(111))(_sensitivity(45)))))
        (w_53(_architecture 46 0 337 (_procedure_call (_simple)(_target(112))(_sensitivity(46)))))
        (w_54(_architecture 47 0 338 (_procedure_call (_simple)(_target(113))(_sensitivity(47)))))
        (w_55(_architecture 48 0 339 (_procedure_call (_simple)(_target(114))(_sensitivity(48)))))
        (w_56(_architecture 49 0 340 (_procedure_call (_simple)(_target(115))(_sensitivity(49)))))
        (w_57(_architecture 50 0 341 (_procedure_call (_simple)(_target(116))(_sensitivity(50)))))
        (w_58(_architecture 51 0 342 (_procedure_call (_simple)(_target(117))(_sensitivity(51)))))
        (w_59(_architecture 52 0 343 (_procedure_call (_simple)(_target(118))(_sensitivity(52)))))
        (w_61(_architecture 53 0 344 (_procedure_call (_simple)(_target(119))(_sensitivity(53)))))
        (w_62(_architecture 54 0 345 (_procedure_call (_simple)(_target(120))(_sensitivity(54)))))
        (w_63(_architecture 55 0 346 (_procedure_call (_simple)(_target(121))(_sensitivity(55)))))
        (w_64(_architecture 56 0 347 (_procedure_call (_simple)(_target(122))(_sensitivity(56)))))
        (w_65(_architecture 57 0 348 (_procedure_call (_simple)(_target(123))(_sensitivity(57)))))
        (w_66(_architecture 58 0 349 (_procedure_call (_simple)(_target(124))(_sensitivity(58)))))
        (w_67(_architecture 59 0 350 (_procedure_call (_simple)(_target(125))(_sensitivity(59)))))
        (w_68(_architecture 60 0 351 (_procedure_call (_simple)(_target(126))(_sensitivity(60)))))
        (w_69(_architecture 61 0 352 (_procedure_call (_simple)(_target(127))(_sensitivity(61)))))
        (w_70(_architecture 62 0 353 (_procedure_call (_simple)(_target(128))(_sensitivity(62)))))
        (w_71(_architecture 63 0 354 (_procedure_call (_simple)(_target(129))(_sensitivity(63)))))
        (w_72(_architecture 64 0 355 (_procedure_call (_simple)(_target(130))(_sensitivity(64)))))
        (w_73(_architecture 65 0 356 (_procedure_call (_simple)(_target(131))(_sensitivity(65)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 68 0 1403 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(144)(153(_index 71))))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 608 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 609 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 610 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 1402 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 66 0 523 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 67 0 539 (_process (_simple)(_target(151)(153))(_sensitivity(133)(136)(135)(132)(134)(138)(139)(137)(146)(141)(143)(144)(145)(147)(149)(150)(142))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 7360          1463086588650 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1463086588649 2016.05.12 23:56:28)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((FLOWTHROUGH)(_code 12))
        ((ASIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((BWSIZE)(_code 15))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
V 000044 55 4853          1463086588838 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1463086588837 2016.05.12 23:56:28)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543253)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25))(3(_index 26))(3(_index 27))(3(_index 28))(3(_index 29))(3(_index 30))(3(_index 31))(3(_index 32))(3(_index 33))(3(_index 34))(3(_index 35))(3(_index 36))(3(_index 37))(3(_index 38))(3(_index 39))(3(_index 40))(3(_index 41))(3(_index 42))(3(_index 43))(3(_index 44))(3(_index 45))(3(_index 46)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 47))(8(_index 48))(8(_index 49))(8(_index 50))(8(_index 51))(8(_index 52))(8(_index 53))(8(_index 54))(8(_index 55))(8(_index 56))(8(_index 57))(8(_index 58))(8(_index 59))(8(_index 60))(8(_index 61))(8(_index 62))(8(_index 63))(8(_index 64))(8(_index 65))(8(_index 66))(8(_index 67))(8(_index 68))(8(_index 69))(8(_index 70))(8(_index 71))(8(_index 72))(8(_index 73))(8(_index 74))(8(_index 75))(8(_index 76))(8(_index 77))(8(_index 78))(8(_index 79))(8(_index 80))(8(_index 81))(8(_index 82))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(8(d_1_0))(9(0))(2)(4)))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(8(_index 83))(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
I 000044 55 3623          1463086589040 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1463086589040 2016.05.12 23:56:29)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543394)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \17\ (_entity ((i 17)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(9)(10)(11)(12)(8)(13))(_sensitivity(0)(1))(_read(2)(3)(7)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 12470         1463086589258 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1463086589257 2016.05.12 23:56:29)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 23849         1463086589414 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1463086589413 2016.05.12 23:56:29)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543753)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 17)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 36)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 134 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 135 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 136 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 137 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 138 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 143 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 144 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 145 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 146 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 147 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 209 (_entity (_inout ((i 0))))))
        (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 210 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 215 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 216 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 217 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 218 (_entity (_inout ((i 0))))))
        (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 219 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 15))
        ((ASIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((BWSIZE)(_code 18))
      )
      (_port
        ((clk)(clk))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A16)(sat(16)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQA8)(DQ(8)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQB8)(DQ(17)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQC8)(DQ(26)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
      ((DQD8)(DQ(35)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clk))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni (_code 27)))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(15))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 29 -1
  )
)
I 000044 55 16858         1463086589612 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1463086589611 2016.05.12 23:56:29)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086543925)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 36)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
V 000044 55 2911          1463086589752 RTL
(_unit VHDL (addr_ctrl_out 0 24 (rtl 0 43 ))
  (_version v35)
  (_time 1463086589752 2016.05.12 23:56:29)
  (_source (\./compile/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086589693)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(7)(8)(6)(9))(_sensitivity(0)(3))(_read(10)(2)(4)(1)))))
      (line__69(_architecture 1 0 69 (_assignment (_simple)(_target(10))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
V 000044 55 6525          1463086589857 RTL
(_unit VHDL (data_inout 0 24 (rtl 0 39 ))
  (_version v35)
  (_time 1463086589856 2016.05.12 23:56:29)
  (_source (\./compile/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086589826)
    (_use )
  )
  (_object
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 26 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 27 \36\ (_entity ((i 36)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(2)(3)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(18)))(_sensitivity(6(18))(7(18))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(19)))(_sensitivity(6(19))(7(19))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(20)))(_sensitivity(6(20))(7(20))))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(5(21)))(_sensitivity(6(21))(7(21))))))
      (line__67(_architecture 5 0 67 (_assignment (_simple)(_target(5(22)))(_sensitivity(6(22))(7(22))))))
      (line__68(_architecture 6 0 68 (_assignment (_simple)(_target(5(23)))(_sensitivity(6(23))(7(23))))))
      (line__69(_architecture 7 0 69 (_assignment (_simple)(_target(5(24)))(_sensitivity(6(24))(7(24))))))
      (line__70(_architecture 8 0 70 (_assignment (_simple)(_target(5(25)))(_sensitivity(6(25))(7(25))))))
      (line__71(_architecture 9 0 71 (_assignment (_simple)(_target(5(26)))(_sensitivity(6(26))(7(26))))))
      (line__72(_architecture 10 0 72 (_assignment (_simple)(_target(5(27)))(_sensitivity(6(27))(7(27))))))
      (line__73(_architecture 11 0 73 (_assignment (_simple)(_target(5(28)))(_sensitivity(6(28))(7(28))))))
      (line__74(_architecture 12 0 74 (_assignment (_simple)(_target(5(29)))(_sensitivity(6(29))(7(29))))))
      (line__75(_architecture 13 0 75 (_assignment (_simple)(_target(5(30)))(_sensitivity(6(30))(7(30))))))
      (line__76(_architecture 14 0 76 (_assignment (_simple)(_target(5(31)))(_sensitivity(6(31))(7(31))))))
      (line__77(_architecture 15 0 77 (_assignment (_simple)(_target(5(32)))(_sensitivity(6(32))(7(32))))))
      (line__78(_architecture 16 0 78 (_assignment (_simple)(_target(5(33)))(_sensitivity(6(33))(7(33))))))
      (line__79(_architecture 17 0 79 (_assignment (_simple)(_target(5(34)))(_sensitivity(6(34))(7(34))))))
      (line__80(_architecture 18 0 80 (_assignment (_simple)(_target(5(35)))(_sensitivity(6(35))(7(35))))))
      (line__81(_architecture 19 0 81 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__82(_architecture 20 0 82 (_assignment (_simple)(_target(5(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 21 0 83 (_assignment (_simple)(_target(5(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 22 0 84 (_assignment (_simple)(_target(5(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 23 0 85 (_assignment (_simple)(_target(5(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 24 0 86 (_assignment (_simple)(_target(5(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 25 0 87 (_assignment (_simple)(_target(5(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 26 0 88 (_assignment (_simple)(_target(5(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 27 0 89 (_assignment (_simple)(_target(5(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 28 0 90 (_assignment (_simple)(_target(5(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 29 0 91 (_assignment (_simple)(_target(5(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 30 0 92 (_assignment (_simple)(_target(5(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 31 0 93 (_assignment (_simple)(_target(5(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 32 0 94 (_assignment (_simple)(_target(5(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 33 0 95 (_assignment (_simple)(_target(5(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 34 0 96 (_assignment (_simple)(_target(5(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 35 0 97 (_assignment (_simple)(_target(5(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 36 0 98 (_assignment (_simple)(_target(5(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 37 0 99 (_assignment (_simple)(_target(5(17)))(_sensitivity(6(17))(7(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 3627          1463086590122 RTL
(_unit VHDL (pipe_stage 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1463086590121 2016.05.12 23:56:30)
  (_source (\./compile/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086590092)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \17\ (_entity ((i 17)))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(9)(11)(8)(10)(12)(13))(_sensitivity(1)(3))(_read(2)(0)(6)(4)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
V 000044 55 60908         1463086590303 SYN
(_unit VHDL (pll1 1 43 (syn 1 37 ))
  (_version v35)
  (_time 1463086590302 2016.05.12 23:56:30)
  (_source (\./src/PLL1.vhd\(\./compile/pll1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth ~extSTD.STANDARD.NATURAL 1 43 (_entity -1 ((i 0)))))
        (_generic (_internal bandwidth_type ~STRING~13 1 44 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal c0_high ~extSTD.STANDARD.NATURAL 1 45 (_entity -1 ((i 1)))))
        (_generic (_internal c0_initial ~extSTD.STANDARD.NATURAL 1 46 (_entity -1 ((i 1)))))
        (_generic (_internal c0_low ~extSTD.STANDARD.NATURAL 1 47 (_entity -1 ((i 1)))))
        (_generic (_internal c0_mode ~STRING~131 1 48 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c0_ph ~extSTD.STANDARD.NATURAL 1 49 (_entity -1 ((i 0)))))
        (_generic (_internal c0_test_source ~extSTD.STANDARD.INTEGER 1 50 (_entity -1 ((i 5)))))
        (_generic (_internal c1_high ~extSTD.STANDARD.NATURAL 1 51 (_entity -1 ((i 1)))))
        (_generic (_internal c1_initial ~extSTD.STANDARD.NATURAL 1 52 (_entity -1 ((i 1)))))
        (_generic (_internal c1_low ~extSTD.STANDARD.NATURAL 1 53 (_entity -1 ((i 1)))))
        (_generic (_internal c1_mode ~STRING~132 1 54 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c1_ph ~extSTD.STANDARD.NATURAL 1 55 (_entity -1 ((i 0)))))
        (_generic (_internal c1_test_source ~extSTD.STANDARD.INTEGER 1 56 (_entity -1 ((i 5)))))
        (_generic (_internal c1_use_casc_in ~STRING~133 1 57 (_entity -1 (_string \"off"\))))
        (_generic (_internal c2_high ~extSTD.STANDARD.NATURAL 1 58 (_entity -1 ((i 1)))))
        (_generic (_internal c2_initial ~extSTD.STANDARD.NATURAL 1 59 (_entity -1 ((i 1)))))
        (_generic (_internal c2_low ~extSTD.STANDARD.NATURAL 1 60 (_entity -1 ((i 1)))))
        (_generic (_internal c2_mode ~STRING~134 1 61 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c2_ph ~extSTD.STANDARD.NATURAL 1 62 (_entity -1 ((i 0)))))
        (_generic (_internal c2_test_source ~extSTD.STANDARD.INTEGER 1 63 (_entity -1 ((i 5)))))
        (_generic (_internal c2_use_casc_in ~STRING~135 1 64 (_entity -1 (_string \"off"\))))
        (_generic (_internal c3_high ~extSTD.STANDARD.NATURAL 1 65 (_entity -1 ((i 1)))))
        (_generic (_internal c3_initial ~extSTD.STANDARD.NATURAL 1 66 (_entity -1 ((i 1)))))
        (_generic (_internal c3_low ~extSTD.STANDARD.NATURAL 1 67 (_entity -1 ((i 1)))))
        (_generic (_internal c3_mode ~STRING~136 1 68 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c3_ph ~extSTD.STANDARD.NATURAL 1 69 (_entity -1 ((i 0)))))
        (_generic (_internal c3_test_source ~extSTD.STANDARD.INTEGER 1 70 (_entity -1 ((i 5)))))
        (_generic (_internal c3_use_casc_in ~STRING~137 1 71 (_entity -1 (_string \"off"\))))
        (_generic (_internal c4_high ~extSTD.STANDARD.NATURAL 1 72 (_entity -1 ((i 1)))))
        (_generic (_internal c4_initial ~extSTD.STANDARD.NATURAL 1 73 (_entity -1 ((i 1)))))
        (_generic (_internal c4_low ~extSTD.STANDARD.NATURAL 1 74 (_entity -1 ((i 1)))))
        (_generic (_internal c4_mode ~STRING~138 1 75 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c4_ph ~extSTD.STANDARD.NATURAL 1 76 (_entity -1 ((i 0)))))
        (_generic (_internal c4_test_source ~extSTD.STANDARD.INTEGER 1 77 (_entity -1 ((i 5)))))
        (_generic (_internal c4_use_casc_in ~STRING~139 1 78 (_entity -1 (_string \"off"\))))
        (_generic (_internal c5_high ~extSTD.STANDARD.NATURAL 1 79 (_entity -1 ((i 1)))))
        (_generic (_internal c5_initial ~extSTD.STANDARD.NATURAL 1 80 (_entity -1 ((i 1)))))
        (_generic (_internal c5_low ~extSTD.STANDARD.NATURAL 1 81 (_entity -1 ((i 1)))))
        (_generic (_internal c5_mode ~STRING~1310 1 82 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c5_ph ~extSTD.STANDARD.NATURAL 1 83 (_entity -1 ((i 0)))))
        (_generic (_internal c5_test_source ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 ((i 5)))))
        (_generic (_internal c5_use_casc_in ~STRING~1311 1 85 (_entity -1 (_string \"off"\))))
        (_generic (_internal charge_pump_current ~extSTD.STANDARD.NATURAL 1 86 (_entity -1 ((i 2)))))
        (_generic (_internal clk0_counter ~STRING~1312 1 87 (_entity -1 (_string \"g0"\))))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.POSITIVE 1 88 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 89 (_entity -1 ((i 50)))))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 90 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_output_frequency ~extSTD.STANDARD.NATURAL 1 91 (_entity -1 ((i 0)))))
        (_generic (_internal clk0_phase_shift ~STRING~1313 1 92 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk0_time_delay ~STRING~1314 1 93 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_counter ~STRING~1315 1 94 (_entity -1 (_string \"g1"\))))
        (_generic (_internal clk1_divide_by ~extSTD.STANDARD.POSITIVE 1 95 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 96 (_entity -1 ((i 50)))))
        (_generic (_internal clk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 97 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_output_frequency ~extSTD.STANDARD.NATURAL 1 98 (_entity -1 ((i 0)))))
        (_generic (_internal clk1_phase_shift ~STRING~1316 1 99 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_time_delay ~STRING~1317 1 100 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_counter ~STRING~1318 1 101 (_entity -1 (_string \"g2"\))))
        (_generic (_internal clk2_divide_by ~extSTD.STANDARD.POSITIVE 1 102 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 103 (_entity -1 ((i 50)))))
        (_generic (_internal clk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 104 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_output_frequency ~extSTD.STANDARD.NATURAL 1 105 (_entity -1 ((i 0)))))
        (_generic (_internal clk2_phase_shift ~STRING~1319 1 106 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_time_delay ~STRING~1320 1 107 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_counter ~STRING~1321 1 108 (_entity -1 (_string \"g3"\))))
        (_generic (_internal clk3_divide_by ~extSTD.STANDARD.POSITIVE 1 109 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 110 (_entity -1 ((i 50)))))
        (_generic (_internal clk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 111 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_phase_shift ~STRING~1322 1 112 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_time_delay ~STRING~1323 1 113 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_counter ~STRING~1324 1 114 (_entity -1 (_string \"l0"\))))
        (_generic (_internal clk4_divide_by ~extSTD.STANDARD.POSITIVE 1 115 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_duty_cycle ~extSTD.STANDARD.NATURAL 1 116 (_entity -1 ((i 50)))))
        (_generic (_internal clk4_multiply_by ~extSTD.STANDARD.POSITIVE 1 117 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_phase_shift ~STRING~1325 1 118 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_time_delay ~STRING~1326 1 119 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_counter ~STRING~1327 1 120 (_entity -1 (_string \"l1"\))))
        (_generic (_internal clk5_divide_by ~extSTD.STANDARD.POSITIVE 1 121 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_duty_cycle ~extSTD.STANDARD.NATURAL 1 122 (_entity -1 ((i 50)))))
        (_generic (_internal clk5_multiply_by ~extSTD.STANDARD.POSITIVE 1 123 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_phase_shift ~STRING~1328 1 124 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_time_delay ~STRING~1329 1 125 (_entity -1 (_string \"0"\))))
        (_generic (_internal compensate_clock ~STRING~1330 1 126 (_entity -1 (_string \"CLK0"\))))
        (_generic (_internal down_spread ~STRING~1331 1 127 (_entity -1 (_string \"0.0"\))))
        (_generic (_internal e0_high ~extSTD.STANDARD.NATURAL 1 128 (_entity -1 ((i 1)))))
        (_generic (_internal e0_initial ~extSTD.STANDARD.NATURAL 1 129 (_entity -1 ((i 1)))))
        (_generic (_internal e0_low ~extSTD.STANDARD.NATURAL 1 130 (_entity -1 ((i 1)))))
        (_generic (_internal e0_mode ~STRING~1332 1 131 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e0_ph ~extSTD.STANDARD.NATURAL 1 132 (_entity -1 ((i 0)))))
        (_generic (_internal e0_time_delay ~extSTD.STANDARD.NATURAL 1 133 (_entity -1 ((i 0)))))
        (_generic (_internal e1_high ~extSTD.STANDARD.NATURAL 1 134 (_entity -1 ((i 1)))))
        (_generic (_internal e1_initial ~extSTD.STANDARD.NATURAL 1 135 (_entity -1 ((i 1)))))
        (_generic (_internal e1_low ~extSTD.STANDARD.NATURAL 1 136 (_entity -1 ((i 1)))))
        (_generic (_internal e1_mode ~STRING~1333 1 137 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e1_ph ~extSTD.STANDARD.NATURAL 1 138 (_entity -1 ((i 0)))))
        (_generic (_internal e1_time_delay ~extSTD.STANDARD.NATURAL 1 139 (_entity -1 ((i 0)))))
        (_generic (_internal e2_high ~extSTD.STANDARD.NATURAL 1 140 (_entity -1 ((i 1)))))
        (_generic (_internal e2_initial ~extSTD.STANDARD.NATURAL 1 141 (_entity -1 ((i 1)))))
        (_generic (_internal e2_low ~extSTD.STANDARD.NATURAL 1 142 (_entity -1 ((i 1)))))
        (_generic (_internal e2_mode ~STRING~1334 1 143 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e2_ph ~extSTD.STANDARD.NATURAL 1 144 (_entity -1 ((i 0)))))
        (_generic (_internal e2_time_delay ~extSTD.STANDARD.NATURAL 1 145 (_entity -1 ((i 0)))))
        (_generic (_internal e3_high ~extSTD.STANDARD.NATURAL 1 146 (_entity -1 ((i 1)))))
        (_generic (_internal e3_initial ~extSTD.STANDARD.NATURAL 1 147 (_entity -1 ((i 1)))))
        (_generic (_internal e3_low ~extSTD.STANDARD.NATURAL 1 148 (_entity -1 ((i 1)))))
        (_generic (_internal e3_mode ~STRING~1335 1 149 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e3_ph ~extSTD.STANDARD.NATURAL 1 150 (_entity -1 ((i 0)))))
        (_generic (_internal e3_time_delay ~extSTD.STANDARD.NATURAL 1 151 (_entity -1 ((i 0)))))
        (_generic (_internal enable0_counter ~STRING~1336 1 152 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable1_counter ~STRING~1337 1 153 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable_switch_over_counter ~STRING~1338 1 154 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal extclk0_counter ~STRING~1339 1 155 (_entity -1 (_string \"e0"\))))
        (_generic (_internal extclk0_divide_by ~extSTD.STANDARD.POSITIVE 1 156 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 157 (_entity -1 ((i 50)))))
        (_generic (_internal extclk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 158 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_phase_shift ~STRING~1340 1 159 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk0_time_delay ~STRING~1341 1 160 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_counter ~STRING~1342 1 161 (_entity -1 (_string \"e1"\))))
        (_generic (_internal extclk1_divide_by ~extSTD.STANDARD.POSITIVE 1 162 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 163 (_entity -1 ((i 50)))))
        (_generic (_internal extclk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 164 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_phase_shift ~STRING~1343 1 165 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_time_delay ~STRING~1344 1 166 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_counter ~STRING~1345 1 167 (_entity -1 (_string \"e2"\))))
        (_generic (_internal extclk2_divide_by ~extSTD.STANDARD.POSITIVE 1 168 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 169 (_entity -1 ((i 50)))))
        (_generic (_internal extclk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 170 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_phase_shift ~STRING~1346 1 171 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_time_delay ~STRING~1347 1 172 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_counter ~STRING~1348 1 173 (_entity -1 (_string \"e3"\))))
        (_generic (_internal extclk3_divide_by ~extSTD.STANDARD.POSITIVE 1 174 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 175 (_entity -1 ((i 50)))))
        (_generic (_internal extclk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 176 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_phase_shift ~STRING~1349 1 177 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_time_delay ~STRING~1350 1 178 (_entity -1 (_string \"0"\))))
        (_generic (_internal feedback_source ~STRING~1351 1 179 (_entity -1 (_string \"EXTCLK0"\))))
        (_generic (_internal g0_high ~extSTD.STANDARD.NATURAL 1 180 (_entity -1 ((i 1)))))
        (_generic (_internal g0_initial ~extSTD.STANDARD.NATURAL 1 181 (_entity -1 ((i 1)))))
        (_generic (_internal g0_low ~extSTD.STANDARD.NATURAL 1 182 (_entity -1 ((i 1)))))
        (_generic (_internal g0_mode ~STRING~1352 1 183 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g0_ph ~extSTD.STANDARD.NATURAL 1 184 (_entity -1 ((i 0)))))
        (_generic (_internal g0_time_delay ~extSTD.STANDARD.NATURAL 1 185 (_entity -1 ((i 0)))))
        (_generic (_internal g1_high ~extSTD.STANDARD.NATURAL 1 186 (_entity -1 ((i 1)))))
        (_generic (_internal g1_initial ~extSTD.STANDARD.NATURAL 1 187 (_entity -1 ((i 1)))))
        (_generic (_internal g1_low ~extSTD.STANDARD.NATURAL 1 188 (_entity -1 ((i 1)))))
        (_generic (_internal g1_mode ~STRING~1353 1 189 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g1_ph ~extSTD.STANDARD.NATURAL 1 190 (_entity -1 ((i 0)))))
        (_generic (_internal g1_time_delay ~extSTD.STANDARD.NATURAL 1 191 (_entity -1 ((i 0)))))
        (_generic (_internal g2_high ~extSTD.STANDARD.NATURAL 1 192 (_entity -1 ((i 1)))))
        (_generic (_internal g2_initial ~extSTD.STANDARD.NATURAL 1 193 (_entity -1 ((i 1)))))
        (_generic (_internal g2_low ~extSTD.STANDARD.NATURAL 1 194 (_entity -1 ((i 1)))))
        (_generic (_internal g2_mode ~STRING~1354 1 195 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g2_ph ~extSTD.STANDARD.NATURAL 1 196 (_entity -1 ((i 0)))))
        (_generic (_internal g2_time_delay ~extSTD.STANDARD.NATURAL 1 197 (_entity -1 ((i 0)))))
        (_generic (_internal g3_high ~extSTD.STANDARD.NATURAL 1 198 (_entity -1 ((i 1)))))
        (_generic (_internal g3_initial ~extSTD.STANDARD.NATURAL 1 199 (_entity -1 ((i 1)))))
        (_generic (_internal g3_low ~extSTD.STANDARD.NATURAL 1 200 (_entity -1 ((i 1)))))
        (_generic (_internal g3_mode ~STRING~1355 1 201 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g3_ph ~extSTD.STANDARD.NATURAL 1 202 (_entity -1 ((i 0)))))
        (_generic (_internal g3_time_delay ~extSTD.STANDARD.NATURAL 1 203 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_counter ~extSTD.STANDARD.INTEGER 1 204 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_signal ~STRING~1356 1 205 (_entity -1 (_string \"NO"\))))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.POSITIVE 1 206 (_entity -1 )))
        (_generic (_internal inclk1_input_frequency ~extSTD.STANDARD.NATURAL 1 207 (_entity -1 ((i 0)))))
        (_generic (_internal intended_device_family ~STRING~1357 1 208 (_entity -1 (_string \"Stratix"\))))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 209 (_entity -1 ((i 5)))))
        (_generic (_internal l0_high ~extSTD.STANDARD.NATURAL 1 210 (_entity -1 ((i 1)))))
        (_generic (_internal l0_initial ~extSTD.STANDARD.NATURAL 1 211 (_entity -1 ((i 1)))))
        (_generic (_internal l0_low ~extSTD.STANDARD.NATURAL 1 212 (_entity -1 ((i 1)))))
        (_generic (_internal l0_mode ~STRING~1358 1 213 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l0_ph ~extSTD.STANDARD.NATURAL 1 214 (_entity -1 ((i 0)))))
        (_generic (_internal l0_time_delay ~extSTD.STANDARD.NATURAL 1 215 (_entity -1 ((i 0)))))
        (_generic (_internal l1_high ~extSTD.STANDARD.NATURAL 1 216 (_entity -1 ((i 1)))))
        (_generic (_internal l1_initial ~extSTD.STANDARD.NATURAL 1 217 (_entity -1 ((i 1)))))
        (_generic (_internal l1_low ~extSTD.STANDARD.NATURAL 1 218 (_entity -1 ((i 1)))))
        (_generic (_internal l1_mode ~STRING~1359 1 219 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l1_ph ~extSTD.STANDARD.NATURAL 1 220 (_entity -1 ((i 0)))))
        (_generic (_internal l1_time_delay ~extSTD.STANDARD.NATURAL 1 221 (_entity -1 ((i 0)))))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 1 222 (_entity -1 ((i 1)))))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 1 223 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_c ~extSTD.STANDARD.NATURAL 1 224 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_r ~STRING~1360 1 225 (_entity -1 (_string \" 1.000000"\))))
        (_generic (_internal lpm_hint ~STRING~1361 1 226 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal lpm_type ~STRING~1362 1 227 (_entity -1 (_string \"altpll"\))))
        (_generic (_internal m ~extSTD.STANDARD.NATURAL 1 228 (_entity -1 ((i 0)))))
        (_generic (_internal m2 ~extSTD.STANDARD.NATURAL 1 229 (_entity -1 ((i 1)))))
        (_generic (_internal m_initial ~extSTD.STANDARD.NATURAL 1 230 (_entity -1 ((i 1)))))
        (_generic (_internal m_ph ~extSTD.STANDARD.NATURAL 1 231 (_entity -1 ((i 0)))))
        (_generic (_internal m_test_source ~extSTD.STANDARD.INTEGER 1 232 (_entity -1 ((i 5)))))
        (_generic (_internal m_time_delay ~extSTD.STANDARD.NATURAL 1 233 (_entity -1 ((i 0)))))
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 1 234 (_entity -1 ((i 1)))))
        (_generic (_internal n2 ~extSTD.STANDARD.NATURAL 1 235 (_entity -1 ((i 1)))))
        (_generic (_internal n_time_delay ~extSTD.STANDARD.NATURAL 1 236 (_entity -1 ((i 0)))))
        (_generic (_internal operation_mode ~STRING~1363 1 237 (_entity -1 (_string \"NORMAL"\))))
        (_generic (_internal pfd_max ~extSTD.STANDARD.NATURAL 1 238 (_entity -1 ((i 0)))))
        (_generic (_internal pfd_min ~extSTD.STANDARD.NATURAL 1 239 (_entity -1 ((i 0)))))
        (_generic (_internal pll_type ~STRING~1364 1 240 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal port_activeclock ~STRING~1365 1 241 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_areset ~STRING~1366 1 242 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk0 ~STRING~1367 1 243 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk1 ~STRING~1368 1 244 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk2 ~STRING~1369 1 245 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk3 ~STRING~1370 1 246 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk4 ~STRING~1371 1 247 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk5 ~STRING~1372 1 248 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad0 ~STRING~1373 1 249 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad1 ~STRING~1374 1 250 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena0 ~STRING~1375 1 251 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena1 ~STRING~1376 1 252 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena2 ~STRING~1377 1 253 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena3 ~STRING~1378 1 254 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena4 ~STRING~1379 1 255 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena5 ~STRING~1380 1 256 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkloss ~STRING~1381 1 257 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkswitch ~STRING~1382 1 258 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable0 ~STRING~1383 1 259 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable1 ~STRING~1384 1 260 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk0 ~STRING~1385 1 261 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk1 ~STRING~1386 1 262 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk2 ~STRING~1387 1 263 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk3 ~STRING~1388 1 264 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena0 ~STRING~1389 1 265 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena1 ~STRING~1390 1 266 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena2 ~STRING~1391 1 267 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena3 ~STRING~1392 1 268 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_fbin ~STRING~1393 1 269 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk0 ~STRING~1394 1 270 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk1 ~STRING~1395 1 271 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pfdena ~STRING~1396 1 272 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pllena ~STRING~1397 1 273 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanaclr ~STRING~1398 1 274 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanclk ~STRING~1399 1 275 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandata ~STRING~13100 1 276 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandataout ~STRING~13101 1 277 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandone ~STRING~13102 1 278 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanread ~STRING~13103 1 279 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanwrite ~STRING~13104 1 280 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout0 ~STRING~13105 1 281 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout1 ~STRING~13106 1 282 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal primary_clock ~STRING~13107 1 283 (_entity -1 (_string \"inclk0"\))))
        (_generic (_internal qualify_conf_done ~STRING~13108 1 284 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal scan_chain ~STRING~13109 1 285 (_entity -1 (_string \"LONG"\))))
        (_generic (_internal sclkout0_phase_shift ~STRING~13110 1 286 (_entity -1 (_string \"0"\))))
        (_generic (_internal sclkout1_phase_shift ~STRING~13111 1 287 (_entity -1 (_string \"0"\))))
        (_generic (_internal self_reset_on_gated_loss_lock ~STRING~13112 1 288 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal simulation_type ~STRING~13113 1 289 (_entity -1 (_string \"functional"\))))
        (_generic (_internal skip_vco ~STRING~13114 1 290 (_entity -1 (_string \"off"\))))
        (_generic (_internal source_is_pll ~STRING~13115 1 291 (_entity -1 (_string \"off"\))))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 1 292 (_entity -1 ((i 0)))))
        (_generic (_internal ss ~extSTD.STANDARD.NATURAL 1 293 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_counter ~extSTD.STANDARD.NATURAL 1 294 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_on_gated_lock ~STRING~13116 1 295 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_on_lossclk ~STRING~13117 1 296 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_type ~STRING~13118 1 297 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 298 (_entity -1 ((i 1)))))
        (_generic (_internal vco_center ~extSTD.STANDARD.NATURAL 1 299 (_entity -1 ((i 0)))))
        (_generic (_internal vco_divide_by ~extSTD.STANDARD.INTEGER 1 300 (_entity -1 ((i 0)))))
        (_generic (_internal vco_max ~extSTD.STANDARD.NATURAL 1 301 (_entity -1 ((i 0)))))
        (_generic (_internal vco_min ~extSTD.STANDARD.NATURAL 1 302 (_entity -1 ((i 0)))))
        (_generic (_internal vco_multiply_by ~extSTD.STANDARD.INTEGER 1 303 (_entity -1 ((i 0)))))
        (_generic (_internal vco_post_scale ~extSTD.STANDARD.NATURAL 1 304 (_entity -1 ((i 0)))))
        (_port (_internal areset ~extieee.std_logic_1164.std_logic 1 307 (_entity (_in ((i 2))))))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~13 1 308 (_entity (_in ((_others(i 3)))))))
        (_port (_internal clkswitch ~extieee.std_logic_1164.std_logic 1 309 (_entity (_in ((i 2))))))
        (_port (_internal comparator ~extieee.std_logic_1164.std_logic 1 310 (_entity (_in ((i 2))))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~13 1 311 (_entity (_in ((_others(i 3)))))))
        (_port (_internal fbin ~extieee.std_logic_1164.std_logic 1 312 (_entity (_in ((i 3))))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~13 1 313 (_entity (_in ((_others(i 2)))))))
        (_port (_internal pfdena ~extieee.std_logic_1164.std_logic 1 314 (_entity (_in ((i 3))))))
        (_port (_internal pllena ~extieee.std_logic_1164.std_logic 1 315 (_entity (_in ((i 3))))))
        (_port (_internal scanaclr ~extieee.std_logic_1164.std_logic 1 316 (_entity (_in ((i 2))))))
        (_port (_internal scanclk ~extieee.std_logic_1164.std_logic 1 317 (_entity (_in ((i 2))))))
        (_port (_internal scandata ~extieee.std_logic_1164.std_logic 1 318 (_entity (_in ((i 2))))))
        (_port (_internal scanread ~extieee.std_logic_1164.std_logic 1 319 (_entity (_in ((i 2))))))
        (_port (_internal scanwrite ~extieee.std_logic_1164.std_logic 1 320 (_entity (_in ((i 2))))))
        (_port (_internal activeclock ~extieee.std_logic_1164.std_logic 1 321 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~13120 1 322 (_entity (_out ))))
        (_port (_internal clkbad ~std_logic_vector{1~downto~0}~13122 1 323 (_entity (_out ))))
        (_port (_internal clkloss ~extieee.std_logic_1164.std_logic 1 324 (_entity (_out ))))
        (_port (_internal enable0 ~extieee.std_logic_1164.std_logic 1 325 (_entity (_out ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 1 326 (_entity (_out ))))
        (_port (_internal extclk ~std_logic_vector{3~downto~0}~13124 1 327 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 1 328 (_entity (_out ))))
        (_port (_internal scandataout ~extieee.std_logic_1164.std_logic 1 329 (_entity (_out ))))
        (_port (_internal scandone ~extieee.std_logic_1164.std_logic 1 330 (_entity (_out ))))
        (_port (_internal sclkout0 ~extieee.std_logic_1164.std_logic 1 331 (_entity (_out ))))
        (_port (_internal sclkout1 ~extieee.std_logic_1164.std_logic 1 332 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 1 368 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_divide_by)((i 1)))
      ((clk0_duty_cycle)((i 50)))
      ((clk0_multiply_by)((i 6)))
      ((clk0_phase_shift)(_string \"300"\))
      ((clk0_time_delay)(_string \"0"\))
      ((compensate_clock)(_string \"CLK0"\))
      ((gate_lock_signal)(_string \"NO"\))
      ((inclk0_input_frequency)((i 30303)))
      ((intended_device_family)(_string \"Stratix"\))
      ((invalid_lock_multiplier)((i 5)))
      ((lock_high)((i 1)))
      ((lock_low)((i 5)))
      ((lpm_type)(_string \"altpll"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((pll_type)(_string \"ENHANCED"\))
      ((spread_frequency)((i 0)))
      ((valid_lock_multiplier)((i 1)))
    )
    (_port
      ((clkena)(sub_wire4))
      ((extclkena)(sub_wire8))
      ((inclk)(sub_wire7))
      ((clk)(sub_wire0))
      ((locked)(sub_wire2))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((qualify_conf_done)(_string \"OFF"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((scan_chain)(_string \"LONG"\))
        ((primary_clock)(_string \"inclk0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((inclk1_input_frequency)((i 0)))
        ((gate_lock_signal)(_string \"NO"\))
        ((gate_lock_counter)((i 0)))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((switch_over_type)(_string \"AUTO"\))
        ((switch_over_on_lossclk)(_string \"OFF"\))
        ((switch_over_on_gated_lock)(_string \"OFF"\))
        ((enable_switch_over_counter)(_string \"OFF"\))
        ((switch_over_counter)((i 0)))
        ((feedback_source)(_string \"EXTCLK0"\))
        ((bandwidth)((i 0)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((lpm_hint)(_string \"UNUSED"\))
        ((spread_frequency)((i 0)))
        ((down_spread)(_string \"0.0"\))
        ((self_reset_on_gated_loss_lock)(_string \"OFF"\))
        ((simulation_type)(_string \"functional"\))
        ((source_is_pll)(_string \"off"\))
        ((skip_vco)(_string \"off"\))
        ((clk5_multiply_by)((i 1)))
        ((clk4_multiply_by)((i 1)))
        ((clk3_multiply_by)((i 1)))
        ((clk2_multiply_by)((i 1)))
        ((clk1_multiply_by)((i 1)))
        ((clk0_multiply_by)((i 6)))
        ((clk5_divide_by)((i 1)))
        ((clk4_divide_by)((i 1)))
        ((clk3_divide_by)((i 1)))
        ((clk2_divide_by)((i 1)))
        ((clk1_divide_by)((i 1)))
        ((clk0_divide_by)((i 1)))
        ((clk5_phase_shift)(_string \"0"\))
        ((clk4_phase_shift)(_string \"0"\))
        ((clk3_phase_shift)(_string \"0"\))
        ((clk2_phase_shift)(_string \"0"\))
        ((clk1_phase_shift)(_string \"0"\))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk5_time_delay)(_string \"0"\))
        ((clk4_time_delay)(_string \"0"\))
        ((clk3_time_delay)(_string \"0"\))
        ((clk2_time_delay)(_string \"0"\))
        ((clk1_time_delay)(_string \"0"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk5_duty_cycle)((i 50)))
        ((clk4_duty_cycle)((i 50)))
        ((clk3_duty_cycle)((i 50)))
        ((clk2_duty_cycle)((i 50)))
        ((clk1_duty_cycle)((i 50)))
        ((clk0_duty_cycle)((i 50)))
        ((clk2_output_frequency)((i 0)))
        ((clk1_output_frequency)((i 0)))
        ((clk0_output_frequency)((i 0)))
        ((extclk3_multiply_by)((i 1)))
        ((extclk2_multiply_by)((i 1)))
        ((extclk1_multiply_by)((i 1)))
        ((extclk0_multiply_by)((i 1)))
        ((extclk3_divide_by)((i 1)))
        ((extclk2_divide_by)((i 1)))
        ((extclk1_divide_by)((i 1)))
        ((extclk0_divide_by)((i 1)))
        ((extclk3_phase_shift)(_string \"0"\))
        ((extclk2_phase_shift)(_string \"0"\))
        ((extclk1_phase_shift)(_string \"0"\))
        ((extclk0_phase_shift)(_string \"0"\))
        ((extclk3_time_delay)(_string \"0"\))
        ((extclk2_time_delay)(_string \"0"\))
        ((extclk1_time_delay)(_string \"0"\))
        ((extclk0_time_delay)(_string \"0"\))
        ((extclk3_duty_cycle)((i 50)))
        ((extclk2_duty_cycle)((i 50)))
        ((extclk1_duty_cycle)((i 50)))
        ((extclk0_duty_cycle)((i 50)))
        ((vco_multiply_by)((i 0)))
        ((vco_divide_by)((i 0)))
        ((sclkout0_phase_shift)(_string \"0"\))
        ((sclkout1_phase_shift)(_string \"0"\))
        ((vco_min)((i 0)))
        ((vco_max)((i 0)))
        ((vco_center)((i 0)))
        ((pfd_min)((i 0)))
        ((pfd_max)((i 0)))
        ((m_initial)((i 1)))
        ((m)((i 0)))
        ((n)((i 1)))
        ((m2)((i 1)))
        ((n2)((i 1)))
        ((ss)((i 0)))
        ((c0_high)((i 1)))
        ((c1_high)((i 1)))
        ((c2_high)((i 1)))
        ((c3_high)((i 1)))
        ((c4_high)((i 1)))
        ((c5_high)((i 1)))
        ((l0_high)((i 1)))
        ((l1_high)((i 1)))
        ((g0_high)((i 1)))
        ((g1_high)((i 1)))
        ((g2_high)((i 1)))
        ((g3_high)((i 1)))
        ((e0_high)((i 1)))
        ((e1_high)((i 1)))
        ((e2_high)((i 1)))
        ((e3_high)((i 1)))
        ((c0_low)((i 1)))
        ((c1_low)((i 1)))
        ((c2_low)((i 1)))
        ((c3_low)((i 1)))
        ((c4_low)((i 1)))
        ((c5_low)((i 1)))
        ((l0_low)((i 1)))
        ((l1_low)((i 1)))
        ((g0_low)((i 1)))
        ((g1_low)((i 1)))
        ((g2_low)((i 1)))
        ((g3_low)((i 1)))
        ((e0_low)((i 1)))
        ((e1_low)((i 1)))
        ((e2_low)((i 1)))
        ((e3_low)((i 1)))
        ((c0_initial)((i 1)))
        ((c1_initial)((i 1)))
        ((c2_initial)((i 1)))
        ((c3_initial)((i 1)))
        ((c4_initial)((i 1)))
        ((c5_initial)((i 1)))
        ((l0_initial)((i 1)))
        ((l1_initial)((i 1)))
        ((g1_initial)((i 1)))
        ((g2_initial)((i 1)))
        ((g3_initial)((i 1)))
        ((e0_initial)((i 1)))
        ((e1_initial)((i 1)))
        ((e2_initial)((i 1)))
        ((e3_initial)((i 1)))
        ((c0_mode)(_string \"bypass"\))
        ((c1_mode)(_string \"bypass"\))
        ((c2_mode)(_string \"bypass"\))
        ((c3_mode)(_string \"bypass"\))
        ((c4_mode)(_string \"bypass"\))
        ((c5_mode)(_string \"bypass"\))
        ((l0_mode)(_string \"bypass"\))
        ((l1_mode)(_string \"bypass"\))
        ((g0_mode)(_string \"bypass"\))
        ((g1_mode)(_string \"bypass"\))
        ((g2_mode)(_string \"bypass"\))
        ((g3_mode)(_string \"bypass"\))
        ((e0_mode)(_string \"bypass"\))
        ((e1_mode)(_string \"bypass"\))
        ((e2_mode)(_string \"bypass"\))
        ((e3_mode)(_string \"bypass"\))
        ((c0_ph)((i 0)))
        ((c1_ph)((i 0)))
        ((c2_ph)((i 0)))
        ((c3_ph)((i 0)))
        ((c4_ph)((i 0)))
        ((c5_ph)((i 0)))
        ((l0_ph)((i 0)))
        ((l1_ph)((i 0)))
        ((g0_ph)((i 0)))
        ((g1_ph)((i 0)))
        ((g2_ph)((i 0)))
        ((g3_ph)((i 0)))
        ((e0_ph)((i 0)))
        ((e1_ph)((i 0)))
        ((e2_ph)((i 0)))
        ((e3_ph)((i 0)))
        ((m_ph)((i 0)))
        ((l0_time_delay)((i 0)))
        ((l1_time_delay)((i 0)))
        ((g0_time_delay)((i 0)))
        ((g1_time_delay)((i 0)))
        ((g2_time_delay)((i 0)))
        ((g3_time_delay)((i 0)))
        ((e0_time_delay)((i 0)))
        ((e1_time_delay)((i 0)))
        ((e2_time_delay)((i 0)))
        ((e3_time_delay)((i 0)))
        ((m_time_delay)((i 0)))
        ((n_time_delay)((i 0)))
        ((c1_use_casc_in)(_string \"off"\))
        ((c2_use_casc_in)(_string \"off"\))
        ((c3_use_casc_in)(_string \"off"\))
        ((c4_use_casc_in)(_string \"off"\))
        ((c5_use_casc_in)(_string \"off"\))
        ((extclk3_counter)(_string \"e3"\))
        ((extclk2_counter)(_string \"e2"\))
        ((extclk1_counter)(_string \"e1"\))
        ((extclk0_counter)(_string \"e0"\))
        ((clk5_counter)(_string \"l1"\))
        ((clk4_counter)(_string \"l0"\))
        ((clk3_counter)(_string \"g3"\))
        ((clk2_counter)(_string \"g2"\))
        ((clk1_counter)(_string \"g1"\))
        ((clk0_counter)(_string \"g0"\))
        ((enable0_counter)(_string \"l0"\))
        ((enable1_counter)(_string \"l0"\))
        ((charge_pump_current)((i 2)))
        ((loop_filter_r)(_string \" 1.000000"\))
        ((loop_filter_c)((i 5)))
        ((vco_post_scale)((i 0)))
        ((m_test_source)((i 5)))
        ((c0_test_source)((i 5)))
        ((c1_test_source)((i 5)))
        ((c2_test_source)((i 5)))
        ((c3_test_source)((i 5)))
        ((c4_test_source)((i 5)))
        ((c5_test_source)((i 5)))
        ((lpm_type)(_string \"altpll"\))
        ((port_clkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena5)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk5)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandata)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandataout)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandone)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout1)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad1)(_string \"PORT_CONNECTIVITY"\))
        ((port_activeclock)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkloss)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_fbin)(_string \"PORT_CONNECTIVITY"\))
        ((port_pllena)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkswitch)(_string \"PORT_CONNECTIVITY"\))
        ((port_areset)(_string \"PORT_CONNECTIVITY"\))
        ((port_pfdena)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanclk)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanaclr)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanread)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanwrite)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable0)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable1)(_string \"PORT_CONNECTIVITY"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(fbin))
        ((pllena)(pllena))
        ((clkswitch)(clkswitch))
        ((areset)(areset))
        ((pfdena)(pfdena))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(scanclk))
        ((scanaclr)(scanaclr))
        ((scanread)(scanread))
        ((scanwrite)(scanwrite))
        ((scandata)(scandata))
        ((comparator)(comparator))
        ((clk)(clk))
        ((extclk)(extclk))
        ((clkbad)(clkbad))
        ((enable0)(enable0))
        ((enable1)(enable1))
        ((activeclock)(activeclock))
        ((clkloss)(clkloss))
        ((locked)(locked))
        ((scandataout)(scandataout))
        ((scandone)(scandone))
        ((sclkout0)(sclkout0))
        ((sclkout1)(sclkout1))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~STRING~13 1 44 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~131 1 48 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 1 54 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 1 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 1 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 1 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 1 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 1 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 1 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 1 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1310 1 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1311 1 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1312 1 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1313 1 92 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1314 1 93 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1315 1 94 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1316 1 99 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1317 1 100 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1318 1 101 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1319 1 106 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1320 1 107 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1321 1 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1322 1 112 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1323 1 113 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1324 1 114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1325 1 118 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1326 1 119 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1327 1 120 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1328 1 124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1329 1 125 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1330 1 126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1331 1 127 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1332 1 131 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1333 1 137 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1334 1 143 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1335 1 149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1336 1 152 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1337 1 153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1338 1 154 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1339 1 155 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1340 1 159 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1341 1 160 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1342 1 161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1343 1 165 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1344 1 166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1345 1 167 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1346 1 171 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1347 1 172 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1348 1 173 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1349 1 177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1350 1 178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1351 1 179 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1352 1 183 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1353 1 189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1354 1 195 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1355 1 201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1356 1 205 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1357 1 208 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1358 1 213 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1359 1 219 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1360 1 225 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1361 1 226 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1362 1 227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1363 1 237 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1364 1 240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1365 1 241 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1366 1 242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1367 1 243 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1368 1 244 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1369 1 245 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1370 1 246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1371 1 247 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1372 1 248 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1373 1 249 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1374 1 250 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1375 1 251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1376 1 252 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1377 1 253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1378 1 254 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1379 1 255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1380 1 256 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1381 1 257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1382 1 258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1383 1 259 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1384 1 260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1385 1 261 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1386 1 262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1387 1 263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1388 1 264 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1389 1 265 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1390 1 266 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1391 1 267 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1392 1 268 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1393 1 269 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1394 1 270 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1395 1 271 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1396 1 272 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1397 1 273 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1398 1 274 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1399 1 275 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13100 1 276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13101 1 277 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13102 1 278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13103 1 279 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13104 1 280 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13105 1 281 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13106 1 282 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13107 1 283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13108 1 284 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13109 1 285 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13110 1 286 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13111 1 287 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13112 1 288 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13113 1 289 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13114 1 290 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13115 1 291 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13116 1 295 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13117 1 296 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13118 1 297 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 308 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 311 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 313 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13120 1 322 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13122 1 323 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13124 1 327 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 1 338 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 1 339 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 1 340 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13126 1 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13126 1 341 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 1 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 1 342 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 1 343 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 1 343 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13126 1 344 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 1 345 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 1 346 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13129 1 347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13129 1 347 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13131 1 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13131 1 348 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 1 358 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13132 1 360 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13137 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13136 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13135 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13134 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13133 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13138 1 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13142 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13141 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13140 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13139 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__357(_architecture 0 1 357 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(3))(_sensitivity(6(0))))))
      (line__358(_architecture 1 1 358 (_assignment (_simple)(_target(8(d_0_0))))))
      (line__359(_architecture 2 1 359 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
      (line__360(_architecture 3 1 360 (_assignment (_simple)(_target(11(d_0_0))))))
      (line__361(_architecture 4 1 361 (_assignment (_simple)(_target(10))(_sensitivity(11)))))
      (line__362(_architecture 5 1 362 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(9))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__363(_architecture 6 1 363 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(5)(7(d_0_0))))))
      (line__364(_architecture 7 1 364 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
      (line__401(_architecture 8 1 401 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(5))(_sensitivity(0)))))
      (line__404(_architecture 9 1 404 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(3)))))
      (line__405(_architecture 10 1 405 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
V 000044 55 34082         1463086590616 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1463086590615 2016.05.12 23:56:30)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086590428)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 22))
        ((ASIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((BWSIZE)(_code 25))
      )
      (_port
        ((clk)(CLK))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 20243         1463086590741 RTL
(_unit VHDL (zbt_ctrl_top 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1463086590740 2016.05.12 23:56:30)
  (_source (\./compile/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086590697)
    (_use )
  )
  (_component
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_entity (_out ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_entity (_out ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 32)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_entity (_inout ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 86 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 87 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 88 (_entity -1 ((i 0)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (pipe_stage
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 104 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 105 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 143 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 23))
      ((BWSIZE)(_code 24))
    )
    (_port
      ((clk)(clkt))
      ((lb_addr)(addr_reg(_range 25)))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((lb_bw)(dm_reg(_range 26)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((reset)(reset_t))
      ((ram_addr)(SA(_range 27)))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((ram_bw_n)(BW_N(_range 28)))
      ((ram_rw_n)(RW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 29))
        ((BWSIZE)(_code 30))
      )
      (_port
        ((clk)(clk))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((lb_bw)(lb_bw))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((ram_rw_n)(ram_rw_n))
        ((ram_addr)(ram_addr))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation data_inout1 0 163 (_component data_inout )
    (_generic
      ((BWSIZE)(_code 31))
      ((DSIZE)(_code 32))
    )
    (_port
      ((clk)(clkt))
      ((ctrl_in_rw_n)(delay_rw_n(_range 33)))
      ((data_in)(delay_data_in(_range 34)))
      ((reset)(reset_t))
      ((read_data)(read_data(_range 35)))
      ((dq)(dq(_range 36)))
    )
    (_use (_entity . data_inout)
      (_generic
        ((BWSIZE)(_code 37))
        ((DSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((read_data)(read_data))
        ((dq)(dq))
      )
    )
  )
  (_instantiation pipe_delay1 0 177 (_component pipe_delay )
    (_generic
      ((BWSIZE)(_code 39))
      ((DSIZE)(_code 40))
      ((FLOWTHROUGH)(_code 41))
    )
    (_port
      ((clk)(clkt))
      ((lb_data_in)(data_in_reg(_range 42)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_data_out)(read_data(_range 43)))
      ((reset)(reset_t))
      ((delay_data_in)(delay_data_in(_range 44)))
      ((delay_rw_n)(delay_rw_n(_range 45)))
      ((lb_data_out)(lb_data_out(_range 46)))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((BWSIZE)(_code 47))
        ((DSIZE)(_code 48))
        ((FLOWTHROUGH)(_code 49))
      )
      (_port
        ((clk)(clk))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_data_in)(lb_data_in))
        ((ram_data_out)(ram_data_out))
        ((delay_data_in)(delay_data_in))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_out)(lb_data_out))
      )
    )
  )
  (_instantiation pipe_stage1 0 194 (_component pipe_stage )
    (_generic
      ((ASIZE)(_code 50))
      ((BWSIZE)(_code 51))
      ((DSIZE)(_code 52))
    )
    (_port
      ((addr)(addr(_range 53)))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((clk)(clkt))
      ((data_in)(data_in(_range 54)))
      ((data_out)(lb_data_out(_range 55)))
      ((dm)(dm(_range 56)))
      ((rd_wr_n)(rd_wr_n))
      ((reset)(reset_t))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((addr_reg)(addr_reg(_range 57)))
      ((data_in_reg)(data_in_reg(_range 58)))
      ((data_out_reg)(data_out(_range 59)))
      ((dm_reg)(dm_reg(_range 60)))
      ((rd_wr_n_reg)(rd_wr_n_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((ASIZE)(_code 61))
        ((BWSIZE)(_code 62))
        ((DSIZE)(_code 63))
      )
      (_port
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((clk)(clk))
        ((rd_wr_n)(rd_wr_n))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((dm)(dm))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 29 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_entity (_inout ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 73 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 75 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1351 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 76 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1352 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 77 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 78 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1353 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 79 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1354 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 80 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1355 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 81 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1356 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 82 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1357 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 83 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1358 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 84 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1359 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 85 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1360 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 86 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1361 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 87 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1362 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1363 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1364 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1365 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1366 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1367 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1368 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 0))))))
    (_process
      (line__161(_architecture 0 0 161 (_assignment (_simple)(_target(16))(_sensitivity(2)))))
      (line__221(_architecture 1 0 221 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 95 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1463086590896 2016.05.12 23:56:30)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1463086591099 2016.05.12 23:56:31)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
I 000044 55 69978         1463086640843 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1463086640843 2016.05.12 23:57:20)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086589970)
    (_use )
  )
  (_block Behavior 0 277 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 928 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 928 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 930 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 930 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 929 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 281 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 285 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 286 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 288 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 289 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 296 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 399 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 400 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 401 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 401 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 402 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 403 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 404 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 405 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 406 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 407 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 409 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 410 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 411 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 412 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 413 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 414 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 414 (_architecture (_uni ))))
      (_type (_internal command_type 0 426 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 427 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 428 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 429 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 430 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 431 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 432 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 433 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 434 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 435 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 436 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 437 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 438 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 439 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 440 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 441 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 442 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 443 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 444 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 445 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 446 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 447 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 448 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 449 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 450 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 451 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 452 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 453 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 454 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 455 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 456 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 457 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 458 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 459 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 459 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 462 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 464 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 465 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 466 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 466 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 467 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 468 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 468 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 469 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 469 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 470 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 478 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 481 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 482 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 484 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 484 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 573 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 575 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 577 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 579 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 582 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 584 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 586 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 589 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 591 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 593 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 596 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 598 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 600 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 606 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 626 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 628 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 630 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 632 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 639 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 642 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 644 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 646 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 649 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 651 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 653 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 659 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 675 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 677 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 679 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 682 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 684 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 686 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 689 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 691 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 693 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 696 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 698 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 700 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 717 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 719 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 721 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 723 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 726 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 728 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 730 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 733 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 735 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 737 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 740 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 742 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 744 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 779 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 781 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 783 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 785 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 788 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 790 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 792 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 795 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 797 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 799 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 802 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 804 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 806 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 812 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 827 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 829 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 831 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 834 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 836 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 838 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 841 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 843 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 845 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 848 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 850 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 852 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 864 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 866 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 868 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 870 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 873 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 875 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 877 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 880 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 882 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 884 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 887 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 889 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 891 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 897 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 928 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 416 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 425 (_process (_simple)(_target(151)(153))(_sensitivity(134)(133)(135)(138)(136)(132)(137)(142)(139)(143)(141)(145)(144)(147)(146)(149)(150))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 936 
    (_object
      (_process
        (w_1(_architecture 3 0 938 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 939 (_procedure_call (_simple)(_target(73))(_sensitivity(1)))))
        (w_3(_architecture 5 0 940 (_procedure_call (_simple)(_target(74))(_sensitivity(9)))))
        (w_4(_architecture 6 0 941 (_procedure_call (_simple)(_target(75))(_sensitivity(10)))))
        (w_5(_architecture 7 0 942 (_procedure_call (_simple)(_target(76))(_sensitivity(11)))))
        (w_6(_architecture 8 0 943 (_procedure_call (_simple)(_target(77))(_sensitivity(12)))))
        (w_7(_architecture 9 0 944 (_procedure_call (_simple)(_target(78))(_sensitivity(13)))))
        (w_8(_architecture 10 0 945 (_procedure_call (_simple)(_target(79))(_sensitivity(14)))))
        (w_9(_architecture 11 0 946 (_procedure_call (_simple)(_target(80))(_sensitivity(15)))))
        (w_10(_architecture 12 0 947 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_11(_architecture 13 0 948 (_procedure_call (_simple)(_target(67))(_sensitivity(2)))))
        (w_12(_architecture 14 0 949 (_procedure_call (_simple)(_target(68))(_sensitivity(3)))))
        (w_13(_architecture 15 0 950 (_procedure_call (_simple)(_target(69))(_sensitivity(4)))))
        (w_14(_architecture 16 0 951 (_procedure_call (_simple)(_target(70))(_sensitivity(5)))))
        (w_15(_architecture 17 0 952 (_procedure_call (_simple)(_target(71))(_sensitivity(6)))))
        (w_16(_architecture 18 0 953 (_procedure_call (_simple)(_target(72))(_sensitivity(7)))))
        (w_17(_architecture 19 0 954 (_procedure_call (_simple)(_target(81))(_sensitivity(8)))))
        (w_21(_architecture 20 0 955 (_procedure_call (_simple)(_target(93))(_sensitivity(30)))))
        (w_22(_architecture 21 0 956 (_procedure_call (_simple)(_target(94))(_sensitivity(31)))))
        (w_23(_architecture 22 0 957 (_procedure_call (_simple)(_target(95))(_sensitivity(32)))))
        (w_24(_architecture 23 0 958 (_procedure_call (_simple)(_target(96))(_sensitivity(33)))))
        (w_25(_architecture 24 0 959 (_procedure_call (_simple)(_target(97))(_sensitivity(34)))))
        (w_26(_architecture 25 0 960 (_procedure_call (_simple)(_target(98))(_sensitivity(35)))))
        (w_27(_architecture 26 0 961 (_procedure_call (_simple)(_target(99))(_sensitivity(36)))))
        (w_28(_architecture 27 0 962 (_procedure_call (_simple)(_target(100))(_sensitivity(37)))))
        (w_29(_architecture 28 0 963 (_procedure_call (_simple)(_target(125))(_sensitivity(38)))))
        (w_31(_architecture 29 0 964 (_procedure_call (_simple)(_target(101))(_sensitivity(39)))))
        (w_32(_architecture 30 0 965 (_procedure_call (_simple)(_target(102))(_sensitivity(40)))))
        (w_33(_architecture 31 0 966 (_procedure_call (_simple)(_target(103))(_sensitivity(41)))))
        (w_34(_architecture 32 0 967 (_procedure_call (_simple)(_target(104))(_sensitivity(42)))))
        (w_35(_architecture 33 0 968 (_procedure_call (_simple)(_target(105))(_sensitivity(43)))))
        (w_36(_architecture 34 0 969 (_procedure_call (_simple)(_target(106))(_sensitivity(44)))))
        (w_37(_architecture 35 0 970 (_procedure_call (_simple)(_target(107))(_sensitivity(45)))))
        (w_38(_architecture 36 0 971 (_procedure_call (_simple)(_target(108))(_sensitivity(46)))))
        (w_39(_architecture 37 0 972 (_procedure_call (_simple)(_target(126))(_sensitivity(47)))))
        (w_41(_architecture 38 0 973 (_procedure_call (_simple)(_target(109))(_sensitivity(48)))))
        (w_42(_architecture 39 0 974 (_procedure_call (_simple)(_target(110))(_sensitivity(49)))))
        (w_43(_architecture 40 0 975 (_procedure_call (_simple)(_target(111))(_sensitivity(50)))))
        (w_44(_architecture 41 0 976 (_procedure_call (_simple)(_target(112))(_sensitivity(51)))))
        (w_45(_architecture 42 0 977 (_procedure_call (_simple)(_target(113))(_sensitivity(52)))))
        (w_46(_architecture 43 0 978 (_procedure_call (_simple)(_target(114))(_sensitivity(53)))))
        (w_47(_architecture 44 0 979 (_procedure_call (_simple)(_target(115))(_sensitivity(54)))))
        (w_48(_architecture 45 0 980 (_procedure_call (_simple)(_target(116))(_sensitivity(55)))))
        (w_49(_architecture 46 0 981 (_procedure_call (_simple)(_target(127))(_sensitivity(56)))))
        (w_51(_architecture 47 0 982 (_procedure_call (_simple)(_target(117))(_sensitivity(57)))))
        (w_52(_architecture 48 0 983 (_procedure_call (_simple)(_target(118))(_sensitivity(58)))))
        (w_53(_architecture 49 0 984 (_procedure_call (_simple)(_target(119))(_sensitivity(59)))))
        (w_54(_architecture 50 0 985 (_procedure_call (_simple)(_target(120))(_sensitivity(60)))))
        (w_55(_architecture 51 0 986 (_procedure_call (_simple)(_target(121))(_sensitivity(61)))))
        (w_56(_architecture 52 0 987 (_procedure_call (_simple)(_target(122))(_sensitivity(62)))))
        (w_57(_architecture 53 0 988 (_procedure_call (_simple)(_target(123))(_sensitivity(63)))))
        (w_58(_architecture 54 0 989 (_procedure_call (_simple)(_target(124))(_sensitivity(64)))))
        (w_59(_architecture 55 0 990 (_procedure_call (_simple)(_target(128))(_sensitivity(65)))))
        (w_61(_architecture 56 0 991 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_62(_architecture 57 0 992 (_procedure_call (_simple)(_target(131))(_sensitivity(29)))))
        (w_63(_architecture 58 0 993 (_procedure_call (_simple)(_target(91))(_sensitivity(26)))))
        (w_64(_architecture 59 0 994 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_65(_architecture 60 0 995 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_66(_architecture 61 0 996 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_67(_architecture 62 0 997 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_68(_architecture 63 0 998 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_69(_architecture 64 0 999 (_procedure_call (_simple)(_target(89))(_sensitivity(24)))))
        (w_70(_architecture 65 0 1000 (_procedure_call (_simple)(_target(90))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1001 (_procedure_call (_simple)(_target(92))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1002 (_procedure_call (_simple)(_target(129))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1003 (_procedure_call (_simple)(_target(130))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 4853          1463086656692 RTL
(_unit VHDL (pipe_delay 0 24 (rtl 0 42 ))
  (_version v35)
  (_time 1463086656691 2016.05.12 23:57:36)
  (_source (\./compile/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086590046)
    (_use )
  )
  (_object
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 26 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 27 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 28 \0\ (_entity ((i 0)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 46 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8(1))(8(0))(9(d_2_1))(9(0))(9))(_sensitivity(0)(2))(_read(3)(1)(8(0))(9(d_1_0))))))
      (line__75(_architecture 1 0 75 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(4)(9(_index 10))))))
      (line__86(_architecture 2 0 86 (_process (_simple)(_target(6(_index 11))(6(_index 12))(6(_index 13))(6(_index 14))(6(_index 15))(6(_index 16))(6(_index 17))(6(_index 18))(6(_index 19))(6(_index 20))(6(_index 21))(6(_index 22))(6(_index 23))(6(_index 24))(6(_index 25))(6(_index 26))(6(_index 27))(6(_index 28))(6(_index 29))(6(_index 30))(6(_index 31))(6(_index 32))(6(_index 33))(6(_index 34))(6(_index 35))(6(_index 36))(6(_index 37))(6(_index 38))(6(_index 39))(6(_index 40))(6(_index 41))(6(_index 42))(6(_index 43))(6(_index 44))(6(_index 45))(6(_index 46)))(_sensitivity(9(2))(9(1))(9(0)))(_read(9(_index 47))(9(_index 48))(9(_index 49))(9(_index 50))(9(_index 51))(9(_index 52))(9(_index 53))(9(_index 54))(9(_index 55))(9(_index 56))(9(_index 57))(9(_index 58))(9(_index 59))(9(_index 60))(9(_index 61))(9(_index 62))(9(_index 63))(9(_index 64))(9(_index 65))(9(_index 66))(9(_index 67))(9(_index 68))(9(_index 69))(9(_index 70))(9(_index 71))(9(_index 72))(9(_index 73))(9(_index 74))(9(_index 75))(9(_index 76))(9(_index 77))(9(_index 78))(9(_index 79))(9(_index 80))(9(_index 81))(9(_index 82))))))
      (line__127(_architecture 3 0 127 (_assignment (_simple)(_target(5))(_sensitivity(8(_index 83))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
V 000044 55 34082         1463086673698 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1463086673697 2016.05.12 23:57:53)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086590428)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 22))
        ((BWSIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((FLOWTHROUGH)(_code 25))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(CLK))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
I 000044 55 69968         1463086754449 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1463086754449 2016.05.12 23:59:14)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086589970)
    (_use )
  )
  (_block Behavior 0 277 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 928 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 928 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 930 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 930 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 929 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 281 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 285 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 286 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 288 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 289 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 296 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 399 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 400 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 401 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 401 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 402 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 403 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 404 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 405 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 406 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 407 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 409 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 410 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 411 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 412 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 413 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 414 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 414 (_architecture (_uni ))))
      (_type (_internal command_type 0 426 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 427 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 428 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 429 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 430 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 431 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 432 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 433 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 434 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 435 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 436 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 437 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 438 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 439 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 440 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 441 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 442 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 443 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 444 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 445 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 446 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 447 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 448 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 449 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 450 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 451 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 452 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 453 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 454 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 455 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 456 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 457 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 458 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 459 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 459 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 4096))))))
      (_variable (_internal MemDataA MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 462 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~13 0 464 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~4096~13 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1311 0 465 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~4096~1311 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1312 0 466 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~4096~1312 0 466 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 467 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 468 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 468 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 469 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 469 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 470 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 478 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 481 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 482 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 484 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 484 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 573 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 575 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 577 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 579 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 582 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 584 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 586 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 589 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 591 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 593 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 596 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 598 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 600 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 606 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 626 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 628 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 630 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 632 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 639 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 642 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 644 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 646 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 649 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 651 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 653 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 659 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 675 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 677 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 679 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 682 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 684 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 686 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 689 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 691 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 693 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 696 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 698 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 700 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 717 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 719 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 721 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 723 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 726 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 728 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 730 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 733 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 735 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 737 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 740 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 742 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 744 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 779 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 781 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 783 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 785 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 788 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 790 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 792 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 795 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 797 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 799 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 802 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 804 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 806 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 812 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 827 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 829 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 831 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 834 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 836 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 838 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 841 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 843 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 845 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 848 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 850 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 852 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 864 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 866 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 868 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 870 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 873 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 875 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 877 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 880 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 882 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 884 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 887 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 889 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 891 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 897 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 928 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 416 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 425 (_process (_simple)(_target(151)(153))(_sensitivity(132)(135)(136)(138)(134)(133)(137)(141)(142)(143)(139)(150)(147)(145)(149)(146)(144))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 936 
    (_object
      (_process
        (w_1(_architecture 3 0 938 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 939 (_procedure_call (_simple)(_target(73))(_sensitivity(1)))))
        (w_3(_architecture 5 0 940 (_procedure_call (_simple)(_target(74))(_sensitivity(9)))))
        (w_4(_architecture 6 0 941 (_procedure_call (_simple)(_target(75))(_sensitivity(10)))))
        (w_5(_architecture 7 0 942 (_procedure_call (_simple)(_target(76))(_sensitivity(11)))))
        (w_6(_architecture 8 0 943 (_procedure_call (_simple)(_target(77))(_sensitivity(12)))))
        (w_7(_architecture 9 0 944 (_procedure_call (_simple)(_target(78))(_sensitivity(13)))))
        (w_8(_architecture 10 0 945 (_procedure_call (_simple)(_target(79))(_sensitivity(14)))))
        (w_9(_architecture 11 0 946 (_procedure_call (_simple)(_target(80))(_sensitivity(15)))))
        (w_10(_architecture 12 0 947 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_11(_architecture 13 0 948 (_procedure_call (_simple)(_target(67))(_sensitivity(2)))))
        (w_12(_architecture 14 0 949 (_procedure_call (_simple)(_target(68))(_sensitivity(3)))))
        (w_13(_architecture 15 0 950 (_procedure_call (_simple)(_target(69))(_sensitivity(4)))))
        (w_14(_architecture 16 0 951 (_procedure_call (_simple)(_target(70))(_sensitivity(5)))))
        (w_15(_architecture 17 0 952 (_procedure_call (_simple)(_target(71))(_sensitivity(6)))))
        (w_16(_architecture 18 0 953 (_procedure_call (_simple)(_target(72))(_sensitivity(7)))))
        (w_17(_architecture 19 0 954 (_procedure_call (_simple)(_target(81))(_sensitivity(8)))))
        (w_21(_architecture 20 0 955 (_procedure_call (_simple)(_target(93))(_sensitivity(30)))))
        (w_22(_architecture 21 0 956 (_procedure_call (_simple)(_target(94))(_sensitivity(31)))))
        (w_23(_architecture 22 0 957 (_procedure_call (_simple)(_target(95))(_sensitivity(32)))))
        (w_24(_architecture 23 0 958 (_procedure_call (_simple)(_target(96))(_sensitivity(33)))))
        (w_25(_architecture 24 0 959 (_procedure_call (_simple)(_target(97))(_sensitivity(34)))))
        (w_26(_architecture 25 0 960 (_procedure_call (_simple)(_target(98))(_sensitivity(35)))))
        (w_27(_architecture 26 0 961 (_procedure_call (_simple)(_target(99))(_sensitivity(36)))))
        (w_28(_architecture 27 0 962 (_procedure_call (_simple)(_target(100))(_sensitivity(37)))))
        (w_29(_architecture 28 0 963 (_procedure_call (_simple)(_target(125))(_sensitivity(38)))))
        (w_31(_architecture 29 0 964 (_procedure_call (_simple)(_target(101))(_sensitivity(39)))))
        (w_32(_architecture 30 0 965 (_procedure_call (_simple)(_target(102))(_sensitivity(40)))))
        (w_33(_architecture 31 0 966 (_procedure_call (_simple)(_target(103))(_sensitivity(41)))))
        (w_34(_architecture 32 0 967 (_procedure_call (_simple)(_target(104))(_sensitivity(42)))))
        (w_35(_architecture 33 0 968 (_procedure_call (_simple)(_target(105))(_sensitivity(43)))))
        (w_36(_architecture 34 0 969 (_procedure_call (_simple)(_target(106))(_sensitivity(44)))))
        (w_37(_architecture 35 0 970 (_procedure_call (_simple)(_target(107))(_sensitivity(45)))))
        (w_38(_architecture 36 0 971 (_procedure_call (_simple)(_target(108))(_sensitivity(46)))))
        (w_39(_architecture 37 0 972 (_procedure_call (_simple)(_target(126))(_sensitivity(47)))))
        (w_41(_architecture 38 0 973 (_procedure_call (_simple)(_target(109))(_sensitivity(48)))))
        (w_42(_architecture 39 0 974 (_procedure_call (_simple)(_target(110))(_sensitivity(49)))))
        (w_43(_architecture 40 0 975 (_procedure_call (_simple)(_target(111))(_sensitivity(50)))))
        (w_44(_architecture 41 0 976 (_procedure_call (_simple)(_target(112))(_sensitivity(51)))))
        (w_45(_architecture 42 0 977 (_procedure_call (_simple)(_target(113))(_sensitivity(52)))))
        (w_46(_architecture 43 0 978 (_procedure_call (_simple)(_target(114))(_sensitivity(53)))))
        (w_47(_architecture 44 0 979 (_procedure_call (_simple)(_target(115))(_sensitivity(54)))))
        (w_48(_architecture 45 0 980 (_procedure_call (_simple)(_target(116))(_sensitivity(55)))))
        (w_49(_architecture 46 0 981 (_procedure_call (_simple)(_target(127))(_sensitivity(56)))))
        (w_51(_architecture 47 0 982 (_procedure_call (_simple)(_target(117))(_sensitivity(57)))))
        (w_52(_architecture 48 0 983 (_procedure_call (_simple)(_target(118))(_sensitivity(58)))))
        (w_53(_architecture 49 0 984 (_procedure_call (_simple)(_target(119))(_sensitivity(59)))))
        (w_54(_architecture 50 0 985 (_procedure_call (_simple)(_target(120))(_sensitivity(60)))))
        (w_55(_architecture 51 0 986 (_procedure_call (_simple)(_target(121))(_sensitivity(61)))))
        (w_56(_architecture 52 0 987 (_procedure_call (_simple)(_target(122))(_sensitivity(62)))))
        (w_57(_architecture 53 0 988 (_procedure_call (_simple)(_target(123))(_sensitivity(63)))))
        (w_58(_architecture 54 0 989 (_procedure_call (_simple)(_target(124))(_sensitivity(64)))))
        (w_59(_architecture 55 0 990 (_procedure_call (_simple)(_target(128))(_sensitivity(65)))))
        (w_61(_architecture 56 0 991 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_62(_architecture 57 0 992 (_procedure_call (_simple)(_target(131))(_sensitivity(29)))))
        (w_63(_architecture 58 0 993 (_procedure_call (_simple)(_target(91))(_sensitivity(26)))))
        (w_64(_architecture 59 0 994 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_65(_architecture 60 0 995 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_66(_architecture 61 0 996 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_67(_architecture 62 0 997 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_68(_architecture 63 0 998 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_69(_architecture 64 0 999 (_procedure_call (_simple)(_target(89))(_sensitivity(24)))))
        (w_70(_architecture 65 0 1000 (_procedure_call (_simple)(_target(90))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1001 (_procedure_call (_simple)(_target(92))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1002 (_procedure_call (_simple)(_target(129))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1003 (_procedure_call (_simple)(_target(130))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 69968         1463086840085 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1463086840085 2016.05.13 00:00:40)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086589970)
    (_use )
  )
  (_block Behavior 0 277 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 928 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 928 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{16~downto~0}~13 0 930 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 16)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{16~downto~0}~13 0 930 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 929 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 281 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 285 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 286 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 288 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 289 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 296 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 399 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 400 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 401 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 401 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 402 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 403 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 404 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 405 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 406 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 407 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 409 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 410 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 411 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 412 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 413 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 414 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 414 (_architecture (_uni ))))
      (_type (_internal command_type 0 426 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 427 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 428 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 429 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 430 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 431 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 432 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 433 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 434 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 435 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 436 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 437 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 438 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 439 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 440 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 441 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 442 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 443 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 444 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 445 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 446 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 447 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 448 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 449 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 450 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 451 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 452 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 453 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 454 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 455 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 456 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 457 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 458 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 459 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 459 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 4096))))))
      (_variable (_internal MemDataA MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 462 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~13 0 464 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~4096~13 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1311 0 465 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~4096~1311 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1312 0 466 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~4096~1312 0 466 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 467 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 468 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 468 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 469 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 469 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 470 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 478 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 481 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 482 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 484 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 484 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 573 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 575 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 577 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 579 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 582 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 584 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 586 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 589 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 591 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 593 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 596 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 598 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 600 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 606 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 626 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 628 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 630 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 632 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 639 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 642 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 644 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 646 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 649 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 651 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 653 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 659 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 675 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 677 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 679 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 682 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 684 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 686 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 689 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 691 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 693 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 696 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 698 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 700 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 717 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 719 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 721 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 723 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 726 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 728 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 730 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 733 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 735 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 737 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 740 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 742 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 744 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 779 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 781 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 783 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 785 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 788 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 790 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 792 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 795 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 797 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 799 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 802 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 804 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 806 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 812 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 827 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 829 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 831 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 834 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 836 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 838 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 841 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 843 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 845 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 848 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 850 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 852 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 864 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 866 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 868 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 870 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 873 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 875 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 877 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 880 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 882 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 884 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 887 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 889 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 891 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 897 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 928 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 416 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 425 (_process (_simple)(_target(151)(153))(_sensitivity(139)(143)(142)(141)(145)(144)(149)(147)(146)(150)(138)(132)(134)(136)(133)(137)(135))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 936 
    (_object
      (_process
        (w_1(_architecture 3 0 938 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 939 (_procedure_call (_simple)(_target(73))(_sensitivity(1)))))
        (w_3(_architecture 5 0 940 (_procedure_call (_simple)(_target(74))(_sensitivity(9)))))
        (w_4(_architecture 6 0 941 (_procedure_call (_simple)(_target(75))(_sensitivity(10)))))
        (w_5(_architecture 7 0 942 (_procedure_call (_simple)(_target(76))(_sensitivity(11)))))
        (w_6(_architecture 8 0 943 (_procedure_call (_simple)(_target(77))(_sensitivity(12)))))
        (w_7(_architecture 9 0 944 (_procedure_call (_simple)(_target(78))(_sensitivity(13)))))
        (w_8(_architecture 10 0 945 (_procedure_call (_simple)(_target(79))(_sensitivity(14)))))
        (w_9(_architecture 11 0 946 (_procedure_call (_simple)(_target(80))(_sensitivity(15)))))
        (w_10(_architecture 12 0 947 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_11(_architecture 13 0 948 (_procedure_call (_simple)(_target(67))(_sensitivity(2)))))
        (w_12(_architecture 14 0 949 (_procedure_call (_simple)(_target(68))(_sensitivity(3)))))
        (w_13(_architecture 15 0 950 (_procedure_call (_simple)(_target(69))(_sensitivity(4)))))
        (w_14(_architecture 16 0 951 (_procedure_call (_simple)(_target(70))(_sensitivity(5)))))
        (w_15(_architecture 17 0 952 (_procedure_call (_simple)(_target(71))(_sensitivity(6)))))
        (w_16(_architecture 18 0 953 (_procedure_call (_simple)(_target(72))(_sensitivity(7)))))
        (w_17(_architecture 19 0 954 (_procedure_call (_simple)(_target(81))(_sensitivity(8)))))
        (w_21(_architecture 20 0 955 (_procedure_call (_simple)(_target(93))(_sensitivity(30)))))
        (w_22(_architecture 21 0 956 (_procedure_call (_simple)(_target(94))(_sensitivity(31)))))
        (w_23(_architecture 22 0 957 (_procedure_call (_simple)(_target(95))(_sensitivity(32)))))
        (w_24(_architecture 23 0 958 (_procedure_call (_simple)(_target(96))(_sensitivity(33)))))
        (w_25(_architecture 24 0 959 (_procedure_call (_simple)(_target(97))(_sensitivity(34)))))
        (w_26(_architecture 25 0 960 (_procedure_call (_simple)(_target(98))(_sensitivity(35)))))
        (w_27(_architecture 26 0 961 (_procedure_call (_simple)(_target(99))(_sensitivity(36)))))
        (w_28(_architecture 27 0 962 (_procedure_call (_simple)(_target(100))(_sensitivity(37)))))
        (w_29(_architecture 28 0 963 (_procedure_call (_simple)(_target(125))(_sensitivity(38)))))
        (w_31(_architecture 29 0 964 (_procedure_call (_simple)(_target(101))(_sensitivity(39)))))
        (w_32(_architecture 30 0 965 (_procedure_call (_simple)(_target(102))(_sensitivity(40)))))
        (w_33(_architecture 31 0 966 (_procedure_call (_simple)(_target(103))(_sensitivity(41)))))
        (w_34(_architecture 32 0 967 (_procedure_call (_simple)(_target(104))(_sensitivity(42)))))
        (w_35(_architecture 33 0 968 (_procedure_call (_simple)(_target(105))(_sensitivity(43)))))
        (w_36(_architecture 34 0 969 (_procedure_call (_simple)(_target(106))(_sensitivity(44)))))
        (w_37(_architecture 35 0 970 (_procedure_call (_simple)(_target(107))(_sensitivity(45)))))
        (w_38(_architecture 36 0 971 (_procedure_call (_simple)(_target(108))(_sensitivity(46)))))
        (w_39(_architecture 37 0 972 (_procedure_call (_simple)(_target(126))(_sensitivity(47)))))
        (w_41(_architecture 38 0 973 (_procedure_call (_simple)(_target(109))(_sensitivity(48)))))
        (w_42(_architecture 39 0 974 (_procedure_call (_simple)(_target(110))(_sensitivity(49)))))
        (w_43(_architecture 40 0 975 (_procedure_call (_simple)(_target(111))(_sensitivity(50)))))
        (w_44(_architecture 41 0 976 (_procedure_call (_simple)(_target(112))(_sensitivity(51)))))
        (w_45(_architecture 42 0 977 (_procedure_call (_simple)(_target(113))(_sensitivity(52)))))
        (w_46(_architecture 43 0 978 (_procedure_call (_simple)(_target(114))(_sensitivity(53)))))
        (w_47(_architecture 44 0 979 (_procedure_call (_simple)(_target(115))(_sensitivity(54)))))
        (w_48(_architecture 45 0 980 (_procedure_call (_simple)(_target(116))(_sensitivity(55)))))
        (w_49(_architecture 46 0 981 (_procedure_call (_simple)(_target(127))(_sensitivity(56)))))
        (w_51(_architecture 47 0 982 (_procedure_call (_simple)(_target(117))(_sensitivity(57)))))
        (w_52(_architecture 48 0 983 (_procedure_call (_simple)(_target(118))(_sensitivity(58)))))
        (w_53(_architecture 49 0 984 (_procedure_call (_simple)(_target(119))(_sensitivity(59)))))
        (w_54(_architecture 50 0 985 (_procedure_call (_simple)(_target(120))(_sensitivity(60)))))
        (w_55(_architecture 51 0 986 (_procedure_call (_simple)(_target(121))(_sensitivity(61)))))
        (w_56(_architecture 52 0 987 (_procedure_call (_simple)(_target(122))(_sensitivity(62)))))
        (w_57(_architecture 53 0 988 (_procedure_call (_simple)(_target(123))(_sensitivity(63)))))
        (w_58(_architecture 54 0 989 (_procedure_call (_simple)(_target(124))(_sensitivity(64)))))
        (w_59(_architecture 55 0 990 (_procedure_call (_simple)(_target(128))(_sensitivity(65)))))
        (w_61(_architecture 56 0 991 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_62(_architecture 57 0 992 (_procedure_call (_simple)(_target(131))(_sensitivity(29)))))
        (w_63(_architecture 58 0 993 (_procedure_call (_simple)(_target(91))(_sensitivity(26)))))
        (w_64(_architecture 59 0 994 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_65(_architecture 60 0 995 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_66(_architecture 61 0 996 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_67(_architecture 62 0 997 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_68(_architecture 63 0 998 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_69(_architecture 64 0 999 (_procedure_call (_simple)(_target(89))(_sensitivity(24)))))
        (w_70(_architecture 65 0 1000 (_procedure_call (_simple)(_target(90))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1001 (_procedure_call (_simple)(_target(92))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1002 (_procedure_call (_simple)(_target(129))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1003 (_procedure_call (_simple)(_target(130))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 69968         1463086870244 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1463086870244 2016.05.13 00:01:10)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1463086589970)
    (_use )
  )
  (_block Behavior 0 277 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 928 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 928 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{36~downto~0}~13 0 930 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 36)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{36~downto~0}~13 0 930 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 929 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 281 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 285 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 286 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 288 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 289 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 289 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 296 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 399 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 400 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 401 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 401 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 402 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 403 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 404 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 405 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 406 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 407 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 409 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 410 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 411 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 412 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 413 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 414 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 414 (_architecture (_uni ))))
      (_type (_internal command_type 0 426 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 427 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 428 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 429 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 430 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 431 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 432 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 433 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 434 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 435 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 436 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 437 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 438 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 439 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 440 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 441 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 442 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 443 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 444 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 445 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 446 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 447 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 448 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 449 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 450 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 451 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 452 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 453 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 454 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 455 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 456 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 457 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 458 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 459 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 459 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 4096))))))
      (_variable (_internal MemDataA MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 462 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~13 0 464 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~4096~13 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1311 0 465 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~4096~1311 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4096~1312 0 466 (_scalar (_to (i 0)(i 4096)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~4096~1312 0 466 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 467 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 468 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 468 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 469 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 469 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 470 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 478 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 481 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 482 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 484 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 484 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 573 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 575 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 577 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 579 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 582 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 584 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 586 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 589 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 591 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 593 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 596 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 598 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 600 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 606 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 626 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 628 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 630 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 632 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 639 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 642 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 644 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 646 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 649 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 651 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 653 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 659 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 675 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 677 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 679 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 682 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 684 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 686 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 689 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 691 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 693 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 696 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 698 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 700 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 717 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 719 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 721 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 723 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 726 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 728 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 730 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 733 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 735 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 737 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 740 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 742 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 744 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 779 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 781 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 783 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 785 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 788 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 790 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 792 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 795 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 797 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 799 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 802 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 804 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 806 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 812 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 827 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 829 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 831 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 834 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 836 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 838 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 841 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 843 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 845 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 848 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 850 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 852 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 864 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 866 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 868 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 870 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 873 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 875 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 877 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 880 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 882 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 884 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 887 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 889 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 891 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 897 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 928 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 416 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 425 (_process (_simple)(_target(151)(153))(_sensitivity(137)(133)(136)(138)(134)(135)(132)(142)(143)(139)(141)(147)(150)(146)(149)(144)(145))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 936 
    (_object
      (_process
        (w_1(_architecture 3 0 938 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 939 (_procedure_call (_simple)(_target(73))(_sensitivity(1)))))
        (w_3(_architecture 5 0 940 (_procedure_call (_simple)(_target(74))(_sensitivity(9)))))
        (w_4(_architecture 6 0 941 (_procedure_call (_simple)(_target(75))(_sensitivity(10)))))
        (w_5(_architecture 7 0 942 (_procedure_call (_simple)(_target(76))(_sensitivity(11)))))
        (w_6(_architecture 8 0 943 (_procedure_call (_simple)(_target(77))(_sensitivity(12)))))
        (w_7(_architecture 9 0 944 (_procedure_call (_simple)(_target(78))(_sensitivity(13)))))
        (w_8(_architecture 10 0 945 (_procedure_call (_simple)(_target(79))(_sensitivity(14)))))
        (w_9(_architecture 11 0 946 (_procedure_call (_simple)(_target(80))(_sensitivity(15)))))
        (w_10(_architecture 12 0 947 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_11(_architecture 13 0 948 (_procedure_call (_simple)(_target(67))(_sensitivity(2)))))
        (w_12(_architecture 14 0 949 (_procedure_call (_simple)(_target(68))(_sensitivity(3)))))
        (w_13(_architecture 15 0 950 (_procedure_call (_simple)(_target(69))(_sensitivity(4)))))
        (w_14(_architecture 16 0 951 (_procedure_call (_simple)(_target(70))(_sensitivity(5)))))
        (w_15(_architecture 17 0 952 (_procedure_call (_simple)(_target(71))(_sensitivity(6)))))
        (w_16(_architecture 18 0 953 (_procedure_call (_simple)(_target(72))(_sensitivity(7)))))
        (w_17(_architecture 19 0 954 (_procedure_call (_simple)(_target(81))(_sensitivity(8)))))
        (w_21(_architecture 20 0 955 (_procedure_call (_simple)(_target(93))(_sensitivity(30)))))
        (w_22(_architecture 21 0 956 (_procedure_call (_simple)(_target(94))(_sensitivity(31)))))
        (w_23(_architecture 22 0 957 (_procedure_call (_simple)(_target(95))(_sensitivity(32)))))
        (w_24(_architecture 23 0 958 (_procedure_call (_simple)(_target(96))(_sensitivity(33)))))
        (w_25(_architecture 24 0 959 (_procedure_call (_simple)(_target(97))(_sensitivity(34)))))
        (w_26(_architecture 25 0 960 (_procedure_call (_simple)(_target(98))(_sensitivity(35)))))
        (w_27(_architecture 26 0 961 (_procedure_call (_simple)(_target(99))(_sensitivity(36)))))
        (w_28(_architecture 27 0 962 (_procedure_call (_simple)(_target(100))(_sensitivity(37)))))
        (w_29(_architecture 28 0 963 (_procedure_call (_simple)(_target(125))(_sensitivity(38)))))
        (w_31(_architecture 29 0 964 (_procedure_call (_simple)(_target(101))(_sensitivity(39)))))
        (w_32(_architecture 30 0 965 (_procedure_call (_simple)(_target(102))(_sensitivity(40)))))
        (w_33(_architecture 31 0 966 (_procedure_call (_simple)(_target(103))(_sensitivity(41)))))
        (w_34(_architecture 32 0 967 (_procedure_call (_simple)(_target(104))(_sensitivity(42)))))
        (w_35(_architecture 33 0 968 (_procedure_call (_simple)(_target(105))(_sensitivity(43)))))
        (w_36(_architecture 34 0 969 (_procedure_call (_simple)(_target(106))(_sensitivity(44)))))
        (w_37(_architecture 35 0 970 (_procedure_call (_simple)(_target(107))(_sensitivity(45)))))
        (w_38(_architecture 36 0 971 (_procedure_call (_simple)(_target(108))(_sensitivity(46)))))
        (w_39(_architecture 37 0 972 (_procedure_call (_simple)(_target(126))(_sensitivity(47)))))
        (w_41(_architecture 38 0 973 (_procedure_call (_simple)(_target(109))(_sensitivity(48)))))
        (w_42(_architecture 39 0 974 (_procedure_call (_simple)(_target(110))(_sensitivity(49)))))
        (w_43(_architecture 40 0 975 (_procedure_call (_simple)(_target(111))(_sensitivity(50)))))
        (w_44(_architecture 41 0 976 (_procedure_call (_simple)(_target(112))(_sensitivity(51)))))
        (w_45(_architecture 42 0 977 (_procedure_call (_simple)(_target(113))(_sensitivity(52)))))
        (w_46(_architecture 43 0 978 (_procedure_call (_simple)(_target(114))(_sensitivity(53)))))
        (w_47(_architecture 44 0 979 (_procedure_call (_simple)(_target(115))(_sensitivity(54)))))
        (w_48(_architecture 45 0 980 (_procedure_call (_simple)(_target(116))(_sensitivity(55)))))
        (w_49(_architecture 46 0 981 (_procedure_call (_simple)(_target(127))(_sensitivity(56)))))
        (w_51(_architecture 47 0 982 (_procedure_call (_simple)(_target(117))(_sensitivity(57)))))
        (w_52(_architecture 48 0 983 (_procedure_call (_simple)(_target(118))(_sensitivity(58)))))
        (w_53(_architecture 49 0 984 (_procedure_call (_simple)(_target(119))(_sensitivity(59)))))
        (w_54(_architecture 50 0 985 (_procedure_call (_simple)(_target(120))(_sensitivity(60)))))
        (w_55(_architecture 51 0 986 (_procedure_call (_simple)(_target(121))(_sensitivity(61)))))
        (w_56(_architecture 52 0 987 (_procedure_call (_simple)(_target(122))(_sensitivity(62)))))
        (w_57(_architecture 53 0 988 (_procedure_call (_simple)(_target(123))(_sensitivity(63)))))
        (w_58(_architecture 54 0 989 (_procedure_call (_simple)(_target(124))(_sensitivity(64)))))
        (w_59(_architecture 55 0 990 (_procedure_call (_simple)(_target(128))(_sensitivity(65)))))
        (w_61(_architecture 56 0 991 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_62(_architecture 57 0 992 (_procedure_call (_simple)(_target(131))(_sensitivity(29)))))
        (w_63(_architecture 58 0 993 (_procedure_call (_simple)(_target(91))(_sensitivity(26)))))
        (w_64(_architecture 59 0 994 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_65(_architecture 60 0 995 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_66(_architecture 61 0 996 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_67(_architecture 62 0 997 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_68(_architecture 63 0 998 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_69(_architecture 64 0 999 (_procedure_call (_simple)(_target(89))(_sensitivity(24)))))
        (w_70(_architecture 65 0 1000 (_procedure_call (_simple)(_target(90))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1001 (_procedure_call (_simple)(_target(92))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1002 (_procedure_call (_simple)(_target(129))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1003 (_procedure_call (_simple)(_target(130))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 2907          1556616037504 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1556616037503 2019.04.30 12:20:37)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616037427)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(5)(7)(3))(_sensitivity(0)(1))(_read(10)(4)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 6561          1556616037586 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1556616037586 2019.04.30 12:20:37)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616037540)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 16 0 98 (_assignment (_simple)(_target(4(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 17 0 99 (_assignment (_simple)(_target(4(17)))(_sensitivity(6(17))(7(17))))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(4(18)))(_sensitivity(6(18))(7(18))))))
      (line__101(_architecture 19 0 101 (_assignment (_simple)(_target(4(19)))(_sensitivity(6(19))(7(19))))))
      (line__102(_architecture 20 0 102 (_assignment (_simple)(_target(4(20)))(_sensitivity(6(20))(7(20))))))
      (line__103(_architecture 21 0 103 (_assignment (_simple)(_target(4(21)))(_sensitivity(6(21))(7(21))))))
      (line__104(_architecture 22 0 104 (_assignment (_simple)(_target(4(22)))(_sensitivity(6(22))(7(22))))))
      (line__105(_architecture 23 0 105 (_assignment (_simple)(_target(4(23)))(_sensitivity(6(23))(7(23))))))
      (line__106(_architecture 24 0 106 (_assignment (_simple)(_target(4(24)))(_sensitivity(6(24))(7(24))))))
      (line__107(_architecture 25 0 107 (_assignment (_simple)(_target(4(25)))(_sensitivity(6(25))(7(25))))))
      (line__108(_architecture 26 0 108 (_assignment (_simple)(_target(4(26)))(_sensitivity(6(26))(7(26))))))
      (line__109(_architecture 27 0 109 (_assignment (_simple)(_target(4(27)))(_sensitivity(6(27))(7(27))))))
      (line__110(_architecture 28 0 110 (_assignment (_simple)(_target(4(28)))(_sensitivity(6(28))(7(28))))))
      (line__111(_architecture 29 0 111 (_assignment (_simple)(_target(4(29)))(_sensitivity(6(29))(7(29))))))
      (line__112(_architecture 30 0 112 (_assignment (_simple)(_target(4(30)))(_sensitivity(6(30))(7(30))))))
      (line__113(_architecture 31 0 113 (_assignment (_simple)(_target(4(31)))(_sensitivity(6(31))(7(31))))))
      (line__114(_architecture 32 0 114 (_assignment (_simple)(_target(4(32)))(_sensitivity(6(32))(7(32))))))
      (line__115(_architecture 33 0 115 (_assignment (_simple)(_target(4(33)))(_sensitivity(6(33))(7(33))))))
      (line__116(_architecture 34 0 116 (_assignment (_simple)(_target(4(34)))(_sensitivity(6(34))(7(34))))))
      (line__117(_architecture 35 0 117 (_assignment (_simple)(_target(4(35)))(_sensitivity(6(35))(7(35))))))
      (line__134(_architecture 36 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 37 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
I 000044 55 70056         1556616037743 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1556616037743 2019.04.30 12:20:37)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616037631)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(68))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(69))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(70))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(71))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(72))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(73))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(74))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(75))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(76))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(77))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(78))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(79))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(80))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(81))(_sensitivity(15)))))
        (w_17(_architecture 16 0 307 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_21(_architecture 17 0 308 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_22(_architecture 18 0 309 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_23(_architecture 19 0 310 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_24(_architecture 20 0 311 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_25(_architecture 21 0 312 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_26(_architecture 22 0 313 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_27(_architecture 23 0 314 (_procedure_call (_simple)(_target(89))(_sensitivity(23)))))
        (w_28(_architecture 24 0 315 (_procedure_call (_simple)(_target(90))(_sensitivity(24)))))
        (w_29(_architecture 25 0 316 (_procedure_call (_simple)(_target(91))(_sensitivity(25)))))
        (w_31(_architecture 26 0 317 (_procedure_call (_simple)(_target(92))(_sensitivity(26)))))
        (w_32(_architecture 27 0 318 (_procedure_call (_simple)(_target(93))(_sensitivity(27)))))
        (w_33(_architecture 28 0 319 (_procedure_call (_simple)(_target(94))(_sensitivity(28)))))
        (w_34(_architecture 29 0 320 (_procedure_call (_simple)(_target(95))(_sensitivity(29)))))
        (w_35(_architecture 30 0 321 (_procedure_call (_simple)(_target(96))(_sensitivity(30)))))
        (w_36(_architecture 31 0 322 (_procedure_call (_simple)(_target(97))(_sensitivity(31)))))
        (w_37(_architecture 32 0 323 (_procedure_call (_simple)(_target(98))(_sensitivity(32)))))
        (w_38(_architecture 33 0 324 (_procedure_call (_simple)(_target(99))(_sensitivity(33)))))
        (w_39(_architecture 34 0 325 (_procedure_call (_simple)(_target(100))(_sensitivity(34)))))
        (w_41(_architecture 35 0 326 (_procedure_call (_simple)(_target(101))(_sensitivity(35)))))
        (w_42(_architecture 36 0 327 (_procedure_call (_simple)(_target(102))(_sensitivity(36)))))
        (w_43(_architecture 37 0 328 (_procedure_call (_simple)(_target(103))(_sensitivity(37)))))
        (w_44(_architecture 38 0 329 (_procedure_call (_simple)(_target(104))(_sensitivity(38)))))
        (w_45(_architecture 39 0 330 (_procedure_call (_simple)(_target(105))(_sensitivity(39)))))
        (w_46(_architecture 40 0 331 (_procedure_call (_simple)(_target(106))(_sensitivity(40)))))
        (w_47(_architecture 41 0 332 (_procedure_call (_simple)(_target(107))(_sensitivity(41)))))
        (w_48(_architecture 42 0 333 (_procedure_call (_simple)(_target(108))(_sensitivity(42)))))
        (w_49(_architecture 43 0 334 (_procedure_call (_simple)(_target(109))(_sensitivity(43)))))
        (w_51(_architecture 44 0 335 (_procedure_call (_simple)(_target(110))(_sensitivity(44)))))
        (w_52(_architecture 45 0 336 (_procedure_call (_simple)(_target(111))(_sensitivity(45)))))
        (w_53(_architecture 46 0 337 (_procedure_call (_simple)(_target(112))(_sensitivity(46)))))
        (w_54(_architecture 47 0 338 (_procedure_call (_simple)(_target(113))(_sensitivity(47)))))
        (w_55(_architecture 48 0 339 (_procedure_call (_simple)(_target(114))(_sensitivity(48)))))
        (w_56(_architecture 49 0 340 (_procedure_call (_simple)(_target(115))(_sensitivity(49)))))
        (w_57(_architecture 50 0 341 (_procedure_call (_simple)(_target(116))(_sensitivity(50)))))
        (w_58(_architecture 51 0 342 (_procedure_call (_simple)(_target(117))(_sensitivity(51)))))
        (w_59(_architecture 52 0 343 (_procedure_call (_simple)(_target(118))(_sensitivity(52)))))
        (w_61(_architecture 53 0 344 (_procedure_call (_simple)(_target(119))(_sensitivity(53)))))
        (w_62(_architecture 54 0 345 (_procedure_call (_simple)(_target(120))(_sensitivity(54)))))
        (w_63(_architecture 55 0 346 (_procedure_call (_simple)(_target(121))(_sensitivity(55)))))
        (w_64(_architecture 56 0 347 (_procedure_call (_simple)(_target(122))(_sensitivity(56)))))
        (w_65(_architecture 57 0 348 (_procedure_call (_simple)(_target(123))(_sensitivity(57)))))
        (w_66(_architecture 58 0 349 (_procedure_call (_simple)(_target(124))(_sensitivity(58)))))
        (w_67(_architecture 59 0 350 (_procedure_call (_simple)(_target(125))(_sensitivity(59)))))
        (w_68(_architecture 60 0 351 (_procedure_call (_simple)(_target(126))(_sensitivity(60)))))
        (w_69(_architecture 61 0 352 (_procedure_call (_simple)(_target(127))(_sensitivity(61)))))
        (w_70(_architecture 62 0 353 (_procedure_call (_simple)(_target(128))(_sensitivity(62)))))
        (w_71(_architecture 63 0 354 (_procedure_call (_simple)(_target(129))(_sensitivity(63)))))
        (w_72(_architecture 64 0 355 (_procedure_call (_simple)(_target(130))(_sensitivity(64)))))
        (w_73(_architecture 65 0 356 (_procedure_call (_simple)(_target(131))(_sensitivity(65)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 68 0 1403 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(144)(153(_index 71))))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 608 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 609 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 610 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 1402 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 66 0 523 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 67 0 539 (_process (_simple)(_target(151)(153))(_sensitivity(135)(133)(136)(138)(134)(132)(137)(144)(145)(141)(142)(139)(143)(146)(149)(150)(147))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 7360          1556616037842 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1556616037841 2019.04.30 12:20:37)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((ASIZE)(_code 12))
        ((BWSIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((FLOWTHROUGH)(_code 15))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000044 55 4853          1556616037945 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1556616037945 2019.04.30 12:20:37)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616037911)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25))(3(_index 26))(3(_index 27))(3(_index 28))(3(_index 29))(3(_index 30))(3(_index 31))(3(_index 32))(3(_index 33))(3(_index 34))(3(_index 35))(3(_index 36))(3(_index 37))(3(_index 38))(3(_index 39))(3(_index 40))(3(_index 41))(3(_index 42))(3(_index 43))(3(_index 44))(3(_index 45))(3(_index 46)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 47))(8(_index 48))(8(_index 49))(8(_index 50))(8(_index 51))(8(_index 52))(8(_index 53))(8(_index 54))(8(_index 55))(8(_index 56))(8(_index 57))(8(_index 58))(8(_index 59))(8(_index 60))(8(_index 61))(8(_index 62))(8(_index 63))(8(_index 64))(8(_index 65))(8(_index 66))(8(_index 67))(8(_index 68))(8(_index 69))(8(_index 70))(8(_index 71))(8(_index 72))(8(_index 73))(8(_index 74))(8(_index 75))(8(_index 76))(8(_index 77))(8(_index 78))(8(_index 79))(8(_index 80))(8(_index 81))(8(_index 82))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(1)(0))(_read(4)(8(d_1_0))(9(0))(2)))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(1)(0))(_read(7)(8(_index 83))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
I 000044 55 3623          1556616038021 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1556616038021 2019.04.30 12:20:38)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616037985)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \17\ (_entity ((i 17)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(13)(9)(10)(11)(12)(8))(_sensitivity(1)(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 12470         1556616038215 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1556616038215 2019.04.30 12:20:38)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 23849         1556616038294 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1556616038293 2019.04.30 12:20:38)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616038248)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 17)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 36)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 134 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 135 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 136 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 137 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 138 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 143 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 144 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 145 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 146 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 147 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 209 (_entity (_inout ((i 0))))))
        (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 210 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 215 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 216 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 217 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 218 (_entity (_inout ((i 0))))))
        (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 219 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 15))
        ((BWSIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((FLOWTHROUGH)(_code 18))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A16)(sat(16)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQA8)(DQ(8)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQB8)(DQ(17)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQC8)(DQ(26)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
      ((DQD8)(DQ(35)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clk))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni (_code 27)))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(15))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 29 -1
  )
)
I 000044 55 16858         1556616038399 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1556616038399 2019.04.30 12:20:38)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616038351)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 36)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
V 000044 55 2911          1556616038493 RTL
(_unit VHDL (addr_ctrl_out 0 24 (rtl 0 43 ))
  (_version v35)
  (_time 1556616038493 2019.04.30 12:20:38)
  (_source (\./compile/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616038461)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(9)(6)(7)(8))(_sensitivity(3)(0))(_read(10)(1)(4)(2)))))
      (line__69(_architecture 1 0 69 (_assignment (_simple)(_target(10))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
V 000044 55 6525          1556616038589 RTL
(_unit VHDL (data_inout 0 24 (rtl 0 39 ))
  (_version v35)
  (_time 1556616038589 2019.04.30 12:20:38)
  (_source (\./compile/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616038551)
    (_use )
  )
  (_object
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 26 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 27 \36\ (_entity ((i 36)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(3)(2)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(18)))(_sensitivity(6(18))(7(18))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(19)))(_sensitivity(6(19))(7(19))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(20)))(_sensitivity(6(20))(7(20))))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(5(21)))(_sensitivity(6(21))(7(21))))))
      (line__67(_architecture 5 0 67 (_assignment (_simple)(_target(5(22)))(_sensitivity(6(22))(7(22))))))
      (line__68(_architecture 6 0 68 (_assignment (_simple)(_target(5(23)))(_sensitivity(6(23))(7(23))))))
      (line__69(_architecture 7 0 69 (_assignment (_simple)(_target(5(24)))(_sensitivity(6(24))(7(24))))))
      (line__70(_architecture 8 0 70 (_assignment (_simple)(_target(5(25)))(_sensitivity(6(25))(7(25))))))
      (line__71(_architecture 9 0 71 (_assignment (_simple)(_target(5(26)))(_sensitivity(6(26))(7(26))))))
      (line__72(_architecture 10 0 72 (_assignment (_simple)(_target(5(27)))(_sensitivity(6(27))(7(27))))))
      (line__73(_architecture 11 0 73 (_assignment (_simple)(_target(5(28)))(_sensitivity(6(28))(7(28))))))
      (line__74(_architecture 12 0 74 (_assignment (_simple)(_target(5(29)))(_sensitivity(6(29))(7(29))))))
      (line__75(_architecture 13 0 75 (_assignment (_simple)(_target(5(30)))(_sensitivity(6(30))(7(30))))))
      (line__76(_architecture 14 0 76 (_assignment (_simple)(_target(5(31)))(_sensitivity(6(31))(7(31))))))
      (line__77(_architecture 15 0 77 (_assignment (_simple)(_target(5(32)))(_sensitivity(6(32))(7(32))))))
      (line__78(_architecture 16 0 78 (_assignment (_simple)(_target(5(33)))(_sensitivity(6(33))(7(33))))))
      (line__79(_architecture 17 0 79 (_assignment (_simple)(_target(5(34)))(_sensitivity(6(34))(7(34))))))
      (line__80(_architecture 18 0 80 (_assignment (_simple)(_target(5(35)))(_sensitivity(6(35))(7(35))))))
      (line__81(_architecture 19 0 81 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__82(_architecture 20 0 82 (_assignment (_simple)(_target(5(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 21 0 83 (_assignment (_simple)(_target(5(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 22 0 84 (_assignment (_simple)(_target(5(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 23 0 85 (_assignment (_simple)(_target(5(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 24 0 86 (_assignment (_simple)(_target(5(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 25 0 87 (_assignment (_simple)(_target(5(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 26 0 88 (_assignment (_simple)(_target(5(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 27 0 89 (_assignment (_simple)(_target(5(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 28 0 90 (_assignment (_simple)(_target(5(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 29 0 91 (_assignment (_simple)(_target(5(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 30 0 92 (_assignment (_simple)(_target(5(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 31 0 93 (_assignment (_simple)(_target(5(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 32 0 94 (_assignment (_simple)(_target(5(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 33 0 95 (_assignment (_simple)(_target(5(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 34 0 96 (_assignment (_simple)(_target(5(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 35 0 97 (_assignment (_simple)(_target(5(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 36 0 98 (_assignment (_simple)(_target(5(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 37 0 99 (_assignment (_simple)(_target(5(17)))(_sensitivity(6(17))(7(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 3627          1556616039202 RTL
(_unit VHDL (pipe_stage 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616039202 2019.04.30 12:20:39)
  (_source (\./compile/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616038843)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \17\ (_entity ((i 17)))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(11)(9)(10)(8)(12)(13))(_sensitivity(1)(3))(_read(2)(0)(6)(4)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
V 000044 55 60908         1556616039321 SYN
(_unit VHDL (pll1 1 43 (syn 1 37 ))
  (_version v35)
  (_time 1556616039321 2019.04.30 12:20:39)
  (_source (\./src/PLL1.vhd\(\./compile/pll1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth ~extSTD.STANDARD.NATURAL 1 43 (_entity -1 ((i 0)))))
        (_generic (_internal bandwidth_type ~STRING~13 1 44 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal c0_high ~extSTD.STANDARD.NATURAL 1 45 (_entity -1 ((i 1)))))
        (_generic (_internal c0_initial ~extSTD.STANDARD.NATURAL 1 46 (_entity -1 ((i 1)))))
        (_generic (_internal c0_low ~extSTD.STANDARD.NATURAL 1 47 (_entity -1 ((i 1)))))
        (_generic (_internal c0_mode ~STRING~131 1 48 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c0_ph ~extSTD.STANDARD.NATURAL 1 49 (_entity -1 ((i 0)))))
        (_generic (_internal c0_test_source ~extSTD.STANDARD.INTEGER 1 50 (_entity -1 ((i 5)))))
        (_generic (_internal c1_high ~extSTD.STANDARD.NATURAL 1 51 (_entity -1 ((i 1)))))
        (_generic (_internal c1_initial ~extSTD.STANDARD.NATURAL 1 52 (_entity -1 ((i 1)))))
        (_generic (_internal c1_low ~extSTD.STANDARD.NATURAL 1 53 (_entity -1 ((i 1)))))
        (_generic (_internal c1_mode ~STRING~132 1 54 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c1_ph ~extSTD.STANDARD.NATURAL 1 55 (_entity -1 ((i 0)))))
        (_generic (_internal c1_test_source ~extSTD.STANDARD.INTEGER 1 56 (_entity -1 ((i 5)))))
        (_generic (_internal c1_use_casc_in ~STRING~133 1 57 (_entity -1 (_string \"off"\))))
        (_generic (_internal c2_high ~extSTD.STANDARD.NATURAL 1 58 (_entity -1 ((i 1)))))
        (_generic (_internal c2_initial ~extSTD.STANDARD.NATURAL 1 59 (_entity -1 ((i 1)))))
        (_generic (_internal c2_low ~extSTD.STANDARD.NATURAL 1 60 (_entity -1 ((i 1)))))
        (_generic (_internal c2_mode ~STRING~134 1 61 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c2_ph ~extSTD.STANDARD.NATURAL 1 62 (_entity -1 ((i 0)))))
        (_generic (_internal c2_test_source ~extSTD.STANDARD.INTEGER 1 63 (_entity -1 ((i 5)))))
        (_generic (_internal c2_use_casc_in ~STRING~135 1 64 (_entity -1 (_string \"off"\))))
        (_generic (_internal c3_high ~extSTD.STANDARD.NATURAL 1 65 (_entity -1 ((i 1)))))
        (_generic (_internal c3_initial ~extSTD.STANDARD.NATURAL 1 66 (_entity -1 ((i 1)))))
        (_generic (_internal c3_low ~extSTD.STANDARD.NATURAL 1 67 (_entity -1 ((i 1)))))
        (_generic (_internal c3_mode ~STRING~136 1 68 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c3_ph ~extSTD.STANDARD.NATURAL 1 69 (_entity -1 ((i 0)))))
        (_generic (_internal c3_test_source ~extSTD.STANDARD.INTEGER 1 70 (_entity -1 ((i 5)))))
        (_generic (_internal c3_use_casc_in ~STRING~137 1 71 (_entity -1 (_string \"off"\))))
        (_generic (_internal c4_high ~extSTD.STANDARD.NATURAL 1 72 (_entity -1 ((i 1)))))
        (_generic (_internal c4_initial ~extSTD.STANDARD.NATURAL 1 73 (_entity -1 ((i 1)))))
        (_generic (_internal c4_low ~extSTD.STANDARD.NATURAL 1 74 (_entity -1 ((i 1)))))
        (_generic (_internal c4_mode ~STRING~138 1 75 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c4_ph ~extSTD.STANDARD.NATURAL 1 76 (_entity -1 ((i 0)))))
        (_generic (_internal c4_test_source ~extSTD.STANDARD.INTEGER 1 77 (_entity -1 ((i 5)))))
        (_generic (_internal c4_use_casc_in ~STRING~139 1 78 (_entity -1 (_string \"off"\))))
        (_generic (_internal c5_high ~extSTD.STANDARD.NATURAL 1 79 (_entity -1 ((i 1)))))
        (_generic (_internal c5_initial ~extSTD.STANDARD.NATURAL 1 80 (_entity -1 ((i 1)))))
        (_generic (_internal c5_low ~extSTD.STANDARD.NATURAL 1 81 (_entity -1 ((i 1)))))
        (_generic (_internal c5_mode ~STRING~1310 1 82 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c5_ph ~extSTD.STANDARD.NATURAL 1 83 (_entity -1 ((i 0)))))
        (_generic (_internal c5_test_source ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 ((i 5)))))
        (_generic (_internal c5_use_casc_in ~STRING~1311 1 85 (_entity -1 (_string \"off"\))))
        (_generic (_internal charge_pump_current ~extSTD.STANDARD.NATURAL 1 86 (_entity -1 ((i 2)))))
        (_generic (_internal clk0_counter ~STRING~1312 1 87 (_entity -1 (_string \"g0"\))))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.POSITIVE 1 88 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 89 (_entity -1 ((i 50)))))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 90 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_output_frequency ~extSTD.STANDARD.NATURAL 1 91 (_entity -1 ((i 0)))))
        (_generic (_internal clk0_phase_shift ~STRING~1313 1 92 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk0_time_delay ~STRING~1314 1 93 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_counter ~STRING~1315 1 94 (_entity -1 (_string \"g1"\))))
        (_generic (_internal clk1_divide_by ~extSTD.STANDARD.POSITIVE 1 95 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 96 (_entity -1 ((i 50)))))
        (_generic (_internal clk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 97 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_output_frequency ~extSTD.STANDARD.NATURAL 1 98 (_entity -1 ((i 0)))))
        (_generic (_internal clk1_phase_shift ~STRING~1316 1 99 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_time_delay ~STRING~1317 1 100 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_counter ~STRING~1318 1 101 (_entity -1 (_string \"g2"\))))
        (_generic (_internal clk2_divide_by ~extSTD.STANDARD.POSITIVE 1 102 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 103 (_entity -1 ((i 50)))))
        (_generic (_internal clk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 104 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_output_frequency ~extSTD.STANDARD.NATURAL 1 105 (_entity -1 ((i 0)))))
        (_generic (_internal clk2_phase_shift ~STRING~1319 1 106 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_time_delay ~STRING~1320 1 107 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_counter ~STRING~1321 1 108 (_entity -1 (_string \"g3"\))))
        (_generic (_internal clk3_divide_by ~extSTD.STANDARD.POSITIVE 1 109 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 110 (_entity -1 ((i 50)))))
        (_generic (_internal clk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 111 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_phase_shift ~STRING~1322 1 112 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_time_delay ~STRING~1323 1 113 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_counter ~STRING~1324 1 114 (_entity -1 (_string \"l0"\))))
        (_generic (_internal clk4_divide_by ~extSTD.STANDARD.POSITIVE 1 115 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_duty_cycle ~extSTD.STANDARD.NATURAL 1 116 (_entity -1 ((i 50)))))
        (_generic (_internal clk4_multiply_by ~extSTD.STANDARD.POSITIVE 1 117 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_phase_shift ~STRING~1325 1 118 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_time_delay ~STRING~1326 1 119 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_counter ~STRING~1327 1 120 (_entity -1 (_string \"l1"\))))
        (_generic (_internal clk5_divide_by ~extSTD.STANDARD.POSITIVE 1 121 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_duty_cycle ~extSTD.STANDARD.NATURAL 1 122 (_entity -1 ((i 50)))))
        (_generic (_internal clk5_multiply_by ~extSTD.STANDARD.POSITIVE 1 123 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_phase_shift ~STRING~1328 1 124 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_time_delay ~STRING~1329 1 125 (_entity -1 (_string \"0"\))))
        (_generic (_internal compensate_clock ~STRING~1330 1 126 (_entity -1 (_string \"CLK0"\))))
        (_generic (_internal down_spread ~STRING~1331 1 127 (_entity -1 (_string \"0.0"\))))
        (_generic (_internal e0_high ~extSTD.STANDARD.NATURAL 1 128 (_entity -1 ((i 1)))))
        (_generic (_internal e0_initial ~extSTD.STANDARD.NATURAL 1 129 (_entity -1 ((i 1)))))
        (_generic (_internal e0_low ~extSTD.STANDARD.NATURAL 1 130 (_entity -1 ((i 1)))))
        (_generic (_internal e0_mode ~STRING~1332 1 131 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e0_ph ~extSTD.STANDARD.NATURAL 1 132 (_entity -1 ((i 0)))))
        (_generic (_internal e0_time_delay ~extSTD.STANDARD.NATURAL 1 133 (_entity -1 ((i 0)))))
        (_generic (_internal e1_high ~extSTD.STANDARD.NATURAL 1 134 (_entity -1 ((i 1)))))
        (_generic (_internal e1_initial ~extSTD.STANDARD.NATURAL 1 135 (_entity -1 ((i 1)))))
        (_generic (_internal e1_low ~extSTD.STANDARD.NATURAL 1 136 (_entity -1 ((i 1)))))
        (_generic (_internal e1_mode ~STRING~1333 1 137 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e1_ph ~extSTD.STANDARD.NATURAL 1 138 (_entity -1 ((i 0)))))
        (_generic (_internal e1_time_delay ~extSTD.STANDARD.NATURAL 1 139 (_entity -1 ((i 0)))))
        (_generic (_internal e2_high ~extSTD.STANDARD.NATURAL 1 140 (_entity -1 ((i 1)))))
        (_generic (_internal e2_initial ~extSTD.STANDARD.NATURAL 1 141 (_entity -1 ((i 1)))))
        (_generic (_internal e2_low ~extSTD.STANDARD.NATURAL 1 142 (_entity -1 ((i 1)))))
        (_generic (_internal e2_mode ~STRING~1334 1 143 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e2_ph ~extSTD.STANDARD.NATURAL 1 144 (_entity -1 ((i 0)))))
        (_generic (_internal e2_time_delay ~extSTD.STANDARD.NATURAL 1 145 (_entity -1 ((i 0)))))
        (_generic (_internal e3_high ~extSTD.STANDARD.NATURAL 1 146 (_entity -1 ((i 1)))))
        (_generic (_internal e3_initial ~extSTD.STANDARD.NATURAL 1 147 (_entity -1 ((i 1)))))
        (_generic (_internal e3_low ~extSTD.STANDARD.NATURAL 1 148 (_entity -1 ((i 1)))))
        (_generic (_internal e3_mode ~STRING~1335 1 149 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e3_ph ~extSTD.STANDARD.NATURAL 1 150 (_entity -1 ((i 0)))))
        (_generic (_internal e3_time_delay ~extSTD.STANDARD.NATURAL 1 151 (_entity -1 ((i 0)))))
        (_generic (_internal enable0_counter ~STRING~1336 1 152 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable1_counter ~STRING~1337 1 153 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable_switch_over_counter ~STRING~1338 1 154 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal extclk0_counter ~STRING~1339 1 155 (_entity -1 (_string \"e0"\))))
        (_generic (_internal extclk0_divide_by ~extSTD.STANDARD.POSITIVE 1 156 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 157 (_entity -1 ((i 50)))))
        (_generic (_internal extclk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 158 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_phase_shift ~STRING~1340 1 159 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk0_time_delay ~STRING~1341 1 160 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_counter ~STRING~1342 1 161 (_entity -1 (_string \"e1"\))))
        (_generic (_internal extclk1_divide_by ~extSTD.STANDARD.POSITIVE 1 162 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 163 (_entity -1 ((i 50)))))
        (_generic (_internal extclk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 164 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_phase_shift ~STRING~1343 1 165 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_time_delay ~STRING~1344 1 166 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_counter ~STRING~1345 1 167 (_entity -1 (_string \"e2"\))))
        (_generic (_internal extclk2_divide_by ~extSTD.STANDARD.POSITIVE 1 168 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 169 (_entity -1 ((i 50)))))
        (_generic (_internal extclk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 170 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_phase_shift ~STRING~1346 1 171 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_time_delay ~STRING~1347 1 172 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_counter ~STRING~1348 1 173 (_entity -1 (_string \"e3"\))))
        (_generic (_internal extclk3_divide_by ~extSTD.STANDARD.POSITIVE 1 174 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 175 (_entity -1 ((i 50)))))
        (_generic (_internal extclk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 176 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_phase_shift ~STRING~1349 1 177 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_time_delay ~STRING~1350 1 178 (_entity -1 (_string \"0"\))))
        (_generic (_internal feedback_source ~STRING~1351 1 179 (_entity -1 (_string \"EXTCLK0"\))))
        (_generic (_internal g0_high ~extSTD.STANDARD.NATURAL 1 180 (_entity -1 ((i 1)))))
        (_generic (_internal g0_initial ~extSTD.STANDARD.NATURAL 1 181 (_entity -1 ((i 1)))))
        (_generic (_internal g0_low ~extSTD.STANDARD.NATURAL 1 182 (_entity -1 ((i 1)))))
        (_generic (_internal g0_mode ~STRING~1352 1 183 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g0_ph ~extSTD.STANDARD.NATURAL 1 184 (_entity -1 ((i 0)))))
        (_generic (_internal g0_time_delay ~extSTD.STANDARD.NATURAL 1 185 (_entity -1 ((i 0)))))
        (_generic (_internal g1_high ~extSTD.STANDARD.NATURAL 1 186 (_entity -1 ((i 1)))))
        (_generic (_internal g1_initial ~extSTD.STANDARD.NATURAL 1 187 (_entity -1 ((i 1)))))
        (_generic (_internal g1_low ~extSTD.STANDARD.NATURAL 1 188 (_entity -1 ((i 1)))))
        (_generic (_internal g1_mode ~STRING~1353 1 189 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g1_ph ~extSTD.STANDARD.NATURAL 1 190 (_entity -1 ((i 0)))))
        (_generic (_internal g1_time_delay ~extSTD.STANDARD.NATURAL 1 191 (_entity -1 ((i 0)))))
        (_generic (_internal g2_high ~extSTD.STANDARD.NATURAL 1 192 (_entity -1 ((i 1)))))
        (_generic (_internal g2_initial ~extSTD.STANDARD.NATURAL 1 193 (_entity -1 ((i 1)))))
        (_generic (_internal g2_low ~extSTD.STANDARD.NATURAL 1 194 (_entity -1 ((i 1)))))
        (_generic (_internal g2_mode ~STRING~1354 1 195 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g2_ph ~extSTD.STANDARD.NATURAL 1 196 (_entity -1 ((i 0)))))
        (_generic (_internal g2_time_delay ~extSTD.STANDARD.NATURAL 1 197 (_entity -1 ((i 0)))))
        (_generic (_internal g3_high ~extSTD.STANDARD.NATURAL 1 198 (_entity -1 ((i 1)))))
        (_generic (_internal g3_initial ~extSTD.STANDARD.NATURAL 1 199 (_entity -1 ((i 1)))))
        (_generic (_internal g3_low ~extSTD.STANDARD.NATURAL 1 200 (_entity -1 ((i 1)))))
        (_generic (_internal g3_mode ~STRING~1355 1 201 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g3_ph ~extSTD.STANDARD.NATURAL 1 202 (_entity -1 ((i 0)))))
        (_generic (_internal g3_time_delay ~extSTD.STANDARD.NATURAL 1 203 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_counter ~extSTD.STANDARD.INTEGER 1 204 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_signal ~STRING~1356 1 205 (_entity -1 (_string \"NO"\))))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.POSITIVE 1 206 (_entity -1 )))
        (_generic (_internal inclk1_input_frequency ~extSTD.STANDARD.NATURAL 1 207 (_entity -1 ((i 0)))))
        (_generic (_internal intended_device_family ~STRING~1357 1 208 (_entity -1 (_string \"Stratix"\))))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 209 (_entity -1 ((i 5)))))
        (_generic (_internal l0_high ~extSTD.STANDARD.NATURAL 1 210 (_entity -1 ((i 1)))))
        (_generic (_internal l0_initial ~extSTD.STANDARD.NATURAL 1 211 (_entity -1 ((i 1)))))
        (_generic (_internal l0_low ~extSTD.STANDARD.NATURAL 1 212 (_entity -1 ((i 1)))))
        (_generic (_internal l0_mode ~STRING~1358 1 213 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l0_ph ~extSTD.STANDARD.NATURAL 1 214 (_entity -1 ((i 0)))))
        (_generic (_internal l0_time_delay ~extSTD.STANDARD.NATURAL 1 215 (_entity -1 ((i 0)))))
        (_generic (_internal l1_high ~extSTD.STANDARD.NATURAL 1 216 (_entity -1 ((i 1)))))
        (_generic (_internal l1_initial ~extSTD.STANDARD.NATURAL 1 217 (_entity -1 ((i 1)))))
        (_generic (_internal l1_low ~extSTD.STANDARD.NATURAL 1 218 (_entity -1 ((i 1)))))
        (_generic (_internal l1_mode ~STRING~1359 1 219 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l1_ph ~extSTD.STANDARD.NATURAL 1 220 (_entity -1 ((i 0)))))
        (_generic (_internal l1_time_delay ~extSTD.STANDARD.NATURAL 1 221 (_entity -1 ((i 0)))))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 1 222 (_entity -1 ((i 1)))))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 1 223 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_c ~extSTD.STANDARD.NATURAL 1 224 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_r ~STRING~1360 1 225 (_entity -1 (_string \" 1.000000"\))))
        (_generic (_internal lpm_hint ~STRING~1361 1 226 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal lpm_type ~STRING~1362 1 227 (_entity -1 (_string \"altpll"\))))
        (_generic (_internal m ~extSTD.STANDARD.NATURAL 1 228 (_entity -1 ((i 0)))))
        (_generic (_internal m2 ~extSTD.STANDARD.NATURAL 1 229 (_entity -1 ((i 1)))))
        (_generic (_internal m_initial ~extSTD.STANDARD.NATURAL 1 230 (_entity -1 ((i 1)))))
        (_generic (_internal m_ph ~extSTD.STANDARD.NATURAL 1 231 (_entity -1 ((i 0)))))
        (_generic (_internal m_test_source ~extSTD.STANDARD.INTEGER 1 232 (_entity -1 ((i 5)))))
        (_generic (_internal m_time_delay ~extSTD.STANDARD.NATURAL 1 233 (_entity -1 ((i 0)))))
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 1 234 (_entity -1 ((i 1)))))
        (_generic (_internal n2 ~extSTD.STANDARD.NATURAL 1 235 (_entity -1 ((i 1)))))
        (_generic (_internal n_time_delay ~extSTD.STANDARD.NATURAL 1 236 (_entity -1 ((i 0)))))
        (_generic (_internal operation_mode ~STRING~1363 1 237 (_entity -1 (_string \"NORMAL"\))))
        (_generic (_internal pfd_max ~extSTD.STANDARD.NATURAL 1 238 (_entity -1 ((i 0)))))
        (_generic (_internal pfd_min ~extSTD.STANDARD.NATURAL 1 239 (_entity -1 ((i 0)))))
        (_generic (_internal pll_type ~STRING~1364 1 240 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal port_activeclock ~STRING~1365 1 241 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_areset ~STRING~1366 1 242 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk0 ~STRING~1367 1 243 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk1 ~STRING~1368 1 244 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk2 ~STRING~1369 1 245 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk3 ~STRING~1370 1 246 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk4 ~STRING~1371 1 247 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk5 ~STRING~1372 1 248 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad0 ~STRING~1373 1 249 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad1 ~STRING~1374 1 250 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena0 ~STRING~1375 1 251 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena1 ~STRING~1376 1 252 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena2 ~STRING~1377 1 253 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena3 ~STRING~1378 1 254 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena4 ~STRING~1379 1 255 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena5 ~STRING~1380 1 256 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkloss ~STRING~1381 1 257 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkswitch ~STRING~1382 1 258 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable0 ~STRING~1383 1 259 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable1 ~STRING~1384 1 260 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk0 ~STRING~1385 1 261 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk1 ~STRING~1386 1 262 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk2 ~STRING~1387 1 263 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk3 ~STRING~1388 1 264 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena0 ~STRING~1389 1 265 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena1 ~STRING~1390 1 266 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena2 ~STRING~1391 1 267 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena3 ~STRING~1392 1 268 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_fbin ~STRING~1393 1 269 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk0 ~STRING~1394 1 270 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk1 ~STRING~1395 1 271 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pfdena ~STRING~1396 1 272 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pllena ~STRING~1397 1 273 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanaclr ~STRING~1398 1 274 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanclk ~STRING~1399 1 275 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandata ~STRING~13100 1 276 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandataout ~STRING~13101 1 277 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandone ~STRING~13102 1 278 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanread ~STRING~13103 1 279 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanwrite ~STRING~13104 1 280 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout0 ~STRING~13105 1 281 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout1 ~STRING~13106 1 282 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal primary_clock ~STRING~13107 1 283 (_entity -1 (_string \"inclk0"\))))
        (_generic (_internal qualify_conf_done ~STRING~13108 1 284 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal scan_chain ~STRING~13109 1 285 (_entity -1 (_string \"LONG"\))))
        (_generic (_internal sclkout0_phase_shift ~STRING~13110 1 286 (_entity -1 (_string \"0"\))))
        (_generic (_internal sclkout1_phase_shift ~STRING~13111 1 287 (_entity -1 (_string \"0"\))))
        (_generic (_internal self_reset_on_gated_loss_lock ~STRING~13112 1 288 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal simulation_type ~STRING~13113 1 289 (_entity -1 (_string \"functional"\))))
        (_generic (_internal skip_vco ~STRING~13114 1 290 (_entity -1 (_string \"off"\))))
        (_generic (_internal source_is_pll ~STRING~13115 1 291 (_entity -1 (_string \"off"\))))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 1 292 (_entity -1 ((i 0)))))
        (_generic (_internal ss ~extSTD.STANDARD.NATURAL 1 293 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_counter ~extSTD.STANDARD.NATURAL 1 294 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_on_gated_lock ~STRING~13116 1 295 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_on_lossclk ~STRING~13117 1 296 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_type ~STRING~13118 1 297 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 298 (_entity -1 ((i 1)))))
        (_generic (_internal vco_center ~extSTD.STANDARD.NATURAL 1 299 (_entity -1 ((i 0)))))
        (_generic (_internal vco_divide_by ~extSTD.STANDARD.INTEGER 1 300 (_entity -1 ((i 0)))))
        (_generic (_internal vco_max ~extSTD.STANDARD.NATURAL 1 301 (_entity -1 ((i 0)))))
        (_generic (_internal vco_min ~extSTD.STANDARD.NATURAL 1 302 (_entity -1 ((i 0)))))
        (_generic (_internal vco_multiply_by ~extSTD.STANDARD.INTEGER 1 303 (_entity -1 ((i 0)))))
        (_generic (_internal vco_post_scale ~extSTD.STANDARD.NATURAL 1 304 (_entity -1 ((i 0)))))
        (_port (_internal areset ~extieee.std_logic_1164.std_logic 1 307 (_entity (_in ((i 2))))))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~13 1 308 (_entity (_in ((_others(i 3)))))))
        (_port (_internal clkswitch ~extieee.std_logic_1164.std_logic 1 309 (_entity (_in ((i 2))))))
        (_port (_internal comparator ~extieee.std_logic_1164.std_logic 1 310 (_entity (_in ((i 2))))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~13 1 311 (_entity (_in ((_others(i 3)))))))
        (_port (_internal fbin ~extieee.std_logic_1164.std_logic 1 312 (_entity (_in ((i 3))))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~13 1 313 (_entity (_in ((_others(i 2)))))))
        (_port (_internal pfdena ~extieee.std_logic_1164.std_logic 1 314 (_entity (_in ((i 3))))))
        (_port (_internal pllena ~extieee.std_logic_1164.std_logic 1 315 (_entity (_in ((i 3))))))
        (_port (_internal scanaclr ~extieee.std_logic_1164.std_logic 1 316 (_entity (_in ((i 2))))))
        (_port (_internal scanclk ~extieee.std_logic_1164.std_logic 1 317 (_entity (_in ((i 2))))))
        (_port (_internal scandata ~extieee.std_logic_1164.std_logic 1 318 (_entity (_in ((i 2))))))
        (_port (_internal scanread ~extieee.std_logic_1164.std_logic 1 319 (_entity (_in ((i 2))))))
        (_port (_internal scanwrite ~extieee.std_logic_1164.std_logic 1 320 (_entity (_in ((i 2))))))
        (_port (_internal activeclock ~extieee.std_logic_1164.std_logic 1 321 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~13120 1 322 (_entity (_out ))))
        (_port (_internal clkbad ~std_logic_vector{1~downto~0}~13122 1 323 (_entity (_out ))))
        (_port (_internal clkloss ~extieee.std_logic_1164.std_logic 1 324 (_entity (_out ))))
        (_port (_internal enable0 ~extieee.std_logic_1164.std_logic 1 325 (_entity (_out ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 1 326 (_entity (_out ))))
        (_port (_internal extclk ~std_logic_vector{3~downto~0}~13124 1 327 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 1 328 (_entity (_out ))))
        (_port (_internal scandataout ~extieee.std_logic_1164.std_logic 1 329 (_entity (_out ))))
        (_port (_internal scandone ~extieee.std_logic_1164.std_logic 1 330 (_entity (_out ))))
        (_port (_internal sclkout0 ~extieee.std_logic_1164.std_logic 1 331 (_entity (_out ))))
        (_port (_internal sclkout1 ~extieee.std_logic_1164.std_logic 1 332 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 1 368 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_divide_by)((i 1)))
      ((clk0_duty_cycle)((i 50)))
      ((clk0_multiply_by)((i 6)))
      ((clk0_phase_shift)(_string \"300"\))
      ((clk0_time_delay)(_string \"0"\))
      ((compensate_clock)(_string \"CLK0"\))
      ((gate_lock_signal)(_string \"NO"\))
      ((inclk0_input_frequency)((i 30303)))
      ((intended_device_family)(_string \"Stratix"\))
      ((invalid_lock_multiplier)((i 5)))
      ((lock_high)((i 1)))
      ((lock_low)((i 5)))
      ((lpm_type)(_string \"altpll"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((pll_type)(_string \"ENHANCED"\))
      ((spread_frequency)((i 0)))
      ((valid_lock_multiplier)((i 1)))
    )
    (_port
      ((clkena)(sub_wire4))
      ((extclkena)(sub_wire8))
      ((inclk)(sub_wire7))
      ((clk)(sub_wire0))
      ((locked)(sub_wire2))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((qualify_conf_done)(_string \"OFF"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((scan_chain)(_string \"LONG"\))
        ((primary_clock)(_string \"inclk0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((inclk1_input_frequency)((i 0)))
        ((gate_lock_signal)(_string \"NO"\))
        ((gate_lock_counter)((i 0)))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((switch_over_type)(_string \"AUTO"\))
        ((switch_over_on_lossclk)(_string \"OFF"\))
        ((switch_over_on_gated_lock)(_string \"OFF"\))
        ((enable_switch_over_counter)(_string \"OFF"\))
        ((switch_over_counter)((i 0)))
        ((feedback_source)(_string \"EXTCLK0"\))
        ((bandwidth)((i 0)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((lpm_hint)(_string \"UNUSED"\))
        ((spread_frequency)((i 0)))
        ((down_spread)(_string \"0.0"\))
        ((self_reset_on_gated_loss_lock)(_string \"OFF"\))
        ((simulation_type)(_string \"functional"\))
        ((source_is_pll)(_string \"off"\))
        ((skip_vco)(_string \"off"\))
        ((clk5_multiply_by)((i 1)))
        ((clk4_multiply_by)((i 1)))
        ((clk3_multiply_by)((i 1)))
        ((clk2_multiply_by)((i 1)))
        ((clk1_multiply_by)((i 1)))
        ((clk0_multiply_by)((i 6)))
        ((clk5_divide_by)((i 1)))
        ((clk4_divide_by)((i 1)))
        ((clk3_divide_by)((i 1)))
        ((clk2_divide_by)((i 1)))
        ((clk1_divide_by)((i 1)))
        ((clk0_divide_by)((i 1)))
        ((clk5_phase_shift)(_string \"0"\))
        ((clk4_phase_shift)(_string \"0"\))
        ((clk3_phase_shift)(_string \"0"\))
        ((clk2_phase_shift)(_string \"0"\))
        ((clk1_phase_shift)(_string \"0"\))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk5_time_delay)(_string \"0"\))
        ((clk4_time_delay)(_string \"0"\))
        ((clk3_time_delay)(_string \"0"\))
        ((clk2_time_delay)(_string \"0"\))
        ((clk1_time_delay)(_string \"0"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk5_duty_cycle)((i 50)))
        ((clk4_duty_cycle)((i 50)))
        ((clk3_duty_cycle)((i 50)))
        ((clk2_duty_cycle)((i 50)))
        ((clk1_duty_cycle)((i 50)))
        ((clk0_duty_cycle)((i 50)))
        ((clk2_output_frequency)((i 0)))
        ((clk1_output_frequency)((i 0)))
        ((clk0_output_frequency)((i 0)))
        ((extclk3_multiply_by)((i 1)))
        ((extclk2_multiply_by)((i 1)))
        ((extclk1_multiply_by)((i 1)))
        ((extclk0_multiply_by)((i 1)))
        ((extclk3_divide_by)((i 1)))
        ((extclk2_divide_by)((i 1)))
        ((extclk1_divide_by)((i 1)))
        ((extclk0_divide_by)((i 1)))
        ((extclk3_phase_shift)(_string \"0"\))
        ((extclk2_phase_shift)(_string \"0"\))
        ((extclk1_phase_shift)(_string \"0"\))
        ((extclk0_phase_shift)(_string \"0"\))
        ((extclk3_time_delay)(_string \"0"\))
        ((extclk2_time_delay)(_string \"0"\))
        ((extclk1_time_delay)(_string \"0"\))
        ((extclk0_time_delay)(_string \"0"\))
        ((extclk3_duty_cycle)((i 50)))
        ((extclk2_duty_cycle)((i 50)))
        ((extclk1_duty_cycle)((i 50)))
        ((extclk0_duty_cycle)((i 50)))
        ((vco_multiply_by)((i 0)))
        ((vco_divide_by)((i 0)))
        ((sclkout0_phase_shift)(_string \"0"\))
        ((sclkout1_phase_shift)(_string \"0"\))
        ((vco_min)((i 0)))
        ((vco_max)((i 0)))
        ((vco_center)((i 0)))
        ((pfd_min)((i 0)))
        ((pfd_max)((i 0)))
        ((m_initial)((i 1)))
        ((m)((i 0)))
        ((n)((i 1)))
        ((m2)((i 1)))
        ((n2)((i 1)))
        ((ss)((i 0)))
        ((c0_high)((i 1)))
        ((c1_high)((i 1)))
        ((c2_high)((i 1)))
        ((c3_high)((i 1)))
        ((c4_high)((i 1)))
        ((c5_high)((i 1)))
        ((l0_high)((i 1)))
        ((l1_high)((i 1)))
        ((g0_high)((i 1)))
        ((g1_high)((i 1)))
        ((g2_high)((i 1)))
        ((g3_high)((i 1)))
        ((e0_high)((i 1)))
        ((e1_high)((i 1)))
        ((e2_high)((i 1)))
        ((e3_high)((i 1)))
        ((c0_low)((i 1)))
        ((c1_low)((i 1)))
        ((c2_low)((i 1)))
        ((c3_low)((i 1)))
        ((c4_low)((i 1)))
        ((c5_low)((i 1)))
        ((l0_low)((i 1)))
        ((l1_low)((i 1)))
        ((g0_low)((i 1)))
        ((g1_low)((i 1)))
        ((g2_low)((i 1)))
        ((g3_low)((i 1)))
        ((e0_low)((i 1)))
        ((e1_low)((i 1)))
        ((e2_low)((i 1)))
        ((e3_low)((i 1)))
        ((c0_initial)((i 1)))
        ((c1_initial)((i 1)))
        ((c2_initial)((i 1)))
        ((c3_initial)((i 1)))
        ((c4_initial)((i 1)))
        ((c5_initial)((i 1)))
        ((l0_initial)((i 1)))
        ((l1_initial)((i 1)))
        ((g1_initial)((i 1)))
        ((g2_initial)((i 1)))
        ((g3_initial)((i 1)))
        ((e0_initial)((i 1)))
        ((e1_initial)((i 1)))
        ((e2_initial)((i 1)))
        ((e3_initial)((i 1)))
        ((c0_mode)(_string \"bypass"\))
        ((c1_mode)(_string \"bypass"\))
        ((c2_mode)(_string \"bypass"\))
        ((c3_mode)(_string \"bypass"\))
        ((c4_mode)(_string \"bypass"\))
        ((c5_mode)(_string \"bypass"\))
        ((l0_mode)(_string \"bypass"\))
        ((l1_mode)(_string \"bypass"\))
        ((g0_mode)(_string \"bypass"\))
        ((g1_mode)(_string \"bypass"\))
        ((g2_mode)(_string \"bypass"\))
        ((g3_mode)(_string \"bypass"\))
        ((e0_mode)(_string \"bypass"\))
        ((e1_mode)(_string \"bypass"\))
        ((e2_mode)(_string \"bypass"\))
        ((e3_mode)(_string \"bypass"\))
        ((c0_ph)((i 0)))
        ((c1_ph)((i 0)))
        ((c2_ph)((i 0)))
        ((c3_ph)((i 0)))
        ((c4_ph)((i 0)))
        ((c5_ph)((i 0)))
        ((l0_ph)((i 0)))
        ((l1_ph)((i 0)))
        ((g0_ph)((i 0)))
        ((g1_ph)((i 0)))
        ((g2_ph)((i 0)))
        ((g3_ph)((i 0)))
        ((e0_ph)((i 0)))
        ((e1_ph)((i 0)))
        ((e2_ph)((i 0)))
        ((e3_ph)((i 0)))
        ((m_ph)((i 0)))
        ((l0_time_delay)((i 0)))
        ((l1_time_delay)((i 0)))
        ((g0_time_delay)((i 0)))
        ((g1_time_delay)((i 0)))
        ((g2_time_delay)((i 0)))
        ((g3_time_delay)((i 0)))
        ((e0_time_delay)((i 0)))
        ((e1_time_delay)((i 0)))
        ((e2_time_delay)((i 0)))
        ((e3_time_delay)((i 0)))
        ((m_time_delay)((i 0)))
        ((n_time_delay)((i 0)))
        ((c1_use_casc_in)(_string \"off"\))
        ((c2_use_casc_in)(_string \"off"\))
        ((c3_use_casc_in)(_string \"off"\))
        ((c4_use_casc_in)(_string \"off"\))
        ((c5_use_casc_in)(_string \"off"\))
        ((extclk3_counter)(_string \"e3"\))
        ((extclk2_counter)(_string \"e2"\))
        ((extclk1_counter)(_string \"e1"\))
        ((extclk0_counter)(_string \"e0"\))
        ((clk5_counter)(_string \"l1"\))
        ((clk4_counter)(_string \"l0"\))
        ((clk3_counter)(_string \"g3"\))
        ((clk2_counter)(_string \"g2"\))
        ((clk1_counter)(_string \"g1"\))
        ((clk0_counter)(_string \"g0"\))
        ((enable0_counter)(_string \"l0"\))
        ((enable1_counter)(_string \"l0"\))
        ((charge_pump_current)((i 2)))
        ((loop_filter_r)(_string \" 1.000000"\))
        ((loop_filter_c)((i 5)))
        ((vco_post_scale)((i 0)))
        ((m_test_source)((i 5)))
        ((c0_test_source)((i 5)))
        ((c1_test_source)((i 5)))
        ((c2_test_source)((i 5)))
        ((c3_test_source)((i 5)))
        ((c4_test_source)((i 5)))
        ((c5_test_source)((i 5)))
        ((lpm_type)(_string \"altpll"\))
        ((port_clkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena5)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk5)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandata)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandataout)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandone)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout1)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad1)(_string \"PORT_CONNECTIVITY"\))
        ((port_activeclock)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkloss)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_fbin)(_string \"PORT_CONNECTIVITY"\))
        ((port_pllena)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkswitch)(_string \"PORT_CONNECTIVITY"\))
        ((port_areset)(_string \"PORT_CONNECTIVITY"\))
        ((port_pfdena)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanclk)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanaclr)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanread)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanwrite)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable0)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable1)(_string \"PORT_CONNECTIVITY"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(fbin))
        ((pllena)(pllena))
        ((clkswitch)(clkswitch))
        ((areset)(areset))
        ((pfdena)(pfdena))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(scanclk))
        ((scanaclr)(scanaclr))
        ((scanread)(scanread))
        ((scanwrite)(scanwrite))
        ((scandata)(scandata))
        ((comparator)(comparator))
        ((clk)(clk))
        ((extclk)(extclk))
        ((clkbad)(clkbad))
        ((enable0)(enable0))
        ((enable1)(enable1))
        ((activeclock)(activeclock))
        ((clkloss)(clkloss))
        ((locked)(locked))
        ((scandataout)(scandataout))
        ((scandone)(scandone))
        ((sclkout0)(sclkout0))
        ((sclkout1)(sclkout1))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~STRING~13 1 44 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~131 1 48 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 1 54 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 1 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 1 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 1 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 1 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 1 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 1 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 1 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1310 1 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1311 1 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1312 1 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1313 1 92 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1314 1 93 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1315 1 94 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1316 1 99 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1317 1 100 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1318 1 101 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1319 1 106 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1320 1 107 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1321 1 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1322 1 112 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1323 1 113 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1324 1 114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1325 1 118 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1326 1 119 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1327 1 120 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1328 1 124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1329 1 125 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1330 1 126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1331 1 127 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1332 1 131 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1333 1 137 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1334 1 143 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1335 1 149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1336 1 152 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1337 1 153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1338 1 154 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1339 1 155 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1340 1 159 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1341 1 160 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1342 1 161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1343 1 165 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1344 1 166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1345 1 167 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1346 1 171 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1347 1 172 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1348 1 173 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1349 1 177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1350 1 178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1351 1 179 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1352 1 183 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1353 1 189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1354 1 195 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1355 1 201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1356 1 205 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1357 1 208 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1358 1 213 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1359 1 219 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1360 1 225 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1361 1 226 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1362 1 227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1363 1 237 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1364 1 240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1365 1 241 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1366 1 242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1367 1 243 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1368 1 244 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1369 1 245 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1370 1 246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1371 1 247 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1372 1 248 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1373 1 249 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1374 1 250 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1375 1 251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1376 1 252 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1377 1 253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1378 1 254 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1379 1 255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1380 1 256 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1381 1 257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1382 1 258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1383 1 259 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1384 1 260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1385 1 261 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1386 1 262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1387 1 263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1388 1 264 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1389 1 265 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1390 1 266 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1391 1 267 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1392 1 268 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1393 1 269 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1394 1 270 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1395 1 271 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1396 1 272 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1397 1 273 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1398 1 274 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1399 1 275 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13100 1 276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13101 1 277 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13102 1 278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13103 1 279 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13104 1 280 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13105 1 281 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13106 1 282 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13107 1 283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13108 1 284 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13109 1 285 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13110 1 286 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13111 1 287 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13112 1 288 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13113 1 289 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13114 1 290 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13115 1 291 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13116 1 295 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13117 1 296 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13118 1 297 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 308 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 311 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 313 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13120 1 322 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13122 1 323 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13124 1 327 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 1 338 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 1 339 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 1 340 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13126 1 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13126 1 341 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 1 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 1 342 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 1 343 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 1 343 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13126 1 344 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 1 345 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 1 346 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13129 1 347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13129 1 347 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13131 1 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13131 1 348 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 1 358 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13132 1 360 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13137 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13136 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13135 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13134 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13133 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13138 1 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13142 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13141 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13140 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13139 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__357(_architecture 0 1 357 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(3))(_sensitivity(6(0))))))
      (line__358(_architecture 1 1 358 (_assignment (_simple)(_target(8(d_0_0))))))
      (line__359(_architecture 2 1 359 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
      (line__360(_architecture 3 1 360 (_assignment (_simple)(_target(11(d_0_0))))))
      (line__361(_architecture 4 1 361 (_assignment (_simple)(_target(10))(_sensitivity(11)))))
      (line__362(_architecture 5 1 362 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(9))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__363(_architecture 6 1 363 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(5)(7(d_0_0))))))
      (line__364(_architecture 7 1 364 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
      (line__401(_architecture 8 1 401 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(5))(_sensitivity(0)))))
      (line__404(_architecture 9 1 404 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(3)))))
      (line__405(_architecture 10 1 405 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
V 000044 55 34082         1556616039440 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616039440 2019.04.30 12:20:39)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616039378)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 22))
        ((ASIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((BWSIZE)(_code 25))
      )
      (_port
        ((clk)(CLK))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 20243         1556616039549 RTL
(_unit VHDL (zbt_ctrl_top 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616039548 2019.04.30 12:20:39)
  (_source (\./compile/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616039502)
    (_use )
  )
  (_component
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_entity (_out ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_entity (_out ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 32)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_entity (_inout ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 86 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 87 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 88 (_entity -1 ((i 0)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (pipe_stage
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 104 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 105 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 143 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 23))
      ((BWSIZE)(_code 24))
    )
    (_port
      ((clk)(clkt))
      ((lb_addr)(addr_reg(_range 25)))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((lb_bw)(dm_reg(_range 26)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((reset)(reset_t))
      ((ram_addr)(SA(_range 27)))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((ram_bw_n)(BW_N(_range 28)))
      ((ram_rw_n)(RW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 29))
        ((BWSIZE)(_code 30))
      )
      (_port
        ((clk)(clk))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((lb_bw)(lb_bw))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((ram_rw_n)(ram_rw_n))
        ((ram_addr)(ram_addr))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation data_inout1 0 163 (_component data_inout )
    (_generic
      ((BWSIZE)(_code 31))
      ((DSIZE)(_code 32))
    )
    (_port
      ((clk)(clkt))
      ((ctrl_in_rw_n)(delay_rw_n(_range 33)))
      ((data_in)(delay_data_in(_range 34)))
      ((reset)(reset_t))
      ((read_data)(read_data(_range 35)))
      ((dq)(dq(_range 36)))
    )
    (_use (_entity . data_inout)
      (_generic
        ((BWSIZE)(_code 37))
        ((DSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((read_data)(read_data))
        ((dq)(dq))
      )
    )
  )
  (_instantiation pipe_delay1 0 177 (_component pipe_delay )
    (_generic
      ((BWSIZE)(_code 39))
      ((DSIZE)(_code 40))
      ((FLOWTHROUGH)(_code 41))
    )
    (_port
      ((clk)(clkt))
      ((lb_data_in)(data_in_reg(_range 42)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_data_out)(read_data(_range 43)))
      ((reset)(reset_t))
      ((delay_data_in)(delay_data_in(_range 44)))
      ((delay_rw_n)(delay_rw_n(_range 45)))
      ((lb_data_out)(lb_data_out(_range 46)))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((BWSIZE)(_code 47))
        ((DSIZE)(_code 48))
        ((FLOWTHROUGH)(_code 49))
      )
      (_port
        ((clk)(clk))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_data_in)(lb_data_in))
        ((ram_data_out)(ram_data_out))
        ((delay_data_in)(delay_data_in))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_out)(lb_data_out))
      )
    )
  )
  (_instantiation pipe_stage1 0 194 (_component pipe_stage )
    (_generic
      ((ASIZE)(_code 50))
      ((BWSIZE)(_code 51))
      ((DSIZE)(_code 52))
    )
    (_port
      ((addr)(addr(_range 53)))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((clk)(clkt))
      ((data_in)(data_in(_range 54)))
      ((data_out)(lb_data_out(_range 55)))
      ((dm)(dm(_range 56)))
      ((rd_wr_n)(rd_wr_n))
      ((reset)(reset_t))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((addr_reg)(addr_reg(_range 57)))
      ((data_in_reg)(data_in_reg(_range 58)))
      ((data_out_reg)(data_out(_range 59)))
      ((dm_reg)(dm_reg(_range 60)))
      ((rd_wr_n_reg)(rd_wr_n_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((ASIZE)(_code 61))
        ((BWSIZE)(_code 62))
        ((DSIZE)(_code 63))
      )
      (_port
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((clk)(clk))
        ((rd_wr_n)(rd_wr_n))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((dm)(dm))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 29 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_entity (_inout ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 73 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 75 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1351 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 76 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1352 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 77 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 78 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1353 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 79 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1354 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 80 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1355 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 81 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1356 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 82 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1357 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 83 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1358 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 84 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1359 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 85 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1360 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 86 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1361 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 87 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1362 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1363 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1364 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1365 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1366 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1367 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1368 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 0))))))
    (_process
      (line__161(_architecture 0 0 161 (_assignment (_simple)(_target(16))(_sensitivity(2)))))
      (line__221(_architecture 1 0 221 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 95 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1556616039628 2019.04.30 12:20:39)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1556616039745 2019.04.30 12:20:39)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
V 000044 55 69977         1556616294914 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1556616294914 2019.04.30 12:24:54)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616038680)
    (_use )
  )
  (_block Behavior 0 276 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 927 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 927 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 928 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 281 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 285 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 286 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 288 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 289 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 398 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 399 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 400 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 400 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 401 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 402 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 403 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 404 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 405 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 406 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 407 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 409 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 410 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 411 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 412 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 413 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 413 (_architecture (_uni ))))
      (_type (_internal command_type 0 425 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 426 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 427 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 428 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 429 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 430 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 431 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 432 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 433 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 434 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 435 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 436 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 437 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 438 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 439 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 440 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 441 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 442 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 443 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 444 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 445 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 446 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 447 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 448 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 449 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 450 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 451 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 452 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 453 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 454 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 455 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 456 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 457 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 458 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 458 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 459 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 462 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 463 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 464 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 465 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 466 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 466 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 467 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 468 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 468 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 469 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 470 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 478 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 481 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 482 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 482 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 572 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 574 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 576 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 578 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 581 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 583 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 585 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 588 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 590 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 592 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 595 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 597 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 599 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 605 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 625 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 627 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 629 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 631 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 634 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 636 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 638 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 641 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 643 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 645 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 648 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 650 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 652 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 658 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 674 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 676 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 678 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 681 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 683 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 685 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 688 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 690 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 692 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 695 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 697 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 699 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 716 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 718 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 720 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 722 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 725 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 727 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 729 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 732 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 734 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 736 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 739 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 741 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 743 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 778 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 780 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 782 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 784 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 787 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 789 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 791 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 794 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 796 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 798 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 801 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 803 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 805 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 811 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 826 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 828 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 830 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 833 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 835 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 837 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 840 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 842 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 844 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 847 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 849 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 851 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 863 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 865 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 867 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 869 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 872 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 874 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 876 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 879 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 881 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 883 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 886 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 888 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 890 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 896 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 927 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 415 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 424 (_process (_simple)(_target(151)(153))(_sensitivity(136)(132)(135)(133)(134)(138)(137)(139)(150)(141)(143)(144)(142)(145)(147)(149)(146))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 935 
    (_object
      (_process
        (w_1(_architecture 3 0 937 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 938 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 5 0 939 (_procedure_call (_simple)(_target(68))(_sensitivity(9)))))
        (w_4(_architecture 6 0 940 (_procedure_call (_simple)(_target(69))(_sensitivity(10)))))
        (w_5(_architecture 7 0 941 (_procedure_call (_simple)(_target(70))(_sensitivity(11)))))
        (w_6(_architecture 8 0 942 (_procedure_call (_simple)(_target(71))(_sensitivity(12)))))
        (w_7(_architecture 9 0 943 (_procedure_call (_simple)(_target(72))(_sensitivity(13)))))
        (w_8(_architecture 10 0 944 (_procedure_call (_simple)(_target(73))(_sensitivity(14)))))
        (w_9(_architecture 11 0 945 (_procedure_call (_simple)(_target(74))(_sensitivity(15)))))
        (w_10(_architecture 12 0 946 (_procedure_call (_simple)(_target(75))(_sensitivity(16)))))
        (w_11(_architecture 13 0 947 (_procedure_call (_simple)(_target(76))(_sensitivity(2)))))
        (w_12(_architecture 14 0 948 (_procedure_call (_simple)(_target(77))(_sensitivity(3)))))
        (w_13(_architecture 15 0 949 (_procedure_call (_simple)(_target(78))(_sensitivity(4)))))
        (w_14(_architecture 16 0 950 (_procedure_call (_simple)(_target(79))(_sensitivity(5)))))
        (w_15(_architecture 17 0 951 (_procedure_call (_simple)(_target(80))(_sensitivity(6)))))
        (w_16(_architecture 18 0 952 (_procedure_call (_simple)(_target(81))(_sensitivity(7)))))
        (w_17(_architecture 19 0 953 (_procedure_call (_simple)(_target(82))(_sensitivity(8)))))
        (w_21(_architecture 20 0 954 (_procedure_call (_simple)(_target(83))(_sensitivity(30)))))
        (w_22(_architecture 21 0 955 (_procedure_call (_simple)(_target(84))(_sensitivity(31)))))
        (w_23(_architecture 22 0 956 (_procedure_call (_simple)(_target(85))(_sensitivity(32)))))
        (w_24(_architecture 23 0 957 (_procedure_call (_simple)(_target(86))(_sensitivity(33)))))
        (w_25(_architecture 24 0 958 (_procedure_call (_simple)(_target(87))(_sensitivity(34)))))
        (w_26(_architecture 25 0 959 (_procedure_call (_simple)(_target(88))(_sensitivity(35)))))
        (w_27(_architecture 26 0 960 (_procedure_call (_simple)(_target(89))(_sensitivity(36)))))
        (w_28(_architecture 27 0 961 (_procedure_call (_simple)(_target(90))(_sensitivity(37)))))
        (w_29(_architecture 28 0 962 (_procedure_call (_simple)(_target(91))(_sensitivity(38)))))
        (w_31(_architecture 29 0 963 (_procedure_call (_simple)(_target(92))(_sensitivity(39)))))
        (w_32(_architecture 30 0 964 (_procedure_call (_simple)(_target(93))(_sensitivity(40)))))
        (w_33(_architecture 31 0 965 (_procedure_call (_simple)(_target(94))(_sensitivity(41)))))
        (w_34(_architecture 32 0 966 (_procedure_call (_simple)(_target(95))(_sensitivity(42)))))
        (w_35(_architecture 33 0 967 (_procedure_call (_simple)(_target(96))(_sensitivity(43)))))
        (w_36(_architecture 34 0 968 (_procedure_call (_simple)(_target(97))(_sensitivity(44)))))
        (w_37(_architecture 35 0 969 (_procedure_call (_simple)(_target(98))(_sensitivity(45)))))
        (w_38(_architecture 36 0 970 (_procedure_call (_simple)(_target(99))(_sensitivity(46)))))
        (w_39(_architecture 37 0 971 (_procedure_call (_simple)(_target(100))(_sensitivity(47)))))
        (w_41(_architecture 38 0 972 (_procedure_call (_simple)(_target(101))(_sensitivity(48)))))
        (w_42(_architecture 39 0 973 (_procedure_call (_simple)(_target(102))(_sensitivity(49)))))
        (w_43(_architecture 40 0 974 (_procedure_call (_simple)(_target(103))(_sensitivity(50)))))
        (w_44(_architecture 41 0 975 (_procedure_call (_simple)(_target(104))(_sensitivity(51)))))
        (w_45(_architecture 42 0 976 (_procedure_call (_simple)(_target(105))(_sensitivity(52)))))
        (w_46(_architecture 43 0 977 (_procedure_call (_simple)(_target(106))(_sensitivity(53)))))
        (w_47(_architecture 44 0 978 (_procedure_call (_simple)(_target(107))(_sensitivity(54)))))
        (w_48(_architecture 45 0 979 (_procedure_call (_simple)(_target(108))(_sensitivity(55)))))
        (w_49(_architecture 46 0 980 (_procedure_call (_simple)(_target(109))(_sensitivity(56)))))
        (w_51(_architecture 47 0 981 (_procedure_call (_simple)(_target(110))(_sensitivity(57)))))
        (w_52(_architecture 48 0 982 (_procedure_call (_simple)(_target(111))(_sensitivity(58)))))
        (w_53(_architecture 49 0 983 (_procedure_call (_simple)(_target(112))(_sensitivity(59)))))
        (w_54(_architecture 50 0 984 (_procedure_call (_simple)(_target(113))(_sensitivity(60)))))
        (w_55(_architecture 51 0 985 (_procedure_call (_simple)(_target(114))(_sensitivity(61)))))
        (w_56(_architecture 52 0 986 (_procedure_call (_simple)(_target(115))(_sensitivity(62)))))
        (w_57(_architecture 53 0 987 (_procedure_call (_simple)(_target(116))(_sensitivity(63)))))
        (w_58(_architecture 54 0 988 (_procedure_call (_simple)(_target(117))(_sensitivity(64)))))
        (w_59(_architecture 55 0 989 (_procedure_call (_simple)(_target(118))(_sensitivity(65)))))
        (w_61(_architecture 56 0 990 (_procedure_call (_simple)(_target(119))(_sensitivity(17)))))
        (w_62(_architecture 57 0 991 (_procedure_call (_simple)(_target(120))(_sensitivity(29)))))
        (w_63(_architecture 58 0 992 (_procedure_call (_simple)(_target(121))(_sensitivity(26)))))
        (w_64(_architecture 59 0 993 (_procedure_call (_simple)(_target(122))(_sensitivity(21)))))
        (w_65(_architecture 60 0 994 (_procedure_call (_simple)(_target(123))(_sensitivity(20)))))
        (w_66(_architecture 61 0 995 (_procedure_call (_simple)(_target(124))(_sensitivity(19)))))
        (w_67(_architecture 62 0 996 (_procedure_call (_simple)(_target(125))(_sensitivity(18)))))
        (w_68(_architecture 63 0 997 (_procedure_call (_simple)(_target(126))(_sensitivity(22)))))
        (w_69(_architecture 64 0 998 (_procedure_call (_simple)(_target(127))(_sensitivity(24)))))
        (w_70(_architecture 65 0 999 (_procedure_call (_simple)(_target(128))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1000 (_procedure_call (_simple)(_target(129))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1001 (_procedure_call (_simple)(_target(130))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1002 (_procedure_call (_simple)(_target(131))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 34082         1556616301427 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616301427 2019.04.30 12:25:01)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616039378)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 22))
        ((BWSIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((FLOWTHROUGH)(_code 25))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(CLK))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 69977         1556616330072 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1556616330072 2019.04.30 12:25:30)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616038680)
    (_use )
  )
  (_block Behavior 0 276 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 927 (_for ~INTEGER~range~15~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~15~downto~0~13 0 927 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 928 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 281 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 285 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 286 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 288 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 289 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 398 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 399 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 400 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 400 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 401 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 402 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 403 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 404 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 405 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 406 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 407 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 409 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 410 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 411 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 412 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 413 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 413 (_architecture (_uni ))))
      (_type (_internal command_type 0 425 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 426 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 427 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 428 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 429 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 430 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 431 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 432 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 433 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 434 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 435 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 436 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 437 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 438 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 439 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 440 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 441 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 442 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 443 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 444 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 445 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 446 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 447 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 448 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 449 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 450 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 451 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 452 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 453 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 454 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 455 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 456 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 457 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 458 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 458 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 459 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 462 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 463 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 464 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 465 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 466 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 466 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 467 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 468 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 468 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 469 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 470 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 478 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 481 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 482 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 482 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 572 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 574 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 576 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 578 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 581 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 583 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 585 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 588 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 590 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 592 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 595 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 597 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 599 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 605 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 625 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 627 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 629 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 631 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 634 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 636 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 638 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 641 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 643 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 645 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 648 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 650 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 652 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 658 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 674 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 676 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 678 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 681 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 683 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 685 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 688 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 690 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 692 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 695 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 697 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 699 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 716 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 718 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 720 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 722 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 725 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 727 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 729 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 732 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 734 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 736 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 739 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 741 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 743 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 778 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 780 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 782 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 784 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 787 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 789 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 791 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 794 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 796 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 798 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 801 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 803 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 805 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 811 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 826 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 828 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 830 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 833 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 835 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 837 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 840 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 842 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 844 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 847 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 849 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 851 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 863 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 865 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 867 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 869 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 872 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 874 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 876 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 879 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 881 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 883 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 886 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 888 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 890 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 896 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~15~downto~0~13 0 927 (_scalar (_downto (i 15)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 415 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 424 (_process (_simple)(_target(151)(153))(_sensitivity(134)(136)(132)(133)(135)(138)(139)(137)(143)(145)(144)(142)(146)(147)(149)(150)(141))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 935 
    (_object
      (_process
        (w_1(_architecture 3 0 937 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 938 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 5 0 939 (_procedure_call (_simple)(_target(68))(_sensitivity(9)))))
        (w_4(_architecture 6 0 940 (_procedure_call (_simple)(_target(69))(_sensitivity(10)))))
        (w_5(_architecture 7 0 941 (_procedure_call (_simple)(_target(70))(_sensitivity(11)))))
        (w_6(_architecture 8 0 942 (_procedure_call (_simple)(_target(71))(_sensitivity(12)))))
        (w_7(_architecture 9 0 943 (_procedure_call (_simple)(_target(72))(_sensitivity(13)))))
        (w_8(_architecture 10 0 944 (_procedure_call (_simple)(_target(73))(_sensitivity(14)))))
        (w_9(_architecture 11 0 945 (_procedure_call (_simple)(_target(74))(_sensitivity(15)))))
        (w_10(_architecture 12 0 946 (_procedure_call (_simple)(_target(75))(_sensitivity(16)))))
        (w_11(_architecture 13 0 947 (_procedure_call (_simple)(_target(76))(_sensitivity(2)))))
        (w_12(_architecture 14 0 948 (_procedure_call (_simple)(_target(77))(_sensitivity(3)))))
        (w_13(_architecture 15 0 949 (_procedure_call (_simple)(_target(78))(_sensitivity(4)))))
        (w_14(_architecture 16 0 950 (_procedure_call (_simple)(_target(79))(_sensitivity(5)))))
        (w_15(_architecture 17 0 951 (_procedure_call (_simple)(_target(80))(_sensitivity(6)))))
        (w_16(_architecture 18 0 952 (_procedure_call (_simple)(_target(81))(_sensitivity(7)))))
        (w_17(_architecture 19 0 953 (_procedure_call (_simple)(_target(82))(_sensitivity(8)))))
        (w_21(_architecture 20 0 954 (_procedure_call (_simple)(_target(83))(_sensitivity(30)))))
        (w_22(_architecture 21 0 955 (_procedure_call (_simple)(_target(84))(_sensitivity(31)))))
        (w_23(_architecture 22 0 956 (_procedure_call (_simple)(_target(85))(_sensitivity(32)))))
        (w_24(_architecture 23 0 957 (_procedure_call (_simple)(_target(86))(_sensitivity(33)))))
        (w_25(_architecture 24 0 958 (_procedure_call (_simple)(_target(87))(_sensitivity(34)))))
        (w_26(_architecture 25 0 959 (_procedure_call (_simple)(_target(88))(_sensitivity(35)))))
        (w_27(_architecture 26 0 960 (_procedure_call (_simple)(_target(89))(_sensitivity(36)))))
        (w_28(_architecture 27 0 961 (_procedure_call (_simple)(_target(90))(_sensitivity(37)))))
        (w_29(_architecture 28 0 962 (_procedure_call (_simple)(_target(91))(_sensitivity(38)))))
        (w_31(_architecture 29 0 963 (_procedure_call (_simple)(_target(92))(_sensitivity(39)))))
        (w_32(_architecture 30 0 964 (_procedure_call (_simple)(_target(93))(_sensitivity(40)))))
        (w_33(_architecture 31 0 965 (_procedure_call (_simple)(_target(94))(_sensitivity(41)))))
        (w_34(_architecture 32 0 966 (_procedure_call (_simple)(_target(95))(_sensitivity(42)))))
        (w_35(_architecture 33 0 967 (_procedure_call (_simple)(_target(96))(_sensitivity(43)))))
        (w_36(_architecture 34 0 968 (_procedure_call (_simple)(_target(97))(_sensitivity(44)))))
        (w_37(_architecture 35 0 969 (_procedure_call (_simple)(_target(98))(_sensitivity(45)))))
        (w_38(_architecture 36 0 970 (_procedure_call (_simple)(_target(99))(_sensitivity(46)))))
        (w_39(_architecture 37 0 971 (_procedure_call (_simple)(_target(100))(_sensitivity(47)))))
        (w_41(_architecture 38 0 972 (_procedure_call (_simple)(_target(101))(_sensitivity(48)))))
        (w_42(_architecture 39 0 973 (_procedure_call (_simple)(_target(102))(_sensitivity(49)))))
        (w_43(_architecture 40 0 974 (_procedure_call (_simple)(_target(103))(_sensitivity(50)))))
        (w_44(_architecture 41 0 975 (_procedure_call (_simple)(_target(104))(_sensitivity(51)))))
        (w_45(_architecture 42 0 976 (_procedure_call (_simple)(_target(105))(_sensitivity(52)))))
        (w_46(_architecture 43 0 977 (_procedure_call (_simple)(_target(106))(_sensitivity(53)))))
        (w_47(_architecture 44 0 978 (_procedure_call (_simple)(_target(107))(_sensitivity(54)))))
        (w_48(_architecture 45 0 979 (_procedure_call (_simple)(_target(108))(_sensitivity(55)))))
        (w_49(_architecture 46 0 980 (_procedure_call (_simple)(_target(109))(_sensitivity(56)))))
        (w_51(_architecture 47 0 981 (_procedure_call (_simple)(_target(110))(_sensitivity(57)))))
        (w_52(_architecture 48 0 982 (_procedure_call (_simple)(_target(111))(_sensitivity(58)))))
        (w_53(_architecture 49 0 983 (_procedure_call (_simple)(_target(112))(_sensitivity(59)))))
        (w_54(_architecture 50 0 984 (_procedure_call (_simple)(_target(113))(_sensitivity(60)))))
        (w_55(_architecture 51 0 985 (_procedure_call (_simple)(_target(114))(_sensitivity(61)))))
        (w_56(_architecture 52 0 986 (_procedure_call (_simple)(_target(115))(_sensitivity(62)))))
        (w_57(_architecture 53 0 987 (_procedure_call (_simple)(_target(116))(_sensitivity(63)))))
        (w_58(_architecture 54 0 988 (_procedure_call (_simple)(_target(117))(_sensitivity(64)))))
        (w_59(_architecture 55 0 989 (_procedure_call (_simple)(_target(118))(_sensitivity(65)))))
        (w_61(_architecture 56 0 990 (_procedure_call (_simple)(_target(119))(_sensitivity(17)))))
        (w_62(_architecture 57 0 991 (_procedure_call (_simple)(_target(120))(_sensitivity(29)))))
        (w_63(_architecture 58 0 992 (_procedure_call (_simple)(_target(121))(_sensitivity(26)))))
        (w_64(_architecture 59 0 993 (_procedure_call (_simple)(_target(122))(_sensitivity(21)))))
        (w_65(_architecture 60 0 994 (_procedure_call (_simple)(_target(123))(_sensitivity(20)))))
        (w_66(_architecture 61 0 995 (_procedure_call (_simple)(_target(124))(_sensitivity(19)))))
        (w_67(_architecture 62 0 996 (_procedure_call (_simple)(_target(125))(_sensitivity(18)))))
        (w_68(_architecture 63 0 997 (_procedure_call (_simple)(_target(126))(_sensitivity(22)))))
        (w_69(_architecture 64 0 998 (_procedure_call (_simple)(_target(127))(_sensitivity(24)))))
        (w_70(_architecture 65 0 999 (_procedure_call (_simple)(_target(128))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1000 (_procedure_call (_simple)(_target(129))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1001 (_procedure_call (_simple)(_target(130))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1002 (_procedure_call (_simple)(_target(131))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 2907          1556616363483 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1556616363483 2019.04.30 12:26:03)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616363295)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(3)(5)(7))(_sensitivity(0)(1))(_read(10)(6)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 6561          1556616363593 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1556616363594 2019.04.30 12:26:03)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616363561)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 16 0 98 (_assignment (_simple)(_target(4(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 17 0 99 (_assignment (_simple)(_target(4(17)))(_sensitivity(6(17))(7(17))))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(4(18)))(_sensitivity(6(18))(7(18))))))
      (line__101(_architecture 19 0 101 (_assignment (_simple)(_target(4(19)))(_sensitivity(6(19))(7(19))))))
      (line__102(_architecture 20 0 102 (_assignment (_simple)(_target(4(20)))(_sensitivity(6(20))(7(20))))))
      (line__103(_architecture 21 0 103 (_assignment (_simple)(_target(4(21)))(_sensitivity(6(21))(7(21))))))
      (line__104(_architecture 22 0 104 (_assignment (_simple)(_target(4(22)))(_sensitivity(6(22))(7(22))))))
      (line__105(_architecture 23 0 105 (_assignment (_simple)(_target(4(23)))(_sensitivity(6(23))(7(23))))))
      (line__106(_architecture 24 0 106 (_assignment (_simple)(_target(4(24)))(_sensitivity(6(24))(7(24))))))
      (line__107(_architecture 25 0 107 (_assignment (_simple)(_target(4(25)))(_sensitivity(6(25))(7(25))))))
      (line__108(_architecture 26 0 108 (_assignment (_simple)(_target(4(26)))(_sensitivity(6(26))(7(26))))))
      (line__109(_architecture 27 0 109 (_assignment (_simple)(_target(4(27)))(_sensitivity(6(27))(7(27))))))
      (line__110(_architecture 28 0 110 (_assignment (_simple)(_target(4(28)))(_sensitivity(6(28))(7(28))))))
      (line__111(_architecture 29 0 111 (_assignment (_simple)(_target(4(29)))(_sensitivity(6(29))(7(29))))))
      (line__112(_architecture 30 0 112 (_assignment (_simple)(_target(4(30)))(_sensitivity(6(30))(7(30))))))
      (line__113(_architecture 31 0 113 (_assignment (_simple)(_target(4(31)))(_sensitivity(6(31))(7(31))))))
      (line__114(_architecture 32 0 114 (_assignment (_simple)(_target(4(32)))(_sensitivity(6(32))(7(32))))))
      (line__115(_architecture 33 0 115 (_assignment (_simple)(_target(4(33)))(_sensitivity(6(33))(7(33))))))
      (line__116(_architecture 34 0 116 (_assignment (_simple)(_target(4(34)))(_sensitivity(6(34))(7(34))))))
      (line__117(_architecture 35 0 117 (_assignment (_simple)(_target(4(35)))(_sensitivity(6(35))(7(35))))))
      (line__134(_architecture 36 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 37 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
I 000044 55 70056         1556616363800 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1556616363800 2019.04.30 12:26:03)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616363706)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(68))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(69))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(70))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(71))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(72))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(73))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(74))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(75))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(76))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(77))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(78))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(79))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(80))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(81))(_sensitivity(15)))))
        (w_17(_architecture 16 0 307 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_21(_architecture 17 0 308 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_22(_architecture 18 0 309 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_23(_architecture 19 0 310 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_24(_architecture 20 0 311 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_25(_architecture 21 0 312 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_26(_architecture 22 0 313 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_27(_architecture 23 0 314 (_procedure_call (_simple)(_target(89))(_sensitivity(23)))))
        (w_28(_architecture 24 0 315 (_procedure_call (_simple)(_target(90))(_sensitivity(24)))))
        (w_29(_architecture 25 0 316 (_procedure_call (_simple)(_target(91))(_sensitivity(25)))))
        (w_31(_architecture 26 0 317 (_procedure_call (_simple)(_target(92))(_sensitivity(26)))))
        (w_32(_architecture 27 0 318 (_procedure_call (_simple)(_target(93))(_sensitivity(27)))))
        (w_33(_architecture 28 0 319 (_procedure_call (_simple)(_target(94))(_sensitivity(28)))))
        (w_34(_architecture 29 0 320 (_procedure_call (_simple)(_target(95))(_sensitivity(29)))))
        (w_35(_architecture 30 0 321 (_procedure_call (_simple)(_target(96))(_sensitivity(30)))))
        (w_36(_architecture 31 0 322 (_procedure_call (_simple)(_target(97))(_sensitivity(31)))))
        (w_37(_architecture 32 0 323 (_procedure_call (_simple)(_target(98))(_sensitivity(32)))))
        (w_38(_architecture 33 0 324 (_procedure_call (_simple)(_target(99))(_sensitivity(33)))))
        (w_39(_architecture 34 0 325 (_procedure_call (_simple)(_target(100))(_sensitivity(34)))))
        (w_41(_architecture 35 0 326 (_procedure_call (_simple)(_target(101))(_sensitivity(35)))))
        (w_42(_architecture 36 0 327 (_procedure_call (_simple)(_target(102))(_sensitivity(36)))))
        (w_43(_architecture 37 0 328 (_procedure_call (_simple)(_target(103))(_sensitivity(37)))))
        (w_44(_architecture 38 0 329 (_procedure_call (_simple)(_target(104))(_sensitivity(38)))))
        (w_45(_architecture 39 0 330 (_procedure_call (_simple)(_target(105))(_sensitivity(39)))))
        (w_46(_architecture 40 0 331 (_procedure_call (_simple)(_target(106))(_sensitivity(40)))))
        (w_47(_architecture 41 0 332 (_procedure_call (_simple)(_target(107))(_sensitivity(41)))))
        (w_48(_architecture 42 0 333 (_procedure_call (_simple)(_target(108))(_sensitivity(42)))))
        (w_49(_architecture 43 0 334 (_procedure_call (_simple)(_target(109))(_sensitivity(43)))))
        (w_51(_architecture 44 0 335 (_procedure_call (_simple)(_target(110))(_sensitivity(44)))))
        (w_52(_architecture 45 0 336 (_procedure_call (_simple)(_target(111))(_sensitivity(45)))))
        (w_53(_architecture 46 0 337 (_procedure_call (_simple)(_target(112))(_sensitivity(46)))))
        (w_54(_architecture 47 0 338 (_procedure_call (_simple)(_target(113))(_sensitivity(47)))))
        (w_55(_architecture 48 0 339 (_procedure_call (_simple)(_target(114))(_sensitivity(48)))))
        (w_56(_architecture 49 0 340 (_procedure_call (_simple)(_target(115))(_sensitivity(49)))))
        (w_57(_architecture 50 0 341 (_procedure_call (_simple)(_target(116))(_sensitivity(50)))))
        (w_58(_architecture 51 0 342 (_procedure_call (_simple)(_target(117))(_sensitivity(51)))))
        (w_59(_architecture 52 0 343 (_procedure_call (_simple)(_target(118))(_sensitivity(52)))))
        (w_61(_architecture 53 0 344 (_procedure_call (_simple)(_target(119))(_sensitivity(53)))))
        (w_62(_architecture 54 0 345 (_procedure_call (_simple)(_target(120))(_sensitivity(54)))))
        (w_63(_architecture 55 0 346 (_procedure_call (_simple)(_target(121))(_sensitivity(55)))))
        (w_64(_architecture 56 0 347 (_procedure_call (_simple)(_target(122))(_sensitivity(56)))))
        (w_65(_architecture 57 0 348 (_procedure_call (_simple)(_target(123))(_sensitivity(57)))))
        (w_66(_architecture 58 0 349 (_procedure_call (_simple)(_target(124))(_sensitivity(58)))))
        (w_67(_architecture 59 0 350 (_procedure_call (_simple)(_target(125))(_sensitivity(59)))))
        (w_68(_architecture 60 0 351 (_procedure_call (_simple)(_target(126))(_sensitivity(60)))))
        (w_69(_architecture 61 0 352 (_procedure_call (_simple)(_target(127))(_sensitivity(61)))))
        (w_70(_architecture 62 0 353 (_procedure_call (_simple)(_target(128))(_sensitivity(62)))))
        (w_71(_architecture 63 0 354 (_procedure_call (_simple)(_target(129))(_sensitivity(63)))))
        (w_72(_architecture 64 0 355 (_procedure_call (_simple)(_target(130))(_sensitivity(64)))))
        (w_73(_architecture 65 0 356 (_procedure_call (_simple)(_target(131))(_sensitivity(65)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 68 0 1403 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(144)(153(_index 71))))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 608 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 609 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 610 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 1402 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 66 0 523 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 67 0 539 (_process (_simple)(_target(151)(153))(_sensitivity(144)(141)(143)(142)(139)(149)(150)(146)(145)(147)(136)(132)(138)(137)(134)(133)(135))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
I 000044 55 7360          1556616363936 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1556616363936 2019.04.30 12:26:03)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((ASIZE)(_code 12))
        ((BWSIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((FLOWTHROUGH)(_code 15))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
I 000044 55 4853          1556616364034 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1556616364035 2019.04.30 12:26:04)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616363995)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25))(3(_index 26))(3(_index 27))(3(_index 28))(3(_index 29))(3(_index 30))(3(_index 31))(3(_index 32))(3(_index 33))(3(_index 34))(3(_index 35))(3(_index 36))(3(_index 37))(3(_index 38))(3(_index 39))(3(_index 40))(3(_index 41))(3(_index 42))(3(_index 43))(3(_index 44))(3(_index 45))(3(_index 46)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 47))(8(_index 48))(8(_index 49))(8(_index 50))(8(_index 51))(8(_index 52))(8(_index 53))(8(_index 54))(8(_index 55))(8(_index 56))(8(_index 57))(8(_index 58))(8(_index 59))(8(_index 60))(8(_index 61))(8(_index 62))(8(_index 63))(8(_index 64))(8(_index 65))(8(_index 66))(8(_index 67))(8(_index 68))(8(_index 69))(8(_index 70))(8(_index 71))(8(_index 72))(8(_index 73))(8(_index 74))(8(_index 75))(8(_index 76))(8(_index 77))(8(_index 78))(8(_index 79))(8(_index 80))(8(_index 81))(8(_index 82))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(4)(2)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 83))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
I 000044 55 3623          1556616364165 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1556616364165 2019.04.30 12:26:04)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364127)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \17\ (_entity ((i 17)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(13)(9)(12)(10)(11)(8))(_sensitivity(0)(1))(_read(2)(3)(7)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 12470         1556616364285 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1556616364284 2019.04.30 12:26:04)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 23849         1556616364371 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1556616364370 2019.04.30 12:26:04)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364319)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 17)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 36)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 134 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 135 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 136 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 137 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 138 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 143 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 144 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 145 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 146 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 147 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 209 (_entity (_inout ((i 0))))))
        (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 210 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 215 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 216 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 217 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 218 (_entity (_inout ((i 0))))))
        (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 219 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 15))
        ((BWSIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((FLOWTHROUGH)(_code 18))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A16)(sat(16)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQA8)(DQ(8)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQB8)(DQ(17)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQC8)(DQ(26)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
      ((DQD8)(DQ(35)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clk))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni (_code 27)))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(15))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 29 -1
  )
)
I 000044 55 16858         1556616364485 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1556616364484 2019.04.30 12:26:04)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364428)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 36)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
V 000044 55 2911          1556616364557 RTL
(_unit VHDL (addr_ctrl_out 0 24 (rtl 0 43 ))
  (_version v35)
  (_time 1556616364557 2019.04.30 12:26:04)
  (_source (\./compile/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364518)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(8)(6)(9)(7))(_sensitivity(3)(0))(_read(4)(1)(2)(10)))))
      (line__69(_architecture 1 0 69 (_assignment (_simple)(_target(10))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
V 000044 55 6525          1556616364678 RTL
(_unit VHDL (data_inout 0 24 (rtl 0 39 ))
  (_version v35)
  (_time 1556616364678 2019.04.30 12:26:04)
  (_source (\./compile/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364632)
    (_use )
  )
  (_object
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 26 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 27 \36\ (_entity ((i 36)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(3)(2)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(18)))(_sensitivity(6(18))(7(18))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(19)))(_sensitivity(6(19))(7(19))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(20)))(_sensitivity(6(20))(7(20))))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(5(21)))(_sensitivity(6(21))(7(21))))))
      (line__67(_architecture 5 0 67 (_assignment (_simple)(_target(5(22)))(_sensitivity(6(22))(7(22))))))
      (line__68(_architecture 6 0 68 (_assignment (_simple)(_target(5(23)))(_sensitivity(6(23))(7(23))))))
      (line__69(_architecture 7 0 69 (_assignment (_simple)(_target(5(24)))(_sensitivity(6(24))(7(24))))))
      (line__70(_architecture 8 0 70 (_assignment (_simple)(_target(5(25)))(_sensitivity(6(25))(7(25))))))
      (line__71(_architecture 9 0 71 (_assignment (_simple)(_target(5(26)))(_sensitivity(6(26))(7(26))))))
      (line__72(_architecture 10 0 72 (_assignment (_simple)(_target(5(27)))(_sensitivity(6(27))(7(27))))))
      (line__73(_architecture 11 0 73 (_assignment (_simple)(_target(5(28)))(_sensitivity(6(28))(7(28))))))
      (line__74(_architecture 12 0 74 (_assignment (_simple)(_target(5(29)))(_sensitivity(6(29))(7(29))))))
      (line__75(_architecture 13 0 75 (_assignment (_simple)(_target(5(30)))(_sensitivity(6(30))(7(30))))))
      (line__76(_architecture 14 0 76 (_assignment (_simple)(_target(5(31)))(_sensitivity(6(31))(7(31))))))
      (line__77(_architecture 15 0 77 (_assignment (_simple)(_target(5(32)))(_sensitivity(6(32))(7(32))))))
      (line__78(_architecture 16 0 78 (_assignment (_simple)(_target(5(33)))(_sensitivity(6(33))(7(33))))))
      (line__79(_architecture 17 0 79 (_assignment (_simple)(_target(5(34)))(_sensitivity(6(34))(7(34))))))
      (line__80(_architecture 18 0 80 (_assignment (_simple)(_target(5(35)))(_sensitivity(6(35))(7(35))))))
      (line__81(_architecture 19 0 81 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__82(_architecture 20 0 82 (_assignment (_simple)(_target(5(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 21 0 83 (_assignment (_simple)(_target(5(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 22 0 84 (_assignment (_simple)(_target(5(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 23 0 85 (_assignment (_simple)(_target(5(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 24 0 86 (_assignment (_simple)(_target(5(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 25 0 87 (_assignment (_simple)(_target(5(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 26 0 88 (_assignment (_simple)(_target(5(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 27 0 89 (_assignment (_simple)(_target(5(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 28 0 90 (_assignment (_simple)(_target(5(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 29 0 91 (_assignment (_simple)(_target(5(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 30 0 92 (_assignment (_simple)(_target(5(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 31 0 93 (_assignment (_simple)(_target(5(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 32 0 94 (_assignment (_simple)(_target(5(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 33 0 95 (_assignment (_simple)(_target(5(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 34 0 96 (_assignment (_simple)(_target(5(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 35 0 97 (_assignment (_simple)(_target(5(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 36 0 98 (_assignment (_simple)(_target(5(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 37 0 99 (_assignment (_simple)(_target(5(17)))(_sensitivity(6(17))(7(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 69977         1556616364827 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1556616364827 2019.04.30 12:26:04)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616364762)
    (_use )
  )
  (_block Behavior 0 276 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 927 (_for ~INTEGER~range~15~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~15~downto~0~13 0 927 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 928 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(144)(153(_index 71))))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 281 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 285 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 286 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 288 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 289 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 398 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 399 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 400 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 400 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 401 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 402 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 403 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 404 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 405 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 406 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 407 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 409 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 410 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 411 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 412 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 413 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 413 (_architecture (_uni ))))
      (_type (_internal command_type 0 425 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 426 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 427 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 428 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 429 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 430 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 431 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 432 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 433 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 434 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 435 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 436 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 437 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 438 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 439 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 440 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 441 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 442 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 443 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 444 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 445 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 446 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 447 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 448 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 449 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 450 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 451 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 452 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 453 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 454 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 455 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 456 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 457 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 458 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 458 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 459 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 462 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 463 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 464 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 465 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 466 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 466 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 467 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 468 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 468 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 469 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 470 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 478 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 481 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 482 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 482 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 572 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 574 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 576 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 578 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 581 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 583 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 585 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 588 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 590 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 592 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 595 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 597 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 599 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 605 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 625 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 627 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 629 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 631 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 634 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 636 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 638 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 641 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 643 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 645 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 648 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 650 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 652 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 658 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 674 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 676 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 678 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 681 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 683 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 685 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 688 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 690 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 692 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 695 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 697 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 699 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 716 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 718 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 720 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 722 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 725 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 727 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 729 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 732 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 734 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 736 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 739 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 741 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 743 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 778 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 780 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 782 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 784 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 787 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 789 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 791 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 794 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 796 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 798 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 801 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 803 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 805 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 811 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 826 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 828 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 830 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 833 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 835 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 837 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 840 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 842 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 844 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 847 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 849 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 851 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 863 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 865 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 867 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 869 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 872 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 874 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 876 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 879 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 881 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 883 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 886 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 888 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 890 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 896 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~15~downto~0~13 0 927 (_scalar (_downto (i 15)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 415 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 424 (_process (_simple)(_target(151)(153))(_sensitivity(139)(141)(143)(142)(144)(145)(150)(147)(146)(149)(135)(134)(132)(133)(138)(137)(136))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 935 
    (_object
      (_process
        (w_1(_architecture 3 0 937 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 938 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 5 0 939 (_procedure_call (_simple)(_target(68))(_sensitivity(9)))))
        (w_4(_architecture 6 0 940 (_procedure_call (_simple)(_target(69))(_sensitivity(10)))))
        (w_5(_architecture 7 0 941 (_procedure_call (_simple)(_target(70))(_sensitivity(11)))))
        (w_6(_architecture 8 0 942 (_procedure_call (_simple)(_target(71))(_sensitivity(12)))))
        (w_7(_architecture 9 0 943 (_procedure_call (_simple)(_target(72))(_sensitivity(13)))))
        (w_8(_architecture 10 0 944 (_procedure_call (_simple)(_target(73))(_sensitivity(14)))))
        (w_9(_architecture 11 0 945 (_procedure_call (_simple)(_target(74))(_sensitivity(15)))))
        (w_10(_architecture 12 0 946 (_procedure_call (_simple)(_target(75))(_sensitivity(16)))))
        (w_11(_architecture 13 0 947 (_procedure_call (_simple)(_target(76))(_sensitivity(2)))))
        (w_12(_architecture 14 0 948 (_procedure_call (_simple)(_target(77))(_sensitivity(3)))))
        (w_13(_architecture 15 0 949 (_procedure_call (_simple)(_target(78))(_sensitivity(4)))))
        (w_14(_architecture 16 0 950 (_procedure_call (_simple)(_target(79))(_sensitivity(5)))))
        (w_15(_architecture 17 0 951 (_procedure_call (_simple)(_target(80))(_sensitivity(6)))))
        (w_16(_architecture 18 0 952 (_procedure_call (_simple)(_target(81))(_sensitivity(7)))))
        (w_17(_architecture 19 0 953 (_procedure_call (_simple)(_target(82))(_sensitivity(8)))))
        (w_21(_architecture 20 0 954 (_procedure_call (_simple)(_target(83))(_sensitivity(30)))))
        (w_22(_architecture 21 0 955 (_procedure_call (_simple)(_target(84))(_sensitivity(31)))))
        (w_23(_architecture 22 0 956 (_procedure_call (_simple)(_target(85))(_sensitivity(32)))))
        (w_24(_architecture 23 0 957 (_procedure_call (_simple)(_target(86))(_sensitivity(33)))))
        (w_25(_architecture 24 0 958 (_procedure_call (_simple)(_target(87))(_sensitivity(34)))))
        (w_26(_architecture 25 0 959 (_procedure_call (_simple)(_target(88))(_sensitivity(35)))))
        (w_27(_architecture 26 0 960 (_procedure_call (_simple)(_target(89))(_sensitivity(36)))))
        (w_28(_architecture 27 0 961 (_procedure_call (_simple)(_target(90))(_sensitivity(37)))))
        (w_29(_architecture 28 0 962 (_procedure_call (_simple)(_target(91))(_sensitivity(38)))))
        (w_31(_architecture 29 0 963 (_procedure_call (_simple)(_target(92))(_sensitivity(39)))))
        (w_32(_architecture 30 0 964 (_procedure_call (_simple)(_target(93))(_sensitivity(40)))))
        (w_33(_architecture 31 0 965 (_procedure_call (_simple)(_target(94))(_sensitivity(41)))))
        (w_34(_architecture 32 0 966 (_procedure_call (_simple)(_target(95))(_sensitivity(42)))))
        (w_35(_architecture 33 0 967 (_procedure_call (_simple)(_target(96))(_sensitivity(43)))))
        (w_36(_architecture 34 0 968 (_procedure_call (_simple)(_target(97))(_sensitivity(44)))))
        (w_37(_architecture 35 0 969 (_procedure_call (_simple)(_target(98))(_sensitivity(45)))))
        (w_38(_architecture 36 0 970 (_procedure_call (_simple)(_target(99))(_sensitivity(46)))))
        (w_39(_architecture 37 0 971 (_procedure_call (_simple)(_target(100))(_sensitivity(47)))))
        (w_41(_architecture 38 0 972 (_procedure_call (_simple)(_target(101))(_sensitivity(48)))))
        (w_42(_architecture 39 0 973 (_procedure_call (_simple)(_target(102))(_sensitivity(49)))))
        (w_43(_architecture 40 0 974 (_procedure_call (_simple)(_target(103))(_sensitivity(50)))))
        (w_44(_architecture 41 0 975 (_procedure_call (_simple)(_target(104))(_sensitivity(51)))))
        (w_45(_architecture 42 0 976 (_procedure_call (_simple)(_target(105))(_sensitivity(52)))))
        (w_46(_architecture 43 0 977 (_procedure_call (_simple)(_target(106))(_sensitivity(53)))))
        (w_47(_architecture 44 0 978 (_procedure_call (_simple)(_target(107))(_sensitivity(54)))))
        (w_48(_architecture 45 0 979 (_procedure_call (_simple)(_target(108))(_sensitivity(55)))))
        (w_49(_architecture 46 0 980 (_procedure_call (_simple)(_target(109))(_sensitivity(56)))))
        (w_51(_architecture 47 0 981 (_procedure_call (_simple)(_target(110))(_sensitivity(57)))))
        (w_52(_architecture 48 0 982 (_procedure_call (_simple)(_target(111))(_sensitivity(58)))))
        (w_53(_architecture 49 0 983 (_procedure_call (_simple)(_target(112))(_sensitivity(59)))))
        (w_54(_architecture 50 0 984 (_procedure_call (_simple)(_target(113))(_sensitivity(60)))))
        (w_55(_architecture 51 0 985 (_procedure_call (_simple)(_target(114))(_sensitivity(61)))))
        (w_56(_architecture 52 0 986 (_procedure_call (_simple)(_target(115))(_sensitivity(62)))))
        (w_57(_architecture 53 0 987 (_procedure_call (_simple)(_target(116))(_sensitivity(63)))))
        (w_58(_architecture 54 0 988 (_procedure_call (_simple)(_target(117))(_sensitivity(64)))))
        (w_59(_architecture 55 0 989 (_procedure_call (_simple)(_target(118))(_sensitivity(65)))))
        (w_61(_architecture 56 0 990 (_procedure_call (_simple)(_target(119))(_sensitivity(17)))))
        (w_62(_architecture 57 0 991 (_procedure_call (_simple)(_target(120))(_sensitivity(29)))))
        (w_63(_architecture 58 0 992 (_procedure_call (_simple)(_target(121))(_sensitivity(26)))))
        (w_64(_architecture 59 0 993 (_procedure_call (_simple)(_target(122))(_sensitivity(21)))))
        (w_65(_architecture 60 0 994 (_procedure_call (_simple)(_target(123))(_sensitivity(20)))))
        (w_66(_architecture 61 0 995 (_procedure_call (_simple)(_target(124))(_sensitivity(19)))))
        (w_67(_architecture 62 0 996 (_procedure_call (_simple)(_target(125))(_sensitivity(18)))))
        (w_68(_architecture 63 0 997 (_procedure_call (_simple)(_target(126))(_sensitivity(22)))))
        (w_69(_architecture 64 0 998 (_procedure_call (_simple)(_target(127))(_sensitivity(24)))))
        (w_70(_architecture 65 0 999 (_procedure_call (_simple)(_target(128))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1000 (_procedure_call (_simple)(_target(129))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1001 (_procedure_call (_simple)(_target(130))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1002 (_procedure_call (_simple)(_target(131))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 3627          1556616364956 RTL
(_unit VHDL (pipe_stage 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616364955 2019.04.30 12:26:04)
  (_source (\./compile/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616364906)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \17\ (_entity ((i 17)))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(8)(10)(11)(9)(13)(12))(_sensitivity(3)(1))(_read(7)(0)(2)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
V 000044 55 60908         1556616365019 SYN
(_unit VHDL (pll1 1 43 (syn 1 37 ))
  (_version v35)
  (_time 1556616365019 2019.04.30 12:26:05)
  (_source (\./src/PLL1.vhd\(\./compile/pll1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth ~extSTD.STANDARD.NATURAL 1 43 (_entity -1 ((i 0)))))
        (_generic (_internal bandwidth_type ~STRING~13 1 44 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal c0_high ~extSTD.STANDARD.NATURAL 1 45 (_entity -1 ((i 1)))))
        (_generic (_internal c0_initial ~extSTD.STANDARD.NATURAL 1 46 (_entity -1 ((i 1)))))
        (_generic (_internal c0_low ~extSTD.STANDARD.NATURAL 1 47 (_entity -1 ((i 1)))))
        (_generic (_internal c0_mode ~STRING~131 1 48 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c0_ph ~extSTD.STANDARD.NATURAL 1 49 (_entity -1 ((i 0)))))
        (_generic (_internal c0_test_source ~extSTD.STANDARD.INTEGER 1 50 (_entity -1 ((i 5)))))
        (_generic (_internal c1_high ~extSTD.STANDARD.NATURAL 1 51 (_entity -1 ((i 1)))))
        (_generic (_internal c1_initial ~extSTD.STANDARD.NATURAL 1 52 (_entity -1 ((i 1)))))
        (_generic (_internal c1_low ~extSTD.STANDARD.NATURAL 1 53 (_entity -1 ((i 1)))))
        (_generic (_internal c1_mode ~STRING~132 1 54 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c1_ph ~extSTD.STANDARD.NATURAL 1 55 (_entity -1 ((i 0)))))
        (_generic (_internal c1_test_source ~extSTD.STANDARD.INTEGER 1 56 (_entity -1 ((i 5)))))
        (_generic (_internal c1_use_casc_in ~STRING~133 1 57 (_entity -1 (_string \"off"\))))
        (_generic (_internal c2_high ~extSTD.STANDARD.NATURAL 1 58 (_entity -1 ((i 1)))))
        (_generic (_internal c2_initial ~extSTD.STANDARD.NATURAL 1 59 (_entity -1 ((i 1)))))
        (_generic (_internal c2_low ~extSTD.STANDARD.NATURAL 1 60 (_entity -1 ((i 1)))))
        (_generic (_internal c2_mode ~STRING~134 1 61 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c2_ph ~extSTD.STANDARD.NATURAL 1 62 (_entity -1 ((i 0)))))
        (_generic (_internal c2_test_source ~extSTD.STANDARD.INTEGER 1 63 (_entity -1 ((i 5)))))
        (_generic (_internal c2_use_casc_in ~STRING~135 1 64 (_entity -1 (_string \"off"\))))
        (_generic (_internal c3_high ~extSTD.STANDARD.NATURAL 1 65 (_entity -1 ((i 1)))))
        (_generic (_internal c3_initial ~extSTD.STANDARD.NATURAL 1 66 (_entity -1 ((i 1)))))
        (_generic (_internal c3_low ~extSTD.STANDARD.NATURAL 1 67 (_entity -1 ((i 1)))))
        (_generic (_internal c3_mode ~STRING~136 1 68 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c3_ph ~extSTD.STANDARD.NATURAL 1 69 (_entity -1 ((i 0)))))
        (_generic (_internal c3_test_source ~extSTD.STANDARD.INTEGER 1 70 (_entity -1 ((i 5)))))
        (_generic (_internal c3_use_casc_in ~STRING~137 1 71 (_entity -1 (_string \"off"\))))
        (_generic (_internal c4_high ~extSTD.STANDARD.NATURAL 1 72 (_entity -1 ((i 1)))))
        (_generic (_internal c4_initial ~extSTD.STANDARD.NATURAL 1 73 (_entity -1 ((i 1)))))
        (_generic (_internal c4_low ~extSTD.STANDARD.NATURAL 1 74 (_entity -1 ((i 1)))))
        (_generic (_internal c4_mode ~STRING~138 1 75 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c4_ph ~extSTD.STANDARD.NATURAL 1 76 (_entity -1 ((i 0)))))
        (_generic (_internal c4_test_source ~extSTD.STANDARD.INTEGER 1 77 (_entity -1 ((i 5)))))
        (_generic (_internal c4_use_casc_in ~STRING~139 1 78 (_entity -1 (_string \"off"\))))
        (_generic (_internal c5_high ~extSTD.STANDARD.NATURAL 1 79 (_entity -1 ((i 1)))))
        (_generic (_internal c5_initial ~extSTD.STANDARD.NATURAL 1 80 (_entity -1 ((i 1)))))
        (_generic (_internal c5_low ~extSTD.STANDARD.NATURAL 1 81 (_entity -1 ((i 1)))))
        (_generic (_internal c5_mode ~STRING~1310 1 82 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c5_ph ~extSTD.STANDARD.NATURAL 1 83 (_entity -1 ((i 0)))))
        (_generic (_internal c5_test_source ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 ((i 5)))))
        (_generic (_internal c5_use_casc_in ~STRING~1311 1 85 (_entity -1 (_string \"off"\))))
        (_generic (_internal charge_pump_current ~extSTD.STANDARD.NATURAL 1 86 (_entity -1 ((i 2)))))
        (_generic (_internal clk0_counter ~STRING~1312 1 87 (_entity -1 (_string \"g0"\))))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.POSITIVE 1 88 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 89 (_entity -1 ((i 50)))))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 90 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_output_frequency ~extSTD.STANDARD.NATURAL 1 91 (_entity -1 ((i 0)))))
        (_generic (_internal clk0_phase_shift ~STRING~1313 1 92 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk0_time_delay ~STRING~1314 1 93 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_counter ~STRING~1315 1 94 (_entity -1 (_string \"g1"\))))
        (_generic (_internal clk1_divide_by ~extSTD.STANDARD.POSITIVE 1 95 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 96 (_entity -1 ((i 50)))))
        (_generic (_internal clk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 97 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_output_frequency ~extSTD.STANDARD.NATURAL 1 98 (_entity -1 ((i 0)))))
        (_generic (_internal clk1_phase_shift ~STRING~1316 1 99 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_time_delay ~STRING~1317 1 100 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_counter ~STRING~1318 1 101 (_entity -1 (_string \"g2"\))))
        (_generic (_internal clk2_divide_by ~extSTD.STANDARD.POSITIVE 1 102 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 103 (_entity -1 ((i 50)))))
        (_generic (_internal clk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 104 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_output_frequency ~extSTD.STANDARD.NATURAL 1 105 (_entity -1 ((i 0)))))
        (_generic (_internal clk2_phase_shift ~STRING~1319 1 106 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_time_delay ~STRING~1320 1 107 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_counter ~STRING~1321 1 108 (_entity -1 (_string \"g3"\))))
        (_generic (_internal clk3_divide_by ~extSTD.STANDARD.POSITIVE 1 109 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 110 (_entity -1 ((i 50)))))
        (_generic (_internal clk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 111 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_phase_shift ~STRING~1322 1 112 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_time_delay ~STRING~1323 1 113 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_counter ~STRING~1324 1 114 (_entity -1 (_string \"l0"\))))
        (_generic (_internal clk4_divide_by ~extSTD.STANDARD.POSITIVE 1 115 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_duty_cycle ~extSTD.STANDARD.NATURAL 1 116 (_entity -1 ((i 50)))))
        (_generic (_internal clk4_multiply_by ~extSTD.STANDARD.POSITIVE 1 117 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_phase_shift ~STRING~1325 1 118 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_time_delay ~STRING~1326 1 119 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_counter ~STRING~1327 1 120 (_entity -1 (_string \"l1"\))))
        (_generic (_internal clk5_divide_by ~extSTD.STANDARD.POSITIVE 1 121 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_duty_cycle ~extSTD.STANDARD.NATURAL 1 122 (_entity -1 ((i 50)))))
        (_generic (_internal clk5_multiply_by ~extSTD.STANDARD.POSITIVE 1 123 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_phase_shift ~STRING~1328 1 124 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_time_delay ~STRING~1329 1 125 (_entity -1 (_string \"0"\))))
        (_generic (_internal compensate_clock ~STRING~1330 1 126 (_entity -1 (_string \"CLK0"\))))
        (_generic (_internal down_spread ~STRING~1331 1 127 (_entity -1 (_string \"0.0"\))))
        (_generic (_internal e0_high ~extSTD.STANDARD.NATURAL 1 128 (_entity -1 ((i 1)))))
        (_generic (_internal e0_initial ~extSTD.STANDARD.NATURAL 1 129 (_entity -1 ((i 1)))))
        (_generic (_internal e0_low ~extSTD.STANDARD.NATURAL 1 130 (_entity -1 ((i 1)))))
        (_generic (_internal e0_mode ~STRING~1332 1 131 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e0_ph ~extSTD.STANDARD.NATURAL 1 132 (_entity -1 ((i 0)))))
        (_generic (_internal e0_time_delay ~extSTD.STANDARD.NATURAL 1 133 (_entity -1 ((i 0)))))
        (_generic (_internal e1_high ~extSTD.STANDARD.NATURAL 1 134 (_entity -1 ((i 1)))))
        (_generic (_internal e1_initial ~extSTD.STANDARD.NATURAL 1 135 (_entity -1 ((i 1)))))
        (_generic (_internal e1_low ~extSTD.STANDARD.NATURAL 1 136 (_entity -1 ((i 1)))))
        (_generic (_internal e1_mode ~STRING~1333 1 137 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e1_ph ~extSTD.STANDARD.NATURAL 1 138 (_entity -1 ((i 0)))))
        (_generic (_internal e1_time_delay ~extSTD.STANDARD.NATURAL 1 139 (_entity -1 ((i 0)))))
        (_generic (_internal e2_high ~extSTD.STANDARD.NATURAL 1 140 (_entity -1 ((i 1)))))
        (_generic (_internal e2_initial ~extSTD.STANDARD.NATURAL 1 141 (_entity -1 ((i 1)))))
        (_generic (_internal e2_low ~extSTD.STANDARD.NATURAL 1 142 (_entity -1 ((i 1)))))
        (_generic (_internal e2_mode ~STRING~1334 1 143 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e2_ph ~extSTD.STANDARD.NATURAL 1 144 (_entity -1 ((i 0)))))
        (_generic (_internal e2_time_delay ~extSTD.STANDARD.NATURAL 1 145 (_entity -1 ((i 0)))))
        (_generic (_internal e3_high ~extSTD.STANDARD.NATURAL 1 146 (_entity -1 ((i 1)))))
        (_generic (_internal e3_initial ~extSTD.STANDARD.NATURAL 1 147 (_entity -1 ((i 1)))))
        (_generic (_internal e3_low ~extSTD.STANDARD.NATURAL 1 148 (_entity -1 ((i 1)))))
        (_generic (_internal e3_mode ~STRING~1335 1 149 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e3_ph ~extSTD.STANDARD.NATURAL 1 150 (_entity -1 ((i 0)))))
        (_generic (_internal e3_time_delay ~extSTD.STANDARD.NATURAL 1 151 (_entity -1 ((i 0)))))
        (_generic (_internal enable0_counter ~STRING~1336 1 152 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable1_counter ~STRING~1337 1 153 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable_switch_over_counter ~STRING~1338 1 154 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal extclk0_counter ~STRING~1339 1 155 (_entity -1 (_string \"e0"\))))
        (_generic (_internal extclk0_divide_by ~extSTD.STANDARD.POSITIVE 1 156 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 157 (_entity -1 ((i 50)))))
        (_generic (_internal extclk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 158 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_phase_shift ~STRING~1340 1 159 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk0_time_delay ~STRING~1341 1 160 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_counter ~STRING~1342 1 161 (_entity -1 (_string \"e1"\))))
        (_generic (_internal extclk1_divide_by ~extSTD.STANDARD.POSITIVE 1 162 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 163 (_entity -1 ((i 50)))))
        (_generic (_internal extclk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 164 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_phase_shift ~STRING~1343 1 165 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_time_delay ~STRING~1344 1 166 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_counter ~STRING~1345 1 167 (_entity -1 (_string \"e2"\))))
        (_generic (_internal extclk2_divide_by ~extSTD.STANDARD.POSITIVE 1 168 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 169 (_entity -1 ((i 50)))))
        (_generic (_internal extclk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 170 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_phase_shift ~STRING~1346 1 171 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_time_delay ~STRING~1347 1 172 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_counter ~STRING~1348 1 173 (_entity -1 (_string \"e3"\))))
        (_generic (_internal extclk3_divide_by ~extSTD.STANDARD.POSITIVE 1 174 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 175 (_entity -1 ((i 50)))))
        (_generic (_internal extclk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 176 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_phase_shift ~STRING~1349 1 177 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_time_delay ~STRING~1350 1 178 (_entity -1 (_string \"0"\))))
        (_generic (_internal feedback_source ~STRING~1351 1 179 (_entity -1 (_string \"EXTCLK0"\))))
        (_generic (_internal g0_high ~extSTD.STANDARD.NATURAL 1 180 (_entity -1 ((i 1)))))
        (_generic (_internal g0_initial ~extSTD.STANDARD.NATURAL 1 181 (_entity -1 ((i 1)))))
        (_generic (_internal g0_low ~extSTD.STANDARD.NATURAL 1 182 (_entity -1 ((i 1)))))
        (_generic (_internal g0_mode ~STRING~1352 1 183 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g0_ph ~extSTD.STANDARD.NATURAL 1 184 (_entity -1 ((i 0)))))
        (_generic (_internal g0_time_delay ~extSTD.STANDARD.NATURAL 1 185 (_entity -1 ((i 0)))))
        (_generic (_internal g1_high ~extSTD.STANDARD.NATURAL 1 186 (_entity -1 ((i 1)))))
        (_generic (_internal g1_initial ~extSTD.STANDARD.NATURAL 1 187 (_entity -1 ((i 1)))))
        (_generic (_internal g1_low ~extSTD.STANDARD.NATURAL 1 188 (_entity -1 ((i 1)))))
        (_generic (_internal g1_mode ~STRING~1353 1 189 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g1_ph ~extSTD.STANDARD.NATURAL 1 190 (_entity -1 ((i 0)))))
        (_generic (_internal g1_time_delay ~extSTD.STANDARD.NATURAL 1 191 (_entity -1 ((i 0)))))
        (_generic (_internal g2_high ~extSTD.STANDARD.NATURAL 1 192 (_entity -1 ((i 1)))))
        (_generic (_internal g2_initial ~extSTD.STANDARD.NATURAL 1 193 (_entity -1 ((i 1)))))
        (_generic (_internal g2_low ~extSTD.STANDARD.NATURAL 1 194 (_entity -1 ((i 1)))))
        (_generic (_internal g2_mode ~STRING~1354 1 195 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g2_ph ~extSTD.STANDARD.NATURAL 1 196 (_entity -1 ((i 0)))))
        (_generic (_internal g2_time_delay ~extSTD.STANDARD.NATURAL 1 197 (_entity -1 ((i 0)))))
        (_generic (_internal g3_high ~extSTD.STANDARD.NATURAL 1 198 (_entity -1 ((i 1)))))
        (_generic (_internal g3_initial ~extSTD.STANDARD.NATURAL 1 199 (_entity -1 ((i 1)))))
        (_generic (_internal g3_low ~extSTD.STANDARD.NATURAL 1 200 (_entity -1 ((i 1)))))
        (_generic (_internal g3_mode ~STRING~1355 1 201 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g3_ph ~extSTD.STANDARD.NATURAL 1 202 (_entity -1 ((i 0)))))
        (_generic (_internal g3_time_delay ~extSTD.STANDARD.NATURAL 1 203 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_counter ~extSTD.STANDARD.INTEGER 1 204 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_signal ~STRING~1356 1 205 (_entity -1 (_string \"NO"\))))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.POSITIVE 1 206 (_entity -1 )))
        (_generic (_internal inclk1_input_frequency ~extSTD.STANDARD.NATURAL 1 207 (_entity -1 ((i 0)))))
        (_generic (_internal intended_device_family ~STRING~1357 1 208 (_entity -1 (_string \"Stratix"\))))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 209 (_entity -1 ((i 5)))))
        (_generic (_internal l0_high ~extSTD.STANDARD.NATURAL 1 210 (_entity -1 ((i 1)))))
        (_generic (_internal l0_initial ~extSTD.STANDARD.NATURAL 1 211 (_entity -1 ((i 1)))))
        (_generic (_internal l0_low ~extSTD.STANDARD.NATURAL 1 212 (_entity -1 ((i 1)))))
        (_generic (_internal l0_mode ~STRING~1358 1 213 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l0_ph ~extSTD.STANDARD.NATURAL 1 214 (_entity -1 ((i 0)))))
        (_generic (_internal l0_time_delay ~extSTD.STANDARD.NATURAL 1 215 (_entity -1 ((i 0)))))
        (_generic (_internal l1_high ~extSTD.STANDARD.NATURAL 1 216 (_entity -1 ((i 1)))))
        (_generic (_internal l1_initial ~extSTD.STANDARD.NATURAL 1 217 (_entity -1 ((i 1)))))
        (_generic (_internal l1_low ~extSTD.STANDARD.NATURAL 1 218 (_entity -1 ((i 1)))))
        (_generic (_internal l1_mode ~STRING~1359 1 219 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l1_ph ~extSTD.STANDARD.NATURAL 1 220 (_entity -1 ((i 0)))))
        (_generic (_internal l1_time_delay ~extSTD.STANDARD.NATURAL 1 221 (_entity -1 ((i 0)))))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 1 222 (_entity -1 ((i 1)))))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 1 223 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_c ~extSTD.STANDARD.NATURAL 1 224 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_r ~STRING~1360 1 225 (_entity -1 (_string \" 1.000000"\))))
        (_generic (_internal lpm_hint ~STRING~1361 1 226 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal lpm_type ~STRING~1362 1 227 (_entity -1 (_string \"altpll"\))))
        (_generic (_internal m ~extSTD.STANDARD.NATURAL 1 228 (_entity -1 ((i 0)))))
        (_generic (_internal m2 ~extSTD.STANDARD.NATURAL 1 229 (_entity -1 ((i 1)))))
        (_generic (_internal m_initial ~extSTD.STANDARD.NATURAL 1 230 (_entity -1 ((i 1)))))
        (_generic (_internal m_ph ~extSTD.STANDARD.NATURAL 1 231 (_entity -1 ((i 0)))))
        (_generic (_internal m_test_source ~extSTD.STANDARD.INTEGER 1 232 (_entity -1 ((i 5)))))
        (_generic (_internal m_time_delay ~extSTD.STANDARD.NATURAL 1 233 (_entity -1 ((i 0)))))
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 1 234 (_entity -1 ((i 1)))))
        (_generic (_internal n2 ~extSTD.STANDARD.NATURAL 1 235 (_entity -1 ((i 1)))))
        (_generic (_internal n_time_delay ~extSTD.STANDARD.NATURAL 1 236 (_entity -1 ((i 0)))))
        (_generic (_internal operation_mode ~STRING~1363 1 237 (_entity -1 (_string \"NORMAL"\))))
        (_generic (_internal pfd_max ~extSTD.STANDARD.NATURAL 1 238 (_entity -1 ((i 0)))))
        (_generic (_internal pfd_min ~extSTD.STANDARD.NATURAL 1 239 (_entity -1 ((i 0)))))
        (_generic (_internal pll_type ~STRING~1364 1 240 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal port_activeclock ~STRING~1365 1 241 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_areset ~STRING~1366 1 242 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk0 ~STRING~1367 1 243 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk1 ~STRING~1368 1 244 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk2 ~STRING~1369 1 245 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk3 ~STRING~1370 1 246 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk4 ~STRING~1371 1 247 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk5 ~STRING~1372 1 248 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad0 ~STRING~1373 1 249 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad1 ~STRING~1374 1 250 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena0 ~STRING~1375 1 251 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena1 ~STRING~1376 1 252 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena2 ~STRING~1377 1 253 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena3 ~STRING~1378 1 254 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena4 ~STRING~1379 1 255 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena5 ~STRING~1380 1 256 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkloss ~STRING~1381 1 257 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkswitch ~STRING~1382 1 258 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable0 ~STRING~1383 1 259 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable1 ~STRING~1384 1 260 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk0 ~STRING~1385 1 261 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk1 ~STRING~1386 1 262 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk2 ~STRING~1387 1 263 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk3 ~STRING~1388 1 264 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena0 ~STRING~1389 1 265 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena1 ~STRING~1390 1 266 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena2 ~STRING~1391 1 267 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena3 ~STRING~1392 1 268 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_fbin ~STRING~1393 1 269 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk0 ~STRING~1394 1 270 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk1 ~STRING~1395 1 271 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pfdena ~STRING~1396 1 272 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pllena ~STRING~1397 1 273 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanaclr ~STRING~1398 1 274 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanclk ~STRING~1399 1 275 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandata ~STRING~13100 1 276 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandataout ~STRING~13101 1 277 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandone ~STRING~13102 1 278 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanread ~STRING~13103 1 279 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanwrite ~STRING~13104 1 280 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout0 ~STRING~13105 1 281 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout1 ~STRING~13106 1 282 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal primary_clock ~STRING~13107 1 283 (_entity -1 (_string \"inclk0"\))))
        (_generic (_internal qualify_conf_done ~STRING~13108 1 284 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal scan_chain ~STRING~13109 1 285 (_entity -1 (_string \"LONG"\))))
        (_generic (_internal sclkout0_phase_shift ~STRING~13110 1 286 (_entity -1 (_string \"0"\))))
        (_generic (_internal sclkout1_phase_shift ~STRING~13111 1 287 (_entity -1 (_string \"0"\))))
        (_generic (_internal self_reset_on_gated_loss_lock ~STRING~13112 1 288 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal simulation_type ~STRING~13113 1 289 (_entity -1 (_string \"functional"\))))
        (_generic (_internal skip_vco ~STRING~13114 1 290 (_entity -1 (_string \"off"\))))
        (_generic (_internal source_is_pll ~STRING~13115 1 291 (_entity -1 (_string \"off"\))))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 1 292 (_entity -1 ((i 0)))))
        (_generic (_internal ss ~extSTD.STANDARD.NATURAL 1 293 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_counter ~extSTD.STANDARD.NATURAL 1 294 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_on_gated_lock ~STRING~13116 1 295 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_on_lossclk ~STRING~13117 1 296 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_type ~STRING~13118 1 297 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 298 (_entity -1 ((i 1)))))
        (_generic (_internal vco_center ~extSTD.STANDARD.NATURAL 1 299 (_entity -1 ((i 0)))))
        (_generic (_internal vco_divide_by ~extSTD.STANDARD.INTEGER 1 300 (_entity -1 ((i 0)))))
        (_generic (_internal vco_max ~extSTD.STANDARD.NATURAL 1 301 (_entity -1 ((i 0)))))
        (_generic (_internal vco_min ~extSTD.STANDARD.NATURAL 1 302 (_entity -1 ((i 0)))))
        (_generic (_internal vco_multiply_by ~extSTD.STANDARD.INTEGER 1 303 (_entity -1 ((i 0)))))
        (_generic (_internal vco_post_scale ~extSTD.STANDARD.NATURAL 1 304 (_entity -1 ((i 0)))))
        (_port (_internal areset ~extieee.std_logic_1164.std_logic 1 307 (_entity (_in ((i 2))))))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~13 1 308 (_entity (_in ((_others(i 3)))))))
        (_port (_internal clkswitch ~extieee.std_logic_1164.std_logic 1 309 (_entity (_in ((i 2))))))
        (_port (_internal comparator ~extieee.std_logic_1164.std_logic 1 310 (_entity (_in ((i 2))))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~13 1 311 (_entity (_in ((_others(i 3)))))))
        (_port (_internal fbin ~extieee.std_logic_1164.std_logic 1 312 (_entity (_in ((i 3))))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~13 1 313 (_entity (_in ((_others(i 2)))))))
        (_port (_internal pfdena ~extieee.std_logic_1164.std_logic 1 314 (_entity (_in ((i 3))))))
        (_port (_internal pllena ~extieee.std_logic_1164.std_logic 1 315 (_entity (_in ((i 3))))))
        (_port (_internal scanaclr ~extieee.std_logic_1164.std_logic 1 316 (_entity (_in ((i 2))))))
        (_port (_internal scanclk ~extieee.std_logic_1164.std_logic 1 317 (_entity (_in ((i 2))))))
        (_port (_internal scandata ~extieee.std_logic_1164.std_logic 1 318 (_entity (_in ((i 2))))))
        (_port (_internal scanread ~extieee.std_logic_1164.std_logic 1 319 (_entity (_in ((i 2))))))
        (_port (_internal scanwrite ~extieee.std_logic_1164.std_logic 1 320 (_entity (_in ((i 2))))))
        (_port (_internal activeclock ~extieee.std_logic_1164.std_logic 1 321 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~13120 1 322 (_entity (_out ))))
        (_port (_internal clkbad ~std_logic_vector{1~downto~0}~13122 1 323 (_entity (_out ))))
        (_port (_internal clkloss ~extieee.std_logic_1164.std_logic 1 324 (_entity (_out ))))
        (_port (_internal enable0 ~extieee.std_logic_1164.std_logic 1 325 (_entity (_out ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 1 326 (_entity (_out ))))
        (_port (_internal extclk ~std_logic_vector{3~downto~0}~13124 1 327 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 1 328 (_entity (_out ))))
        (_port (_internal scandataout ~extieee.std_logic_1164.std_logic 1 329 (_entity (_out ))))
        (_port (_internal scandone ~extieee.std_logic_1164.std_logic 1 330 (_entity (_out ))))
        (_port (_internal sclkout0 ~extieee.std_logic_1164.std_logic 1 331 (_entity (_out ))))
        (_port (_internal sclkout1 ~extieee.std_logic_1164.std_logic 1 332 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 1 368 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_divide_by)((i 1)))
      ((clk0_duty_cycle)((i 50)))
      ((clk0_multiply_by)((i 6)))
      ((clk0_phase_shift)(_string \"300"\))
      ((clk0_time_delay)(_string \"0"\))
      ((compensate_clock)(_string \"CLK0"\))
      ((gate_lock_signal)(_string \"NO"\))
      ((inclk0_input_frequency)((i 30303)))
      ((intended_device_family)(_string \"Stratix"\))
      ((invalid_lock_multiplier)((i 5)))
      ((lock_high)((i 1)))
      ((lock_low)((i 5)))
      ((lpm_type)(_string \"altpll"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((pll_type)(_string \"ENHANCED"\))
      ((spread_frequency)((i 0)))
      ((valid_lock_multiplier)((i 1)))
    )
    (_port
      ((clkena)(sub_wire4))
      ((extclkena)(sub_wire8))
      ((inclk)(sub_wire7))
      ((clk)(sub_wire0))
      ((locked)(sub_wire2))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((qualify_conf_done)(_string \"OFF"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((scan_chain)(_string \"LONG"\))
        ((primary_clock)(_string \"inclk0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((inclk1_input_frequency)((i 0)))
        ((gate_lock_signal)(_string \"NO"\))
        ((gate_lock_counter)((i 0)))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((switch_over_type)(_string \"AUTO"\))
        ((switch_over_on_lossclk)(_string \"OFF"\))
        ((switch_over_on_gated_lock)(_string \"OFF"\))
        ((enable_switch_over_counter)(_string \"OFF"\))
        ((switch_over_counter)((i 0)))
        ((feedback_source)(_string \"EXTCLK0"\))
        ((bandwidth)((i 0)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((lpm_hint)(_string \"UNUSED"\))
        ((spread_frequency)((i 0)))
        ((down_spread)(_string \"0.0"\))
        ((self_reset_on_gated_loss_lock)(_string \"OFF"\))
        ((simulation_type)(_string \"functional"\))
        ((source_is_pll)(_string \"off"\))
        ((skip_vco)(_string \"off"\))
        ((clk5_multiply_by)((i 1)))
        ((clk4_multiply_by)((i 1)))
        ((clk3_multiply_by)((i 1)))
        ((clk2_multiply_by)((i 1)))
        ((clk1_multiply_by)((i 1)))
        ((clk0_multiply_by)((i 6)))
        ((clk5_divide_by)((i 1)))
        ((clk4_divide_by)((i 1)))
        ((clk3_divide_by)((i 1)))
        ((clk2_divide_by)((i 1)))
        ((clk1_divide_by)((i 1)))
        ((clk0_divide_by)((i 1)))
        ((clk5_phase_shift)(_string \"0"\))
        ((clk4_phase_shift)(_string \"0"\))
        ((clk3_phase_shift)(_string \"0"\))
        ((clk2_phase_shift)(_string \"0"\))
        ((clk1_phase_shift)(_string \"0"\))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk5_time_delay)(_string \"0"\))
        ((clk4_time_delay)(_string \"0"\))
        ((clk3_time_delay)(_string \"0"\))
        ((clk2_time_delay)(_string \"0"\))
        ((clk1_time_delay)(_string \"0"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk5_duty_cycle)((i 50)))
        ((clk4_duty_cycle)((i 50)))
        ((clk3_duty_cycle)((i 50)))
        ((clk2_duty_cycle)((i 50)))
        ((clk1_duty_cycle)((i 50)))
        ((clk0_duty_cycle)((i 50)))
        ((clk2_output_frequency)((i 0)))
        ((clk1_output_frequency)((i 0)))
        ((clk0_output_frequency)((i 0)))
        ((extclk3_multiply_by)((i 1)))
        ((extclk2_multiply_by)((i 1)))
        ((extclk1_multiply_by)((i 1)))
        ((extclk0_multiply_by)((i 1)))
        ((extclk3_divide_by)((i 1)))
        ((extclk2_divide_by)((i 1)))
        ((extclk1_divide_by)((i 1)))
        ((extclk0_divide_by)((i 1)))
        ((extclk3_phase_shift)(_string \"0"\))
        ((extclk2_phase_shift)(_string \"0"\))
        ((extclk1_phase_shift)(_string \"0"\))
        ((extclk0_phase_shift)(_string \"0"\))
        ((extclk3_time_delay)(_string \"0"\))
        ((extclk2_time_delay)(_string \"0"\))
        ((extclk1_time_delay)(_string \"0"\))
        ((extclk0_time_delay)(_string \"0"\))
        ((extclk3_duty_cycle)((i 50)))
        ((extclk2_duty_cycle)((i 50)))
        ((extclk1_duty_cycle)((i 50)))
        ((extclk0_duty_cycle)((i 50)))
        ((vco_multiply_by)((i 0)))
        ((vco_divide_by)((i 0)))
        ((sclkout0_phase_shift)(_string \"0"\))
        ((sclkout1_phase_shift)(_string \"0"\))
        ((vco_min)((i 0)))
        ((vco_max)((i 0)))
        ((vco_center)((i 0)))
        ((pfd_min)((i 0)))
        ((pfd_max)((i 0)))
        ((m_initial)((i 1)))
        ((m)((i 0)))
        ((n)((i 1)))
        ((m2)((i 1)))
        ((n2)((i 1)))
        ((ss)((i 0)))
        ((c0_high)((i 1)))
        ((c1_high)((i 1)))
        ((c2_high)((i 1)))
        ((c3_high)((i 1)))
        ((c4_high)((i 1)))
        ((c5_high)((i 1)))
        ((l0_high)((i 1)))
        ((l1_high)((i 1)))
        ((g0_high)((i 1)))
        ((g1_high)((i 1)))
        ((g2_high)((i 1)))
        ((g3_high)((i 1)))
        ((e0_high)((i 1)))
        ((e1_high)((i 1)))
        ((e2_high)((i 1)))
        ((e3_high)((i 1)))
        ((c0_low)((i 1)))
        ((c1_low)((i 1)))
        ((c2_low)((i 1)))
        ((c3_low)((i 1)))
        ((c4_low)((i 1)))
        ((c5_low)((i 1)))
        ((l0_low)((i 1)))
        ((l1_low)((i 1)))
        ((g0_low)((i 1)))
        ((g1_low)((i 1)))
        ((g2_low)((i 1)))
        ((g3_low)((i 1)))
        ((e0_low)((i 1)))
        ((e1_low)((i 1)))
        ((e2_low)((i 1)))
        ((e3_low)((i 1)))
        ((c0_initial)((i 1)))
        ((c1_initial)((i 1)))
        ((c2_initial)((i 1)))
        ((c3_initial)((i 1)))
        ((c4_initial)((i 1)))
        ((c5_initial)((i 1)))
        ((l0_initial)((i 1)))
        ((l1_initial)((i 1)))
        ((g1_initial)((i 1)))
        ((g2_initial)((i 1)))
        ((g3_initial)((i 1)))
        ((e0_initial)((i 1)))
        ((e1_initial)((i 1)))
        ((e2_initial)((i 1)))
        ((e3_initial)((i 1)))
        ((c0_mode)(_string \"bypass"\))
        ((c1_mode)(_string \"bypass"\))
        ((c2_mode)(_string \"bypass"\))
        ((c3_mode)(_string \"bypass"\))
        ((c4_mode)(_string \"bypass"\))
        ((c5_mode)(_string \"bypass"\))
        ((l0_mode)(_string \"bypass"\))
        ((l1_mode)(_string \"bypass"\))
        ((g0_mode)(_string \"bypass"\))
        ((g1_mode)(_string \"bypass"\))
        ((g2_mode)(_string \"bypass"\))
        ((g3_mode)(_string \"bypass"\))
        ((e0_mode)(_string \"bypass"\))
        ((e1_mode)(_string \"bypass"\))
        ((e2_mode)(_string \"bypass"\))
        ((e3_mode)(_string \"bypass"\))
        ((c0_ph)((i 0)))
        ((c1_ph)((i 0)))
        ((c2_ph)((i 0)))
        ((c3_ph)((i 0)))
        ((c4_ph)((i 0)))
        ((c5_ph)((i 0)))
        ((l0_ph)((i 0)))
        ((l1_ph)((i 0)))
        ((g0_ph)((i 0)))
        ((g1_ph)((i 0)))
        ((g2_ph)((i 0)))
        ((g3_ph)((i 0)))
        ((e0_ph)((i 0)))
        ((e1_ph)((i 0)))
        ((e2_ph)((i 0)))
        ((e3_ph)((i 0)))
        ((m_ph)((i 0)))
        ((l0_time_delay)((i 0)))
        ((l1_time_delay)((i 0)))
        ((g0_time_delay)((i 0)))
        ((g1_time_delay)((i 0)))
        ((g2_time_delay)((i 0)))
        ((g3_time_delay)((i 0)))
        ((e0_time_delay)((i 0)))
        ((e1_time_delay)((i 0)))
        ((e2_time_delay)((i 0)))
        ((e3_time_delay)((i 0)))
        ((m_time_delay)((i 0)))
        ((n_time_delay)((i 0)))
        ((c1_use_casc_in)(_string \"off"\))
        ((c2_use_casc_in)(_string \"off"\))
        ((c3_use_casc_in)(_string \"off"\))
        ((c4_use_casc_in)(_string \"off"\))
        ((c5_use_casc_in)(_string \"off"\))
        ((extclk3_counter)(_string \"e3"\))
        ((extclk2_counter)(_string \"e2"\))
        ((extclk1_counter)(_string \"e1"\))
        ((extclk0_counter)(_string \"e0"\))
        ((clk5_counter)(_string \"l1"\))
        ((clk4_counter)(_string \"l0"\))
        ((clk3_counter)(_string \"g3"\))
        ((clk2_counter)(_string \"g2"\))
        ((clk1_counter)(_string \"g1"\))
        ((clk0_counter)(_string \"g0"\))
        ((enable0_counter)(_string \"l0"\))
        ((enable1_counter)(_string \"l0"\))
        ((charge_pump_current)((i 2)))
        ((loop_filter_r)(_string \" 1.000000"\))
        ((loop_filter_c)((i 5)))
        ((vco_post_scale)((i 0)))
        ((m_test_source)((i 5)))
        ((c0_test_source)((i 5)))
        ((c1_test_source)((i 5)))
        ((c2_test_source)((i 5)))
        ((c3_test_source)((i 5)))
        ((c4_test_source)((i 5)))
        ((c5_test_source)((i 5)))
        ((lpm_type)(_string \"altpll"\))
        ((port_clkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena5)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk5)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandata)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandataout)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandone)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout1)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad1)(_string \"PORT_CONNECTIVITY"\))
        ((port_activeclock)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkloss)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_fbin)(_string \"PORT_CONNECTIVITY"\))
        ((port_pllena)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkswitch)(_string \"PORT_CONNECTIVITY"\))
        ((port_areset)(_string \"PORT_CONNECTIVITY"\))
        ((port_pfdena)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanclk)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanaclr)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanread)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanwrite)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable0)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable1)(_string \"PORT_CONNECTIVITY"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(fbin))
        ((pllena)(pllena))
        ((clkswitch)(clkswitch))
        ((areset)(areset))
        ((pfdena)(pfdena))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(scanclk))
        ((scanaclr)(scanaclr))
        ((scanread)(scanread))
        ((scanwrite)(scanwrite))
        ((scandata)(scandata))
        ((comparator)(comparator))
        ((clk)(clk))
        ((extclk)(extclk))
        ((clkbad)(clkbad))
        ((enable0)(enable0))
        ((enable1)(enable1))
        ((activeclock)(activeclock))
        ((clkloss)(clkloss))
        ((locked)(locked))
        ((scandataout)(scandataout))
        ((scandone)(scandone))
        ((sclkout0)(sclkout0))
        ((sclkout1)(sclkout1))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~STRING~13 1 44 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~131 1 48 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 1 54 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 1 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 1 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 1 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 1 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 1 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 1 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 1 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1310 1 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1311 1 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1312 1 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1313 1 92 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1314 1 93 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1315 1 94 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1316 1 99 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1317 1 100 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1318 1 101 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1319 1 106 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1320 1 107 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1321 1 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1322 1 112 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1323 1 113 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1324 1 114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1325 1 118 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1326 1 119 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1327 1 120 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1328 1 124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1329 1 125 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1330 1 126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1331 1 127 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1332 1 131 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1333 1 137 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1334 1 143 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1335 1 149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1336 1 152 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1337 1 153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1338 1 154 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1339 1 155 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1340 1 159 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1341 1 160 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1342 1 161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1343 1 165 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1344 1 166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1345 1 167 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1346 1 171 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1347 1 172 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1348 1 173 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1349 1 177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1350 1 178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1351 1 179 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1352 1 183 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1353 1 189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1354 1 195 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1355 1 201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1356 1 205 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1357 1 208 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1358 1 213 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1359 1 219 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1360 1 225 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1361 1 226 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1362 1 227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1363 1 237 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1364 1 240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1365 1 241 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1366 1 242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1367 1 243 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1368 1 244 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1369 1 245 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1370 1 246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1371 1 247 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1372 1 248 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1373 1 249 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1374 1 250 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1375 1 251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1376 1 252 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1377 1 253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1378 1 254 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1379 1 255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1380 1 256 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1381 1 257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1382 1 258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1383 1 259 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1384 1 260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1385 1 261 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1386 1 262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1387 1 263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1388 1 264 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1389 1 265 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1390 1 266 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1391 1 267 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1392 1 268 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1393 1 269 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1394 1 270 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1395 1 271 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1396 1 272 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1397 1 273 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1398 1 274 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1399 1 275 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13100 1 276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13101 1 277 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13102 1 278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13103 1 279 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13104 1 280 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13105 1 281 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13106 1 282 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13107 1 283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13108 1 284 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13109 1 285 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13110 1 286 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13111 1 287 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13112 1 288 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13113 1 289 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13114 1 290 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13115 1 291 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13116 1 295 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13117 1 296 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13118 1 297 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 308 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 311 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 313 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13120 1 322 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13122 1 323 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13124 1 327 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 1 338 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 1 339 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 1 340 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13126 1 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13126 1 341 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 1 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 1 342 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 1 343 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 1 343 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13126 1 344 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 1 345 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 1 346 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13129 1 347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13129 1 347 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13131 1 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13131 1 348 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 1 358 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13132 1 360 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13137 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13136 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13135 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13134 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13133 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13138 1 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13142 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13141 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13140 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13139 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__357(_architecture 0 1 357 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(3))(_sensitivity(6(0))))))
      (line__358(_architecture 1 1 358 (_assignment (_simple)(_target(8(d_0_0))))))
      (line__359(_architecture 2 1 359 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
      (line__360(_architecture 3 1 360 (_assignment (_simple)(_target(11(d_0_0))))))
      (line__361(_architecture 4 1 361 (_assignment (_simple)(_target(10))(_sensitivity(11)))))
      (line__362(_architecture 5 1 362 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(9))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__363(_architecture 6 1 363 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(5)(7(d_0_0))))))
      (line__364(_architecture 7 1 364 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
      (line__401(_architecture 8 1 401 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(5))(_sensitivity(0)))))
      (line__404(_architecture 9 1 404 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(3)))))
      (line__405(_architecture 10 1 405 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
V 000044 55 34082         1556616365103 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616365102 2019.04.30 12:26:05)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616365058)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 22))
        ((ASIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((BWSIZE)(_code 25))
      )
      (_port
        ((clk)(CLK))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 20243         1556616365197 RTL
(_unit VHDL (zbt_ctrl_top 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616365197 2019.04.30 12:26:05)
  (_source (\./compile/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616365145)
    (_use )
  )
  (_component
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_entity (_out ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_entity (_out ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 32)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_entity (_inout ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 86 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 87 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 88 (_entity -1 ((i 0)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (pipe_stage
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 104 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 105 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 143 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 23))
      ((BWSIZE)(_code 24))
    )
    (_port
      ((clk)(clkt))
      ((lb_addr)(addr_reg(_range 25)))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((lb_bw)(dm_reg(_range 26)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((reset)(reset_t))
      ((ram_addr)(SA(_range 27)))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((ram_bw_n)(BW_N(_range 28)))
      ((ram_rw_n)(RW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 29))
        ((BWSIZE)(_code 30))
      )
      (_port
        ((clk)(clk))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((lb_bw)(lb_bw))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((ram_rw_n)(ram_rw_n))
        ((ram_addr)(ram_addr))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation data_inout1 0 163 (_component data_inout )
    (_generic
      ((BWSIZE)(_code 31))
      ((DSIZE)(_code 32))
    )
    (_port
      ((clk)(clkt))
      ((ctrl_in_rw_n)(delay_rw_n(_range 33)))
      ((data_in)(delay_data_in(_range 34)))
      ((reset)(reset_t))
      ((read_data)(read_data(_range 35)))
      ((dq)(dq(_range 36)))
    )
    (_use (_entity . data_inout)
      (_generic
        ((BWSIZE)(_code 37))
        ((DSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((read_data)(read_data))
        ((dq)(dq))
      )
    )
  )
  (_instantiation pipe_delay1 0 177 (_component pipe_delay )
    (_generic
      ((BWSIZE)(_code 39))
      ((DSIZE)(_code 40))
      ((FLOWTHROUGH)(_code 41))
    )
    (_port
      ((clk)(clkt))
      ((lb_data_in)(data_in_reg(_range 42)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_data_out)(read_data(_range 43)))
      ((reset)(reset_t))
      ((delay_data_in)(delay_data_in(_range 44)))
      ((delay_rw_n)(delay_rw_n(_range 45)))
      ((lb_data_out)(lb_data_out(_range 46)))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 47))
        ((DSIZE)(_code 48))
        ((BWSIZE)(_code 49))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation pipe_stage1 0 194 (_component pipe_stage )
    (_generic
      ((ASIZE)(_code 50))
      ((BWSIZE)(_code 51))
      ((DSIZE)(_code 52))
    )
    (_port
      ((addr)(addr(_range 53)))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((clk)(clkt))
      ((data_in)(data_in(_range 54)))
      ((data_out)(lb_data_out(_range 55)))
      ((dm)(dm(_range 56)))
      ((rd_wr_n)(rd_wr_n))
      ((reset)(reset_t))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((addr_reg)(addr_reg(_range 57)))
      ((data_in_reg)(data_in_reg(_range 58)))
      ((data_out_reg)(data_out(_range 59)))
      ((dm_reg)(dm_reg(_range 60)))
      ((rd_wr_n_reg)(rd_wr_n_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((ASIZE)(_code 61))
        ((BWSIZE)(_code 62))
        ((DSIZE)(_code 63))
      )
      (_port
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((clk)(clk))
        ((rd_wr_n)(rd_wr_n))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((dm)(dm))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 29 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_entity (_inout ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 73 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 75 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1351 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 76 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1352 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 77 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 78 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1353 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 79 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1354 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 80 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1355 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 81 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1356 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 82 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1357 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 83 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1358 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 84 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1359 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 85 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1360 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 86 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1361 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 87 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1362 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1363 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1364 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1365 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1366 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1367 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1368 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 0))))))
    (_process
      (line__161(_architecture 0 0 161 (_assignment (_simple)(_target(16))(_sensitivity(2)))))
      (line__221(_architecture 1 0 221 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 95 -1
  )
)
I 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1556616365309 2019.04.30 12:26:05)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
I 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1556616365437 2019.04.30 12:26:05)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
V 000044 55 34082         1556616371689 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616371689 2019.04.30 12:26:11)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616365058)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 22))
        ((BWSIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((FLOWTHROUGH)(_code 25))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(CLK))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
I 000044 55 2907          1556616498417 RTL
(_unit VHDL (addr_ctrl_out 0 44 (rtl 0 70 ))
  (_version v35)
  (_time 1556616498417 2019.04.30 12:28:18)
  (_source (\./src/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616496927)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 47 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 48 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 58 (_entity (_out ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 74 (_architecture (_uni ))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(10))(_sensitivity(8)))))
      (line__84(_architecture 1 0 84 (_process (_simple)(_target(9)(5)(3)(7))(_sensitivity(0)(1))(_read(10)(2)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
I 000044 55 6561          1556616498537 RTL
(_unit VHDL (data_inout 0 45 (rtl 0 66 ))
  (_version v35)
  (_time 1556616498537 2019.04.30 12:28:18)
  (_source (\./src/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616498480)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 48 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 49 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 60 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(4(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 3 0 85 (_assignment (_simple)(_target(4(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 4 0 86 (_assignment (_simple)(_target(4(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 5 0 87 (_assignment (_simple)(_target(4(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 6 0 88 (_assignment (_simple)(_target(4(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(4(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 8 0 90 (_assignment (_simple)(_target(4(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 9 0 91 (_assignment (_simple)(_target(4(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 10 0 92 (_assignment (_simple)(_target(4(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 11 0 93 (_assignment (_simple)(_target(4(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 12 0 94 (_assignment (_simple)(_target(4(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 13 0 95 (_assignment (_simple)(_target(4(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 14 0 96 (_assignment (_simple)(_target(4(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 15 0 97 (_assignment (_simple)(_target(4(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 16 0 98 (_assignment (_simple)(_target(4(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 17 0 99 (_assignment (_simple)(_target(4(17)))(_sensitivity(6(17))(7(17))))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(4(18)))(_sensitivity(6(18))(7(18))))))
      (line__101(_architecture 19 0 101 (_assignment (_simple)(_target(4(19)))(_sensitivity(6(19))(7(19))))))
      (line__102(_architecture 20 0 102 (_assignment (_simple)(_target(4(20)))(_sensitivity(6(20))(7(20))))))
      (line__103(_architecture 21 0 103 (_assignment (_simple)(_target(4(21)))(_sensitivity(6(21))(7(21))))))
      (line__104(_architecture 22 0 104 (_assignment (_simple)(_target(4(22)))(_sensitivity(6(22))(7(22))))))
      (line__105(_architecture 23 0 105 (_assignment (_simple)(_target(4(23)))(_sensitivity(6(23))(7(23))))))
      (line__106(_architecture 24 0 106 (_assignment (_simple)(_target(4(24)))(_sensitivity(6(24))(7(24))))))
      (line__107(_architecture 25 0 107 (_assignment (_simple)(_target(4(25)))(_sensitivity(6(25))(7(25))))))
      (line__108(_architecture 26 0 108 (_assignment (_simple)(_target(4(26)))(_sensitivity(6(26))(7(26))))))
      (line__109(_architecture 27 0 109 (_assignment (_simple)(_target(4(27)))(_sensitivity(6(27))(7(27))))))
      (line__110(_architecture 28 0 110 (_assignment (_simple)(_target(4(28)))(_sensitivity(6(28))(7(28))))))
      (line__111(_architecture 29 0 111 (_assignment (_simple)(_target(4(29)))(_sensitivity(6(29))(7(29))))))
      (line__112(_architecture 30 0 112 (_assignment (_simple)(_target(4(30)))(_sensitivity(6(30))(7(30))))))
      (line__113(_architecture 31 0 113 (_assignment (_simple)(_target(4(31)))(_sensitivity(6(31))(7(31))))))
      (line__114(_architecture 32 0 114 (_assignment (_simple)(_target(4(32)))(_sensitivity(6(32))(7(32))))))
      (line__115(_architecture 33 0 115 (_assignment (_simple)(_target(4(33)))(_sensitivity(6(33))(7(33))))))
      (line__116(_architecture 34 0 116 (_assignment (_simple)(_target(4(34)))(_sensitivity(6(34))(7(34))))))
      (line__117(_architecture 35 0 117 (_assignment (_simple)(_target(4(35)))(_sensitivity(6(35))(7(35))))))
      (line__134(_architecture 36 0 134 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__138(_architecture 37 0 138 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
I 000044 55 70056         1556616498746 rtl
(_unit VHDL (idt71v3556 0 34 (rtl 0 210 ))
  (_version v35)
  (_time 1556616498746 2019.04.30 12:28:18)
  (_source (\./src/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616498606)
    (_use )
  )
  (_block WireDelay 0 288 
    (_object
      (_process
        (w_1(_architecture 0 0 291 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 1 0 292 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 2 0 293 (_procedure_call (_simple)(_target(68))(_sensitivity(2)))))
        (w_4(_architecture 3 0 294 (_procedure_call (_simple)(_target(69))(_sensitivity(3)))))
        (w_5(_architecture 4 0 295 (_procedure_call (_simple)(_target(70))(_sensitivity(4)))))
        (w_6(_architecture 5 0 296 (_procedure_call (_simple)(_target(71))(_sensitivity(5)))))
        (w_7(_architecture 6 0 297 (_procedure_call (_simple)(_target(72))(_sensitivity(6)))))
        (w_8(_architecture 7 0 298 (_procedure_call (_simple)(_target(73))(_sensitivity(7)))))
        (w_9(_architecture 8 0 299 (_procedure_call (_simple)(_target(74))(_sensitivity(8)))))
        (w_10(_architecture 9 0 300 (_procedure_call (_simple)(_target(75))(_sensitivity(9)))))
        (w_11(_architecture 10 0 301 (_procedure_call (_simple)(_target(76))(_sensitivity(10)))))
        (w_12(_architecture 11 0 302 (_procedure_call (_simple)(_target(77))(_sensitivity(11)))))
        (w_13(_architecture 12 0 303 (_procedure_call (_simple)(_target(78))(_sensitivity(12)))))
        (w_14(_architecture 13 0 304 (_procedure_call (_simple)(_target(79))(_sensitivity(13)))))
        (w_15(_architecture 14 0 305 (_procedure_call (_simple)(_target(80))(_sensitivity(14)))))
        (w_16(_architecture 15 0 306 (_procedure_call (_simple)(_target(81))(_sensitivity(15)))))
        (w_17(_architecture 16 0 307 (_procedure_call (_simple)(_target(82))(_sensitivity(16)))))
        (w_21(_architecture 17 0 308 (_procedure_call (_simple)(_target(83))(_sensitivity(17)))))
        (w_22(_architecture 18 0 309 (_procedure_call (_simple)(_target(84))(_sensitivity(18)))))
        (w_23(_architecture 19 0 310 (_procedure_call (_simple)(_target(85))(_sensitivity(19)))))
        (w_24(_architecture 20 0 311 (_procedure_call (_simple)(_target(86))(_sensitivity(20)))))
        (w_25(_architecture 21 0 312 (_procedure_call (_simple)(_target(87))(_sensitivity(21)))))
        (w_26(_architecture 22 0 313 (_procedure_call (_simple)(_target(88))(_sensitivity(22)))))
        (w_27(_architecture 23 0 314 (_procedure_call (_simple)(_target(89))(_sensitivity(23)))))
        (w_28(_architecture 24 0 315 (_procedure_call (_simple)(_target(90))(_sensitivity(24)))))
        (w_29(_architecture 25 0 316 (_procedure_call (_simple)(_target(91))(_sensitivity(25)))))
        (w_31(_architecture 26 0 317 (_procedure_call (_simple)(_target(92))(_sensitivity(26)))))
        (w_32(_architecture 27 0 318 (_procedure_call (_simple)(_target(93))(_sensitivity(27)))))
        (w_33(_architecture 28 0 319 (_procedure_call (_simple)(_target(94))(_sensitivity(28)))))
        (w_34(_architecture 29 0 320 (_procedure_call (_simple)(_target(95))(_sensitivity(29)))))
        (w_35(_architecture 30 0 321 (_procedure_call (_simple)(_target(96))(_sensitivity(30)))))
        (w_36(_architecture 31 0 322 (_procedure_call (_simple)(_target(97))(_sensitivity(31)))))
        (w_37(_architecture 32 0 323 (_procedure_call (_simple)(_target(98))(_sensitivity(32)))))
        (w_38(_architecture 33 0 324 (_procedure_call (_simple)(_target(99))(_sensitivity(33)))))
        (w_39(_architecture 34 0 325 (_procedure_call (_simple)(_target(100))(_sensitivity(34)))))
        (w_41(_architecture 35 0 326 (_procedure_call (_simple)(_target(101))(_sensitivity(35)))))
        (w_42(_architecture 36 0 327 (_procedure_call (_simple)(_target(102))(_sensitivity(36)))))
        (w_43(_architecture 37 0 328 (_procedure_call (_simple)(_target(103))(_sensitivity(37)))))
        (w_44(_architecture 38 0 329 (_procedure_call (_simple)(_target(104))(_sensitivity(38)))))
        (w_45(_architecture 39 0 330 (_procedure_call (_simple)(_target(105))(_sensitivity(39)))))
        (w_46(_architecture 40 0 331 (_procedure_call (_simple)(_target(106))(_sensitivity(40)))))
        (w_47(_architecture 41 0 332 (_procedure_call (_simple)(_target(107))(_sensitivity(41)))))
        (w_48(_architecture 42 0 333 (_procedure_call (_simple)(_target(108))(_sensitivity(42)))))
        (w_49(_architecture 43 0 334 (_procedure_call (_simple)(_target(109))(_sensitivity(43)))))
        (w_51(_architecture 44 0 335 (_procedure_call (_simple)(_target(110))(_sensitivity(44)))))
        (w_52(_architecture 45 0 336 (_procedure_call (_simple)(_target(111))(_sensitivity(45)))))
        (w_53(_architecture 46 0 337 (_procedure_call (_simple)(_target(112))(_sensitivity(46)))))
        (w_54(_architecture 47 0 338 (_procedure_call (_simple)(_target(113))(_sensitivity(47)))))
        (w_55(_architecture 48 0 339 (_procedure_call (_simple)(_target(114))(_sensitivity(48)))))
        (w_56(_architecture 49 0 340 (_procedure_call (_simple)(_target(115))(_sensitivity(49)))))
        (w_57(_architecture 50 0 341 (_procedure_call (_simple)(_target(116))(_sensitivity(50)))))
        (w_58(_architecture 51 0 342 (_procedure_call (_simple)(_target(117))(_sensitivity(51)))))
        (w_59(_architecture 52 0 343 (_procedure_call (_simple)(_target(118))(_sensitivity(52)))))
        (w_61(_architecture 53 0 344 (_procedure_call (_simple)(_target(119))(_sensitivity(53)))))
        (w_62(_architecture 54 0 345 (_procedure_call (_simple)(_target(120))(_sensitivity(54)))))
        (w_63(_architecture 55 0 346 (_procedure_call (_simple)(_target(121))(_sensitivity(55)))))
        (w_64(_architecture 56 0 347 (_procedure_call (_simple)(_target(122))(_sensitivity(56)))))
        (w_65(_architecture 57 0 348 (_procedure_call (_simple)(_target(123))(_sensitivity(57)))))
        (w_66(_architecture 58 0 349 (_procedure_call (_simple)(_target(124))(_sensitivity(58)))))
        (w_67(_architecture 59 0 350 (_procedure_call (_simple)(_target(125))(_sensitivity(59)))))
        (w_68(_architecture 60 0 351 (_procedure_call (_simple)(_target(126))(_sensitivity(60)))))
        (w_69(_architecture 61 0 352 (_procedure_call (_simple)(_target(127))(_sensitivity(61)))))
        (w_70(_architecture 62 0 353 (_procedure_call (_simple)(_target(128))(_sensitivity(62)))))
        (w_71(_architecture 63 0 354 (_procedure_call (_simple)(_target(129))(_sensitivity(63)))))
        (w_72(_architecture 64 0 355 (_procedure_call (_simple)(_target(130))(_sensitivity(64)))))
        (w_73(_architecture 65 0 356 (_procedure_call (_simple)(_target(131))(_sensitivity(65)))))
      )
      (_subprogram
      )
    )
  )
  (_block Behavior 0 363 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 1402 (_for ~INTEGER~range~35~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~35~downto~0~13 0 1402 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 1404 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 68 0 1403 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(144)(153(_index 71))))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 366 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 367 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 368 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 369 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 370 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 370 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 371 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 371 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 372 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 372 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 373 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 374 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 376 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 377 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 378 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 378 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 379 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 380 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 381 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 382 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 383 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 384 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 385 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 493 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 500 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 502 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 502 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 503 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 505 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 506 (_process -1 (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 507 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 508 (_process -1 (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 509 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 511 (_process -1 (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 512 (_process -1 (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 513 (_process -1 (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 514 (_process -1 (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 515 (_process -1 ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 517 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 519 (_architecture (_uni ))))
      (_type (_internal command_type 0 544 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 551 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 552 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 554 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 555 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 557 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 558 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 560 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 561 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 563 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 564 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 566 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 567 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 569 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 570 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 572 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 573 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 575 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 576 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 578 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 579 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 581 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 582 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 584 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 585 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 587 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 588 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 590 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 591 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 593 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 594 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 596 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 597 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 600 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 600 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 603 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 604 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 605 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 606 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 608 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 608 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 609 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 609 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 610 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 610 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 612 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 612 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 613 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 613 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 614 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 614 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 616 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 618 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 619 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 620 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 621 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 623 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 624 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 625 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 626 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 628 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 629 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 630 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 633 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 635 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 635 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 637 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 637 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 1034 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 1036 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 1038 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 1040 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 1043 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 1045 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 1050 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 1052 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 1054 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 1057 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 1059 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 1061 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 1067 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 1088 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 1090 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 1092 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 1094 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 1097 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 1099 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 1101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 1104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 1106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 1108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 1111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 1113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 1115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 1121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 1137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 1139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 1141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 1144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 1146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 1148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 1151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 1153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 1155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 1158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 1160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 1162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 1180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 1182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 1184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 1186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 1189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 1191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 1193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 1196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 1198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 1200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 1203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 1205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 1207 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 1243 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 1245 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 1247 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 1249 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 1252 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 1254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 1256 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 1259 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 1261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 1263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 1266 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 1268 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 1270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 1276 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 1291 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 1293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 1295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 1298 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 1300 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 1302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 1305 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 1307 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 1309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 1312 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 1314 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 1316 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 1329 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 1331 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 1333 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 1335 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 1338 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 1340 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 1342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 1345 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 1347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 1349 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 1352 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 1354 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 1356 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 1362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~35~downto~0~13 0 1402 (_scalar (_downto (i 35)(i 0)))))
      (_process
        (Burst_Setup(_architecture 66 0 523 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 67 0 539 (_process (_simple)(_target(151)(153))(_sensitivity(136)(134)(132)(138)(137)(133)(135)(139)(143)(142)(144)(145)(141)(149)(146)(147)(150))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_object
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 37 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 38 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 39 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 40 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 41 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 42 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 43 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 104 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 105 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 107 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 108 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 110 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 122 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 123 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 124 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 125 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 126 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_type (_internal ~STRING~12 0 128 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 128 (_entity (_string \"*"\))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 129 \FALSE\ (_entity ((i 0)))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 130 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 131 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 132 \WARNING\ (_entity ((i 1)))))
    (_type (_internal ~STRING~121 0 134 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 134 (_entity (_string \"UNIT"\))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 190 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 192 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 193 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 194 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 195 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 196 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 197 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 198 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 200 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 201 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 202 (_entity (_in ((i 0))))))
    (_type (_internal ~STRING~13 0 213 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 213 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 272 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 273 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 274 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 275 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 276 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalWireDelay (ieee vital_timing 11))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 7360          1556616498847 RTL
(_unit VHDL (main 0 9 (rtl 0 42 ))
  (_version v35)
  (_time 1556616498847 2019.04.30 12:28:18)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086264251)
    (_use )
  )
  (_component
    (top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 16)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 65 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 72 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 73 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation TOP_T 0 84 (_component top )
    (_generic
      ((FLOWTHROUGH)(_code 8))
      ((ASIZE)(_code 9))
      ((DSIZE)(_code 10))
      ((BWSIZE)(_code 11))
    )
    (_port
      ((clk)(clkm))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . top)
      (_generic
        ((ASIZE)(_code 12))
        ((BWSIZE)(_code 13))
        ((DSIZE)(_code 14))
        ((FLOWTHROUGH)(_code 15))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 13 \16\ (_entity ((i 16)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 14 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 25 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 33 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 36 (_entity (_out ))))
    (_signal (_internal clkm ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((clkm)(clk)))(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 23 -1
  )
)
V 000044 55 4853          1556616498907 RTL
(_unit VHDL (pipe_delay 0 46 (rtl 0 76 ))
  (_version v35)
  (_time 1556616498907 2019.04.30 12:28:18)
  (_source (\./src/pipe_delay.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616363995)
    (_use )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 66 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal rw_n_pipe ~std_logic_vector{2~downto~0}~13 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_type (_internal my_array 0 81 (_array ~std_logic_vector{{DSIZE-1}~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal data_in_pipe my_array 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2{2~downto~1}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{2{1~downto~0}~13 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__88(_architecture 0 0 88 (_assignment (_simple)(_target(5))(_sensitivity(9(_index 10))))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(3(_index 11))(3(_index 12))(3(_index 13))(3(_index 14))(3(_index 15))(3(_index 16))(3(_index 17))(3(_index 18))(3(_index 19))(3(_index 20))(3(_index 21))(3(_index 22))(3(_index 23))(3(_index 24))(3(_index 25))(3(_index 26))(3(_index 27))(3(_index 28))(3(_index 29))(3(_index 30))(3(_index 31))(3(_index 32))(3(_index 33))(3(_index 34))(3(_index 35))(3(_index 36))(3(_index 37))(3(_index 38))(3(_index 39))(3(_index 40))(3(_index 41))(3(_index 42))(3(_index 43))(3(_index 44))(3(_index 45))(3(_index 46)))(_sensitivity(8(2))(8(1))(8(0)))(_read(8(_index 47))(8(_index 48))(8(_index 49))(8(_index 50))(8(_index 51))(8(_index 52))(8(_index 53))(8(_index 54))(8(_index 55))(8(_index 56))(8(_index 57))(8(_index 58))(8(_index 59))(8(_index 60))(8(_index 61))(8(_index 62))(8(_index 63))(8(_index 64))(8(_index 65))(8(_index 66))(8(_index 67))(8(_index 68))(8(_index 69))(8(_index 70))(8(_index 71))(8(_index 72))(8(_index 73))(8(_index 74))(8(_index 75))(8(_index 76))(8(_index 77))(8(_index 78))(8(_index 79))(8(_index 80))(8(_index 81))(8(_index 82))))))
      (line__137(_architecture 2 0 137 (_process (_simple)(_target(8(d_2_1))(8(0))(8)(9(1))(9(0)))(_sensitivity(0)(1))(_read(4)(2)(8(d_1_0))(9(0))))))
      (line__155(_architecture 3 0 155 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(7)(8(_index 83))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . RTL 84 -1
  )
)
I 000044 55 3623          1556616498992 RTL
(_unit VHDL (pipe_stage 0 46 (rtl 0 78 ))
  (_version v35)
  (_time 1556616498991 2019.04.30 12:28:18)
  (_source (\./src/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616498956)
    (_use )
  )
  (_object
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 49 \17\ (_entity ((i 17)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 51 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 62 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 68 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 69 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 72 (_entity (_out ))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(13)(9)(10)(12)(11)(8))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
I 000044 55 12470         1556616499110 SYN
(_unit VHDL (pll1 0 43 (syn 0 53 ))
  (_version v35)
  (_time 1556616499110 2019.04.30 12:28:19)
  (_source (\./src/PLL1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth_type ~STRING~13 0 71 (_entity -1 )))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 0 72 (_entity -1 )))
        (_generic (_internal lpm_type ~STRING~132 0 73 (_entity -1 )))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.NATURAL 0 74 (_entity -1 )))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 0 75 (_entity -1 )))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 )))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.NATURAL 0 77 (_entity -1 )))
        (_generic (_internal gate_lock_signal ~STRING~133 0 78 (_entity -1 )))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 )))
        (_generic (_internal pll_type ~STRING~134 0 80 (_entity -1 )))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 0 81 (_entity -1 )))
        (_generic (_internal clk0_time_delay ~STRING~135 0 82 (_entity -1 )))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 0 83 (_entity -1 )))
        (_generic (_internal intended_device_family ~STRING~136 0 84 (_entity -1 )))
        (_generic (_internal operation_mode ~STRING~137 0 85 (_entity -1 )))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 0 86 (_entity -1 )))
        (_generic (_internal compensate_clock ~STRING~138 0 87 (_entity -1 )))
        (_generic (_internal clk0_phase_shift ~STRING~139 0 88 (_entity -1 )))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~1311 0 91 (_entity (_in ))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~1313 0 92 (_entity (_in ))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~1315 0 93 (_entity (_in ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 94 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~1317 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 0 112 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_duty_cycle)((i 50)))
      ((lpm_type)(_string \"altpll"\))
      ((clk0_multiply_by)((i 6)))
      ((lock_low)((i 5)))
      ((invalid_lock_multiplier)((i 5)))
      ((inclk0_input_frequency)((i 30303)))
      ((gate_lock_signal)(_string \"NO"\))
      ((clk0_divide_by)((i 1)))
      ((pll_type)(_string \"ENHANCED"\))
      ((valid_lock_multiplier)((i 1)))
      ((clk0_time_delay)(_string \"0"\))
      ((spread_frequency)((i 0)))
      ((intended_device_family)(_string \"Stratix"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((lock_high)((i 1)))
      ((compensate_clock)(_string \"CLK0"\))
      ((clk0_phase_shift)(_string \"300"\))
    )
    (_port
      ((clkena)(sub_wire4))
      ((inclk)(sub_wire7))
      ((extclkena)(sub_wire8))
      ((locked)(sub_wire2))
      ((clk)(sub_wire0))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((gate_lock_signal)(_string \"NO"\))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((spread_frequency)((i 0)))
        ((clk0_multiply_by)((i 6)))
        ((clk0_divide_by)((i 1)))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk0_duty_cycle)((i 50)))
        ((lpm_type)(_string \"altpll"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(_open))
        ((pllena)(_open))
        ((clkswitch)(_open))
        ((areset)(_open))
        ((pfdena)(_open))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(_open))
        ((scanaclr)(_open))
        ((scanread)(_open))
        ((scanwrite)(_open))
        ((scandata)(_open))
        ((comparator)(_open))
        ((clk)(clk))
        ((extclk)(_open))
        ((clkbad)(_open))
        ((enable0)(_open))
        ((enable1)(_open))
        ((activeclock)(_open))
        ((clkloss)(_open))
        ((locked)(locked))
        ((scandataout)(_open))
        ((scandone)(_open))
        ((sclkout0)(_open))
        ((sclkout1)(_open))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 0 59 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13 0 60 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 0 61 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~STRING~13 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 0 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 88 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1313 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1315 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1317 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~1318 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1323 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1321 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1320 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1319 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1327 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1326 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1325 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__100(_architecture 0 0 100 (_assignment (_simple)(_target(6(d_0_0))))))
      (line__101(_architecture 1 0 101 (_assignment (_simple)(_target(7))(_sensitivity(6)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(9(d_0_0))))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(10))(_sensitivity(9)))))
      (line__104(_architecture 4 0 104 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(4))(_sensitivity(3(0))))))
      (line__105(_architecture 5 0 105 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(4)))))
      (line__106(_architecture 6 0 106 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(5)))))
      (line__107(_architecture 7 0 107 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(8))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__108(_architecture 8 0 108 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(11))(_sensitivity(0)))))
      (line__109(_architecture 9 0 109 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(7(d_0_0))(11)))))
      (line__110(_architecture 10 0 110 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
I 000044 55 23849         1556616499215 RTL
(_unit VHDL (top 0 9 (rtl 0 46 ))
  (_version v35)
  (_time 1556616499215 2019.04.30 12:28:19)
  (_source (\./src/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499144)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 17)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 36)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 78 (_entity (_out ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 85 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 86 (_entity (_inout ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1316 0 89 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 134 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 135 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 136 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 137 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 138 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 139 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 140 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 141 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 142 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 143 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 144 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 145 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 146 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 147 (_entity -1 (((ns 0))((ns 0))))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_in ((i 0))))))
        (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 209 (_entity (_inout ((i 0))))))
        (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 210 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 211 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 212 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 215 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 216 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 217 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 218 (_entity (_inout ((i 0))))))
        (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 219 (_entity (_inout ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 220 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 221 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 222 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 223 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 224 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 225 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 226 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 228 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 229 (_entity (_in ((i 0))))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ((i 0))))))
      )
    )
  )
  (_instantiation PLL1_inst 0 248 (_component PLL1 )
    (_port
      ((inclk0)(clk))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 254 (_component zbt_ctrl_top )
    (_generic
      ((FLOWTHROUGH)(_code 11))
      ((ASIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((BWSIZE)(_code 14))
    )
    (_port
      ((clk)(PLL_clk))
      ((RESET_N)(RESET_N))
      ((ADDR)(ADDR))
      ((DATA_IN)(DATA_IN))
      ((DATA_OUT)(DATA_OUT))
      ((RD_WR_N)(RD_WR_N))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DM)(DM))
      ((SA)(SA))
      ((DQ)(DQ))
      ((RW_N)(RW_N))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 15))
        ((BWSIZE)(_code 16))
        ((DSIZE)(_code 17))
        ((FLOWTHROUGH)(_code 18))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(clk))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_instantiation idt71v3556p 0 281 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A16)(sat(16)))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQA8)(DQ(8)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQB8)(DQ(17)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQC8)(DQ(26)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
      ((DQD8)(DQ(35)))
      ((ADV)(adv_ld_n_m))
      ((R)(rw_n_m))
      ((BWDNeg)(bw_n_m(3)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWANeg)(bw_n_m(0)))
      ((clk)(clk))
    )
    (_use (_entity . idt71v3556)
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 12 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 13 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 14 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 15 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 27 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 38 (_entity (_out ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 237 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1318 0 238 (_architecture (_uni (_code 27)))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 239 (_architecture (_uni ))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 240 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 241 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1320 0 242 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_target(12))(_sensitivity(19)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(10))(_sensitivity(18)))))
      (line__246(_architecture 2 0 246 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(11))(_sensitivity(17)))))
      (line__247(_architecture 3 0 247 (_assignment (_simple)(_target(15))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
  )
  (_model . RTL 29 -1
  )
)
I 000044 55 16858         1556616499338 RTL
(_unit VHDL (zbt_ctrl_top 0 46 (rtl 0 83 ))
  (_version v35)
  (_time 1556616499338 2019.04.30 12:28:19)
  (_source (\./src/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499261)
    (_use )
  )
  (_component
    (pipe_stage
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 101 (_entity -1 ((i 36)))))
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 102 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1310 0 114 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 117 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1312 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 120 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 121 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1318 0 124 (_entity (_out ))))
      )
    )
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 132 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 133 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1320 0 142 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1322 0 143 (_entity (_out ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 145 (_entity (_out ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 147 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~1324 0 148 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1326 0 149 (_entity (_out ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 157 (_entity -1 ((i 0)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 169 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1330 0 171 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 172 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 174 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1336 0 175 (_entity (_in ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 17)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 188 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 191 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1338 0 193 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 194 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 195 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1344 0 196 (_entity (_out ))))
      )
    )
  )
  (_instantiation pipe_stage1 0 236 (_component pipe_stage )
    (_generic
      ((DSIZE)(_code 23))
      ((ASIZE)(_code 24))
      ((BWSIZE)(_code 25))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((addr)(addr))
      ((data_in)(data_in))
      ((data_out)(lb_data_out))
      ((rd_wr_n)(rd_wr_n))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((dm)(dm))
      ((addr_reg)(addr_reg))
      ((data_in_reg)(data_in_reg))
      ((data_out_reg)(data_out))
      ((rd_wr_n_reg)(rd_wr_n_reg))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((dm_reg)(dm_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((DSIZE)(_code 26))
        ((ASIZE)(_code 27))
        ((BWSIZE)(_code 28))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((rd_wr_n)(rd_wr_n))
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((dm)(dm))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 265 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 29))
      ((BWSIZE)(_code 30))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_addr)(addr_reg))
      ((ram_addr)(SA))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_rw_n)(RW_N))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((lb_bw)(dm_reg))
      ((ram_bw_n)(BW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 31))
        ((BWSIZE)(_code 32))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((ram_addr)(ram_addr))
        ((lb_rw_n)(lb_rw_n))
        ((ram_rw_n)(ram_rw_n))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((lb_bw)(lb_bw))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation pipe_delay1 0 288 (_component pipe_delay )
    (_generic
      ((FLOWTHROUGH)(_code 33))
      ((DSIZE)(_code 34))
      ((BWSIZE)(_code 35))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((lb_rw_n)(rd_wr_n_reg))
      ((delay_rw_n)(delay_rw_n))
      ((lb_data_in)(data_in_reg))
      ((delay_data_in)(delay_data_in))
      ((lb_data_out)(lb_data_out))
      ((ram_data_out)(read_data))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 36))
        ((DSIZE)(_code 37))
        ((BWSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation data_inout1 0 312 (_component data_inout )
    (_generic
      ((DSIZE)(_code 39))
      ((BWSIZE)(_code 40))
    )
    (_port
      ((clk)(clkt))
      ((reset)(reset_t))
      ((ctrl_in_rw_n)(delay_rw_n))
      ((data_in)(delay_data_in))
      ((dq)(dq))
      ((read_data)(read_data))
    )
    (_use (_entity . data_inout)
      (_generic
        ((DSIZE)(_code 41))
        ((BWSIZE)(_code 42))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((dq)(dq))
        ((read_data)(read_data))
      )
    )
  )
  (_object
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 49 \0\ (_entity ((i 0)))))
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 50 \17\ (_entity ((i 17)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 51 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 52 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 62 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 63 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 64 (_entity (_out ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 71 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 72 (_entity (_inout ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~128 0 75 (_entity (_out ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 205 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 206 (_architecture (_uni ))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1346 0 208 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1348 0 209 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 210 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 211 (_architecture (_uni ))))
    (_process
      (line__217(_architecture 0 0 217 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__218(_architecture 1 0 218 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 53 -1
  )
)
V 000044 55 2911          1556616499433 RTL
(_unit VHDL (addr_ctrl_out 0 24 (rtl 0 43 ))
  (_version v35)
  (_time 1556616499432 2019.04.30 12:28:19)
  (_source (\./compile/addr_ctrl_out.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499387)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~122 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal lb_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(9)(6)(8)(7))(_sensitivity(0)(3))(_read(10)(2)(1)(4)))))
      (line__69(_architecture 1 0 69 (_assignment (_simple)(_target(10))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 7 -1
  )
)
V 000044 55 6525          1556616499494 RTL
(_unit VHDL (data_inout 0 24 (rtl 0 39 ))
  (_version v35)
  (_time 1556616499494 2019.04.30 12:28:19)
  (_source (\./compile/data_inout.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499471)
    (_use )
  )
  (_object
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 26 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 27 \36\ (_entity ((i 36)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_signal (_internal tri_r_n_w ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal write_data ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(3)(2)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(5(18)))(_sensitivity(6(18))(7(18))))))
      (line__64(_architecture 2 0 64 (_assignment (_simple)(_target(5(19)))(_sensitivity(6(19))(7(19))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_target(5(20)))(_sensitivity(6(20))(7(20))))))
      (line__66(_architecture 4 0 66 (_assignment (_simple)(_target(5(21)))(_sensitivity(6(21))(7(21))))))
      (line__67(_architecture 5 0 67 (_assignment (_simple)(_target(5(22)))(_sensitivity(6(22))(7(22))))))
      (line__68(_architecture 6 0 68 (_assignment (_simple)(_target(5(23)))(_sensitivity(6(23))(7(23))))))
      (line__69(_architecture 7 0 69 (_assignment (_simple)(_target(5(24)))(_sensitivity(6(24))(7(24))))))
      (line__70(_architecture 8 0 70 (_assignment (_simple)(_target(5(25)))(_sensitivity(6(25))(7(25))))))
      (line__71(_architecture 9 0 71 (_assignment (_simple)(_target(5(26)))(_sensitivity(6(26))(7(26))))))
      (line__72(_architecture 10 0 72 (_assignment (_simple)(_target(5(27)))(_sensitivity(6(27))(7(27))))))
      (line__73(_architecture 11 0 73 (_assignment (_simple)(_target(5(28)))(_sensitivity(6(28))(7(28))))))
      (line__74(_architecture 12 0 74 (_assignment (_simple)(_target(5(29)))(_sensitivity(6(29))(7(29))))))
      (line__75(_architecture 13 0 75 (_assignment (_simple)(_target(5(30)))(_sensitivity(6(30))(7(30))))))
      (line__76(_architecture 14 0 76 (_assignment (_simple)(_target(5(31)))(_sensitivity(6(31))(7(31))))))
      (line__77(_architecture 15 0 77 (_assignment (_simple)(_target(5(32)))(_sensitivity(6(32))(7(32))))))
      (line__78(_architecture 16 0 78 (_assignment (_simple)(_target(5(33)))(_sensitivity(6(33))(7(33))))))
      (line__79(_architecture 17 0 79 (_assignment (_simple)(_target(5(34)))(_sensitivity(6(34))(7(34))))))
      (line__80(_architecture 18 0 80 (_assignment (_simple)(_target(5(35)))(_sensitivity(6(35))(7(35))))))
      (line__81(_architecture 19 0 81 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (line__82(_architecture 20 0 82 (_assignment (_simple)(_target(5(0)))(_sensitivity(6(0))(7(0))))))
      (line__83(_architecture 21 0 83 (_assignment (_simple)(_target(5(1)))(_sensitivity(6(1))(7(1))))))
      (line__84(_architecture 22 0 84 (_assignment (_simple)(_target(5(2)))(_sensitivity(6(2))(7(2))))))
      (line__85(_architecture 23 0 85 (_assignment (_simple)(_target(5(3)))(_sensitivity(6(3))(7(3))))))
      (line__86(_architecture 24 0 86 (_assignment (_simple)(_target(5(4)))(_sensitivity(6(4))(7(4))))))
      (line__87(_architecture 25 0 87 (_assignment (_simple)(_target(5(5)))(_sensitivity(6(5))(7(5))))))
      (line__88(_architecture 26 0 88 (_assignment (_simple)(_target(5(6)))(_sensitivity(6(6))(7(6))))))
      (line__89(_architecture 27 0 89 (_assignment (_simple)(_target(5(7)))(_sensitivity(6(7))(7(7))))))
      (line__90(_architecture 28 0 90 (_assignment (_simple)(_target(5(8)))(_sensitivity(6(8))(7(8))))))
      (line__91(_architecture 29 0 91 (_assignment (_simple)(_target(5(9)))(_sensitivity(6(9))(7(9))))))
      (line__92(_architecture 30 0 92 (_assignment (_simple)(_target(5(10)))(_sensitivity(6(10))(7(10))))))
      (line__93(_architecture 31 0 93 (_assignment (_simple)(_target(5(11)))(_sensitivity(6(11))(7(11))))))
      (line__94(_architecture 32 0 94 (_assignment (_simple)(_target(5(12)))(_sensitivity(6(12))(7(12))))))
      (line__95(_architecture 33 0 95 (_assignment (_simple)(_target(5(13)))(_sensitivity(6(13))(7(13))))))
      (line__96(_architecture 34 0 96 (_assignment (_simple)(_target(5(14)))(_sensitivity(6(14))(7(14))))))
      (line__97(_architecture 35 0 97 (_assignment (_simple)(_target(5(15)))(_sensitivity(6(15))(7(15))))))
      (line__98(_architecture 36 0 98 (_assignment (_simple)(_target(5(16)))(_sensitivity(6(16))(7(16))))))
      (line__99(_architecture 37 0 99 (_assignment (_simple)(_target(5(17)))(_sensitivity(6(17))(7(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 69977         1556616499629 rtl
(_unit VHDL (idt71v3556 0 30 (rtl 0 197 ))
  (_version v35)
  (_time 1556616499629 2019.04.30 12:28:19)
  (_source (\./compile/idt71v3556.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_attribute vital vital_level0)
  (_entity
    (_time 1556616499551)
    (_use )
  )
  (_block Behavior 0 276 
    (_association
      (_port
        ((BWDNIn)(BWDNeg_ipd))
        ((BWCNIn)(BWCNeg_ipd))
        ((BWBNIn)(BWBNeg_ipd))
        ((BWANIn)(BWANeg_ipd))
        ((DatDIn(8))(DQD8_ipd))
        ((DatDIn(7))(DQD7_ipd))
        ((DatDIn(6))(DQD6_ipd))
        ((DatDIn(5))(DQD5_ipd))
        ((DatDIn(4))(DQD4_ipd))
        ((DatDIn(3))(DQD3_ipd))
        ((DatDIn(2))(DQD2_ipd))
        ((DatDIn(1))(DQD1_ipd))
        ((DatDIn(0))(DQD0_ipd))
        ((DatCIn(8))(DQC8_ipd))
        ((DatCIn(7))(DQC7_ipd))
        ((DatCIn(6))(DQC6_ipd))
        ((DatCIn(5))(DQC5_ipd))
        ((DatCIn(4))(DQC4_ipd))
        ((DatCIn(3))(DQC3_ipd))
        ((DatCIn(2))(DQC2_ipd))
        ((DatCIn(1))(DQC1_ipd))
        ((DatCIn(0))(DQC0_ipd))
        ((DatBIn(8))(DQB8_ipd))
        ((DatBIn(7))(DQB7_ipd))
        ((DatBIn(6))(DQB6_ipd))
        ((DatBIn(5))(DQB5_ipd))
        ((DatBIn(4))(DQB4_ipd))
        ((DatBIn(3))(DQB3_ipd))
        ((DatBIn(2))(DQB2_ipd))
        ((DatBIn(1))(DQB1_ipd))
        ((DatBIn(0))(DQB0_ipd))
        ((DatAIn(8))(DQA8_ipd))
        ((DatAIn(7))(DQA7_ipd))
        ((DatAIn(6))(DQA6_ipd))
        ((DatAIn(5))(DQA5_ipd))
        ((DatAIn(4))(DQA4_ipd))
        ((DatAIn(3))(DQA3_ipd))
        ((DatAIn(2))(DQA2_ipd))
        ((DatAIn(1))(DQA1_ipd))
        ((DatAIn(0))(DQA0_ipd))
        ((DataOut(35))(DQD8))
        ((DataOut(34))(DQD7))
        ((DataOut(33))(DQD6))
        ((DataOut(32))(DQD5))
        ((DataOut(31))(DQD4))
        ((DataOut(30))(DQD3))
        ((DataOut(29))(DQD2))
        ((DataOut(28))(DQD1))
        ((DataOut(27))(DQD0))
        ((DataOut(26))(DQC8))
        ((DataOut(25))(DQC7))
        ((DataOut(24))(DQC6))
        ((DataOut(23))(DQC5))
        ((DataOut(22))(DQC4))
        ((DataOut(21))(DQC3))
        ((DataOut(20))(DQC2))
        ((DataOut(19))(DQC1))
        ((DataOut(18))(DQC0))
        ((DataOut(17))(DQB8))
        ((DataOut(16))(DQB7))
        ((DataOut(15))(DQB6))
        ((DataOut(14))(DQB5))
        ((DataOut(13))(DQB4))
        ((DataOut(12))(DQB3))
        ((DataOut(11))(DQB2))
        ((DataOut(10))(DQB1))
        ((DataOut(9))(DQB0))
        ((DataOut(8))(DQA8))
        ((DataOut(7))(DQA7))
        ((DataOut(6))(DQA6))
        ((DataOut(5))(DQA5))
        ((DataOut(4))(DQA4))
        ((DataOut(3))(DQA3))
        ((DataOut(2))(DQA2))
        ((DataOut(1))(DQA1))
        ((DataOut(0))(DQA0))
        ((CLKIn)(CLK_ipd))
        ((CKENIn)(CLKENNeg_ipd))
        ((AddressIn(16))(A16_ipd))
        ((AddressIn(15))(A15_ipd))
        ((AddressIn(14))(A14_ipd))
        ((AddressIn(13))(A13_ipd))
        ((AddressIn(12))(A12_ipd))
        ((AddressIn(11))(A11_ipd))
        ((AddressIn(10))(A10_ipd))
        ((AddressIn(9))(A9_ipd))
        ((AddressIn(8))(A8_ipd))
        ((AddressIn(7))(A7_ipd))
        ((AddressIn(6))(A6_ipd))
        ((AddressIn(5))(A5_ipd))
        ((AddressIn(4))(A4_ipd))
        ((AddressIn(3))(A3_ipd))
        ((AddressIn(2))(A2_ipd))
        ((AddressIn(1))(A1_ipd))
        ((AddressIn(0))(A0_ipd))
        ((OENegIn)(OENeg_ipd))
        ((RIn)(R_ipd))
        ((ADVIn)(ADV_ipd))
        ((CE2In)(CE2_ipd))
        ((LBONegIn)(LBONeg_ipd))
        ((CE1NegIn)(CE1Neg_ipd))
        ((CE2NegIn)(CE2Neg_ipd))
      )
    )
    (_generate DataOutBlk 0 927 (_for ~INTEGER~range~15~downto~0~13 )
      (_object
        (_constant (_internal i ~INTEGER~range~15~downto~0~13 0 927 (_architecture )))
        (_type (_internal ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_array ~extieee.vital_timing.VitalGlitchDataType ((_downto (i 15)(i 0))))))
        (_variable (_internal D_GlitchData ~VitalGlitchDataArrayType{15~downto~0}~13 0 929 (_process 0 )))
        (_process
          (DataOut_Delay(_architecture 2 0 928 (_process (_simple)(_target(140(_index 69)))(_sensitivity(153(_index 70)))(_read(153(_index 71))(144)))))
        )
        (_subprogram
        )
      )
      (_part (140(_index 72))
      )
    )
    (_object
      (_port (_internal BWDNIn ~extieee.std_logic_1164.std_ulogic 0 277 (_architecture (_in ((i 0))))))
      (_port (_internal BWCNIn ~extieee.std_logic_1164.std_ulogic 0 278 (_architecture (_in ((i 0))))))
      (_port (_internal BWBNIn ~extieee.std_logic_1164.std_ulogic 0 279 (_architecture (_in ((i 0))))))
      (_port (_internal BWANIn ~extieee.std_logic_1164.std_ulogic 0 280 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{8~downto~0}~13 0 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatDIn ~std_logic_vector{8~downto~0}~13 0 281 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~133 0 282 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatCIn ~std_logic_vector{8~downto~0}~133 0 282 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~135 0 283 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatBIn ~std_logic_vector{8~downto~0}~135 0 283 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~137 0 284 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_port (_internal DatAIn ~std_logic_vector{8~downto~0}~137 0 284 (_architecture (_in ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~13 0 285 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_port (_internal DataOut ~std_logic_vector{35~downto~0}~13 0 285 (_architecture (_out ((_others(i 4))))(_param_out))))
      (_port (_internal CLKIn ~extieee.std_logic_1164.std_ulogic 0 286 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal CKENIn ~extieee.std_logic_1164.std_ulogic 0 287 (_architecture (_in ((i 0))))))
      (_type (_internal ~std_logic_vector{16~downto~0}~13 0 288 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
      (_port (_internal AddressIn ~std_logic_vector{16~downto~0}~13 0 288 (_architecture (_in ))))
      (_port (_internal OENegIn ~extieee.std_logic_1164.std_ulogic 0 289 (_architecture (_in ((i 0)))(_lastevent))))
      (_port (_internal RIn ~extieee.std_logic_1164.std_ulogic 0 290 (_architecture (_in ((i 0))))))
      (_port (_internal ADVIn ~extieee.std_logic_1164.std_ulogic 0 291 (_architecture (_in ((i 0))))))
      (_port (_internal CE2In ~extieee.std_logic_1164.std_ulogic 0 292 (_architecture (_in ((i 0))))))
      (_port (_internal LBONegIn ~extieee.std_logic_1164.std_ulogic 0 293 (_architecture (_in ((i 3))))))
      (_port (_internal CE1NegIn ~extieee.std_logic_1164.std_ulogic 0 294 (_architecture (_in ((i 0))))))
      (_port (_internal CE2NegIn ~extieee.std_logic_1164.std_ulogic 0 295 (_architecture (_in ((i 0))))))
      (_type (_internal mem_state 0 398 (_enum desel begin_rd begin_wr burst_rd burst_wr (_to (i 0)(i 4)))))
      (_signal (_internal state mem_state 0 399 (_architecture (_uni ))))
      (_type (_internal ~INTEGER~range~-3~to~3~13 0 400 (_scalar (_to (i -3)(i 3)))))
      (_type (_internal sequence 0 400 (_array ~INTEGER~range~-3~to~3~13 ((_to (i 0)(i 3))))))
      (_type (_internal seqtab 0 401 (_array sequence ((_to (i 0)(i 3))))))
      (_constant (_internal il0 sequence 0 402 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal il1 sequence 0 403 (_architecture (((i 0))((i -1))((i 2))((i 1))))))
      (_constant (_internal il2 sequence 0 404 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal il3 sequence 0 405 (_architecture (((i 0))((i -1))((i -2))((i -3))))))
      (_constant (_internal il seqtab 0 406 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i -1))((i 2))((i 1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -1))((i -2))((i -3)))))))
      (_constant (_internal ln0 sequence 0 407 (_architecture (((i 0))((i 1))((i 2))((i 3))))))
      (_constant (_internal ln1 sequence 0 408 (_architecture (((i 0))((i 1))((i 2))((i -1))))))
      (_constant (_internal ln2 sequence 0 409 (_architecture (((i 0))((i 1))((i -2))((i -1))))))
      (_constant (_internal ln3 sequence 0 410 (_architecture (((i 0))((i -3))((i -2))((i -1))))))
      (_constant (_internal ln seqtab 0 411 (_architecture ((((i 0))((i 1))((i 2))((i 3)))(((i 0))((i 1))((i 2))((i -1)))(((i 0))((i 1))((i -2))((i -1)))(((i 0))((i -3))((i -2))((i -1)))))))
      (_signal (_internal Burst_Seq seqtab 0 412 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1310 0 413 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_signal (_internal D_zd ~std_logic_vector{35~downto~0}~1310 0 413 (_architecture (_uni ))))
      (_type (_internal command_type 0 425 (_enum ds burst read write (_to (i 0)(i 3)))))
      (_variable (_internal Tviol_BWDN_CLK ~extieee.std_logic_1164.X01 0 426 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWDN_CLK ~extieee.vital_timing.VitalTimingDataType 0 427 (_process 1 )))
      (_variable (_internal Tviol_BWCN_CLK ~extieee.std_logic_1164.X01 0 428 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWCN_CLK ~extieee.vital_timing.VitalTimingDataType 0 429 (_process 1 )))
      (_variable (_internal Tviol_BWBN_CLK ~extieee.std_logic_1164.X01 0 430 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWBN_CLK ~extieee.vital_timing.VitalTimingDataType 0 431 (_process 1 )))
      (_variable (_internal Tviol_BWAN_CLK ~extieee.std_logic_1164.X01 0 432 (_process 1 ((i 2)))))
      (_variable (_internal TD_BWAN_CLK ~extieee.vital_timing.VitalTimingDataType 0 433 (_process 1 )))
      (_variable (_internal Tviol_CKENIn_CLK ~extieee.std_logic_1164.X01 0 434 (_process 1 ((i 2)))))
      (_variable (_internal TD_CKENIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 435 (_process 1 )))
      (_variable (_internal Tviol_ADVIn_CLK ~extieee.std_logic_1164.X01 0 436 (_process 1 ((i 2)))))
      (_variable (_internal TD_ADVIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 437 (_process 1 )))
      (_variable (_internal Tviol_CE1NegIn_CLK ~extieee.std_logic_1164.X01 0 438 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE1NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 439 (_process 1 )))
      (_variable (_internal Tviol_CE2NegIn_CLK ~extieee.std_logic_1164.X01 0 440 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2NegIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 441 (_process 1 )))
      (_variable (_internal Tviol_CE2In_CLK ~extieee.std_logic_1164.X01 0 442 (_process 1 ((i 2)))))
      (_variable (_internal TD_CE2In_CLK ~extieee.vital_timing.VitalTimingDataType 0 443 (_process 1 )))
      (_variable (_internal Tviol_RIn_CLK ~extieee.std_logic_1164.X01 0 444 (_process 1 ((i 2)))))
      (_variable (_internal TD_RIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 445 (_process 1 )))
      (_variable (_internal Tviol_DatDIn_CLK ~extieee.std_logic_1164.X01 0 446 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatDIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 447 (_process 1 )))
      (_variable (_internal Tviol_DatCIn_CLK ~extieee.std_logic_1164.X01 0 448 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatCIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 449 (_process 1 )))
      (_variable (_internal Tviol_DatBIn_CLK ~extieee.std_logic_1164.X01 0 450 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatBIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 451 (_process 1 )))
      (_variable (_internal Tviol_DatAIn_CLK ~extieee.std_logic_1164.X01 0 452 (_process 1 ((i 2)))))
      (_variable (_internal TD_DatAIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 453 (_process 1 )))
      (_variable (_internal Tviol_AddressIn_CLK ~extieee.std_logic_1164.X01 0 454 (_process 1 ((i 2)))))
      (_variable (_internal TD_AddressIn_CLK ~extieee.vital_timing.VitalTimingDataType 0 455 (_process 1 )))
      (_variable (_internal Pviol_CLK ~extieee.std_logic_1164.X01 0 456 (_process 1 ((i 2)))))
      (_variable (_internal PD_CLK ~extieee.vital_timing.VitalPeriodDataType 0 457 (_process 1 (((i 1))((ns 0))((ns 0))((i 0))))))
      (_type (_internal ~INTEGER~range~-2~to~511~13 0 458 (_scalar (_to (i -2)(i 511)))))
      (_type (_internal MemStore 0 458 (_array ~INTEGER~range~-2~to~511~13 ((_to (i 0)(i 64726))))))
      (_variable (_internal MemDataA MemStore 0 459 (_process 1 )))
      (_variable (_internal MemDataB MemStore 0 460 (_process 1 )))
      (_variable (_internal MemDataC MemStore 0 461 (_process 1 )))
      (_variable (_internal MemDataD MemStore 0 462 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~13 0 463 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr ~NATURAL~range~0~to~64726~13 0 463 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1311 0 464 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal MemAddr1 ~NATURAL~range~0~to~64726~1311 0 464 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~64726~1312 0 465 (_scalar (_to (i 0)(i 64726)))))
      (_variable (_internal startaddr ~NATURAL~range~0~to~64726~1312 0 465 (_process 1 )))
      (_type (_internal ~NATURAL~range~0~to~4~13 0 466 (_scalar (_to (i 0)(i 4)))))
      (_variable (_internal Burst_Cnt ~NATURAL~range~0~to~4~13 0 466 (_process 1 ((i 0)))))
      (_type (_internal ~NATURAL~range~0~to~3~13 0 467 (_scalar (_to (i 0)(i 3)))))
      (_variable (_internal memstart ~NATURAL~range~0~to~3~13 0 467 (_process 1 ((i 0)))))
      (_type (_internal ~INTEGER~range~-3~to~3~1313 0 468 (_scalar (_to (i -3)(i 3)))))
      (_variable (_internal offset ~INTEGER~range~-3~to~3~1313 0 468 (_process 1 ((i 0)))))
      (_variable (_internal command command_type 0 469 (_process 1 )))
      (_variable (_internal BWD1 ~extieee.std_logic_1164.UX01 0 470 (_process 1 )))
      (_variable (_internal BWC1 ~extieee.std_logic_1164.UX01 0 471 (_process 1 )))
      (_variable (_internal BWB1 ~extieee.std_logic_1164.UX01 0 472 (_process 1 )))
      (_variable (_internal BWA1 ~extieee.std_logic_1164.UX01 0 473 (_process 1 )))
      (_variable (_internal BWD2 ~extieee.std_logic_1164.UX01 0 474 (_process 1 )))
      (_variable (_internal BWC2 ~extieee.std_logic_1164.UX01 0 475 (_process 1 )))
      (_variable (_internal BWB2 ~extieee.std_logic_1164.UX01 0 476 (_process 1 )))
      (_variable (_internal BWA2 ~extieee.std_logic_1164.UX01 0 477 (_process 1 )))
      (_variable (_internal wr1 ~extSTD.STANDARD.BOOLEAN 0 478 (_process 1 ((i 0)))))
      (_variable (_internal wr2 ~extSTD.STANDARD.BOOLEAN 0 479 (_process 1 ((i 0)))))
      (_variable (_internal wr3 ~extSTD.STANDARD.BOOLEAN 0 480 (_process 1 ((i 0)))))
      (_variable (_internal Violation ~extieee.std_logic_1164.X01 0 481 (_process 1 ((i 2)))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1315 0 482 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf1 ~std_logic_vector{35~downto~0}~1315 0 482 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{35~downto~0}~1317 0 483 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 0))))))
      (_variable (_internal OBuf2 ~std_logic_vector{35~downto~0}~1317 0 483 (_process 1 ((_others(i 4))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13 0 572 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~13 0 574 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1318 0 576 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1319 0 578 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~13 0 581 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1320 0 583 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1321 0 585 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13 0 588 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1322 0 590 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1323 0 592 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13 0 595 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1324 0 597 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1325 0 599 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1326 0 605 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1327 0 625 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1328 0 627 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1329 0 629 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1330 0 631 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1331 0 634 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1332 0 636 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1333 0 638 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1334 0 641 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1335 0 643 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1336 0 645 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1337 0 648 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1338 0 650 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1339 0 652 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1340 0 658 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1341 0 674 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1342 0 676 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1343 0 678 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1344 0 681 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1345 0 683 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1346 0 685 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1347 0 688 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1348 0 690 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1349 0 692 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1350 0 695 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1351 0 697 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1352 0 699 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1353 0 716 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1354 0 718 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1355 0 720 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1356 0 722 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1357 0 725 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1358 0 727 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1359 0 729 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1360 0 732 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1361 0 734 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1362 0 736 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1363 0 739 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1364 0 741 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1365 0 743 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1366 0 778 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1367 0 780 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1368 0 782 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1369 0 784 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1370 0 787 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1371 0 789 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1372 0 791 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1373 0 794 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1374 0 796 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1375 0 798 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1376 0 801 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1377 0 803 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1378 0 805 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1379 0 811 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1380 0 826 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1381 0 828 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1382 0 830 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1383 0 833 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1384 0 835 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1385 0 837 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1386 0 840 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1387 0 842 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1388 0 844 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1389 0 847 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1390 0 849 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~1391 0 851 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~1392 0 863 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1393 0 865 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1394 0 867 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{8~downto~0}~1395 0 869 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1396 0 872 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1397 0 874 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{17~downto~9}~1398 0 876 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 9))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~1399 0 879 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13100 0 881 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{26~downto~18}~13101 0 883 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 18))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13102 0 886 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13103 0 888 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{35{35~downto~27}~13104 0 890 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 27))))))
      (_type (_internal ~std_logic_vector{16{1~downto~0}~13105 0 896 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
      (_type (_internal ~INTEGER~range~15~downto~0~13 0 927 (_scalar (_downto (i 15)(i 0)))))
      (_process
        (Burst_Setup(_architecture 0 0 415 (_process (_target(152))(_read(148)))))
        (Behavior(_architecture 1 0 424 (_process (_simple)(_target(151)(153))(_sensitivity(139)(141)(144)(142)(145)(143)(147)(146)(149)(150)(133)(134)(135)(132)(136)(137)(138))(_read(151)(152)))))
      )
      (_subprogram
      )
    )
    (_split (143)(136)(137)(138)(139)(153)
    )
  )
  (_block WireDelay 0 935 
    (_object
      (_process
        (w_1(_architecture 3 0 937 (_procedure_call (_simple)(_target(66))(_sensitivity(0)))))
        (w_2(_architecture 4 0 938 (_procedure_call (_simple)(_target(67))(_sensitivity(1)))))
        (w_3(_architecture 5 0 939 (_procedure_call (_simple)(_target(68))(_sensitivity(9)))))
        (w_4(_architecture 6 0 940 (_procedure_call (_simple)(_target(69))(_sensitivity(10)))))
        (w_5(_architecture 7 0 941 (_procedure_call (_simple)(_target(70))(_sensitivity(11)))))
        (w_6(_architecture 8 0 942 (_procedure_call (_simple)(_target(71))(_sensitivity(12)))))
        (w_7(_architecture 9 0 943 (_procedure_call (_simple)(_target(72))(_sensitivity(13)))))
        (w_8(_architecture 10 0 944 (_procedure_call (_simple)(_target(73))(_sensitivity(14)))))
        (w_9(_architecture 11 0 945 (_procedure_call (_simple)(_target(74))(_sensitivity(15)))))
        (w_10(_architecture 12 0 946 (_procedure_call (_simple)(_target(75))(_sensitivity(16)))))
        (w_11(_architecture 13 0 947 (_procedure_call (_simple)(_target(76))(_sensitivity(2)))))
        (w_12(_architecture 14 0 948 (_procedure_call (_simple)(_target(77))(_sensitivity(3)))))
        (w_13(_architecture 15 0 949 (_procedure_call (_simple)(_target(78))(_sensitivity(4)))))
        (w_14(_architecture 16 0 950 (_procedure_call (_simple)(_target(79))(_sensitivity(5)))))
        (w_15(_architecture 17 0 951 (_procedure_call (_simple)(_target(80))(_sensitivity(6)))))
        (w_16(_architecture 18 0 952 (_procedure_call (_simple)(_target(81))(_sensitivity(7)))))
        (w_17(_architecture 19 0 953 (_procedure_call (_simple)(_target(82))(_sensitivity(8)))))
        (w_21(_architecture 20 0 954 (_procedure_call (_simple)(_target(83))(_sensitivity(30)))))
        (w_22(_architecture 21 0 955 (_procedure_call (_simple)(_target(84))(_sensitivity(31)))))
        (w_23(_architecture 22 0 956 (_procedure_call (_simple)(_target(85))(_sensitivity(32)))))
        (w_24(_architecture 23 0 957 (_procedure_call (_simple)(_target(86))(_sensitivity(33)))))
        (w_25(_architecture 24 0 958 (_procedure_call (_simple)(_target(87))(_sensitivity(34)))))
        (w_26(_architecture 25 0 959 (_procedure_call (_simple)(_target(88))(_sensitivity(35)))))
        (w_27(_architecture 26 0 960 (_procedure_call (_simple)(_target(89))(_sensitivity(36)))))
        (w_28(_architecture 27 0 961 (_procedure_call (_simple)(_target(90))(_sensitivity(37)))))
        (w_29(_architecture 28 0 962 (_procedure_call (_simple)(_target(91))(_sensitivity(38)))))
        (w_31(_architecture 29 0 963 (_procedure_call (_simple)(_target(92))(_sensitivity(39)))))
        (w_32(_architecture 30 0 964 (_procedure_call (_simple)(_target(93))(_sensitivity(40)))))
        (w_33(_architecture 31 0 965 (_procedure_call (_simple)(_target(94))(_sensitivity(41)))))
        (w_34(_architecture 32 0 966 (_procedure_call (_simple)(_target(95))(_sensitivity(42)))))
        (w_35(_architecture 33 0 967 (_procedure_call (_simple)(_target(96))(_sensitivity(43)))))
        (w_36(_architecture 34 0 968 (_procedure_call (_simple)(_target(97))(_sensitivity(44)))))
        (w_37(_architecture 35 0 969 (_procedure_call (_simple)(_target(98))(_sensitivity(45)))))
        (w_38(_architecture 36 0 970 (_procedure_call (_simple)(_target(99))(_sensitivity(46)))))
        (w_39(_architecture 37 0 971 (_procedure_call (_simple)(_target(100))(_sensitivity(47)))))
        (w_41(_architecture 38 0 972 (_procedure_call (_simple)(_target(101))(_sensitivity(48)))))
        (w_42(_architecture 39 0 973 (_procedure_call (_simple)(_target(102))(_sensitivity(49)))))
        (w_43(_architecture 40 0 974 (_procedure_call (_simple)(_target(103))(_sensitivity(50)))))
        (w_44(_architecture 41 0 975 (_procedure_call (_simple)(_target(104))(_sensitivity(51)))))
        (w_45(_architecture 42 0 976 (_procedure_call (_simple)(_target(105))(_sensitivity(52)))))
        (w_46(_architecture 43 0 977 (_procedure_call (_simple)(_target(106))(_sensitivity(53)))))
        (w_47(_architecture 44 0 978 (_procedure_call (_simple)(_target(107))(_sensitivity(54)))))
        (w_48(_architecture 45 0 979 (_procedure_call (_simple)(_target(108))(_sensitivity(55)))))
        (w_49(_architecture 46 0 980 (_procedure_call (_simple)(_target(109))(_sensitivity(56)))))
        (w_51(_architecture 47 0 981 (_procedure_call (_simple)(_target(110))(_sensitivity(57)))))
        (w_52(_architecture 48 0 982 (_procedure_call (_simple)(_target(111))(_sensitivity(58)))))
        (w_53(_architecture 49 0 983 (_procedure_call (_simple)(_target(112))(_sensitivity(59)))))
        (w_54(_architecture 50 0 984 (_procedure_call (_simple)(_target(113))(_sensitivity(60)))))
        (w_55(_architecture 51 0 985 (_procedure_call (_simple)(_target(114))(_sensitivity(61)))))
        (w_56(_architecture 52 0 986 (_procedure_call (_simple)(_target(115))(_sensitivity(62)))))
        (w_57(_architecture 53 0 987 (_procedure_call (_simple)(_target(116))(_sensitivity(63)))))
        (w_58(_architecture 54 0 988 (_procedure_call (_simple)(_target(117))(_sensitivity(64)))))
        (w_59(_architecture 55 0 989 (_procedure_call (_simple)(_target(118))(_sensitivity(65)))))
        (w_61(_architecture 56 0 990 (_procedure_call (_simple)(_target(119))(_sensitivity(17)))))
        (w_62(_architecture 57 0 991 (_procedure_call (_simple)(_target(120))(_sensitivity(29)))))
        (w_63(_architecture 58 0 992 (_procedure_call (_simple)(_target(121))(_sensitivity(26)))))
        (w_64(_architecture 59 0 993 (_procedure_call (_simple)(_target(122))(_sensitivity(21)))))
        (w_65(_architecture 60 0 994 (_procedure_call (_simple)(_target(123))(_sensitivity(20)))))
        (w_66(_architecture 61 0 995 (_procedure_call (_simple)(_target(124))(_sensitivity(19)))))
        (w_67(_architecture 62 0 996 (_procedure_call (_simple)(_target(125))(_sensitivity(18)))))
        (w_68(_architecture 63 0 997 (_procedure_call (_simple)(_target(126))(_sensitivity(22)))))
        (w_69(_architecture 64 0 998 (_procedure_call (_simple)(_target(127))(_sensitivity(24)))))
        (w_70(_architecture 65 0 999 (_procedure_call (_simple)(_target(128))(_sensitivity(23)))))
        (w_71(_architecture 66 0 1000 (_procedure_call (_simple)(_target(129))(_sensitivity(25)))))
        (w_72(_architecture 67 0 1001 (_procedure_call (_simple)(_target(130))(_sensitivity(27)))))
        (w_73(_architecture 68 0 1002 (_procedure_call (_simple)(_target(131))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~STRING~12 0 32 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal InstancePath ~STRING~12 0 32 (_entity (_string \"*"\))))
    (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 33 \TRUE\ (_entity ((i 1)))))
    (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 34 \WARNING\ (_entity ((i 1)))))
    (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 35 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 36 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 37 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 38 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 39 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 40 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 41 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 42 \FALSE\ (_entity ((i 0)))))
    (_type (_internal ~STRING~121 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_generic (_internal TimingModel ~STRING~121 0 43 (_entity (_string \"UNIT"\))))
    (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 44 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 45 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 46 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 47 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 48 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 49 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 50 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 51 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A16 ~extieee.vital_timing.VitalDelayType01 0 52 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 53 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 54 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 55 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 56 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 57 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 59 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 60 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 61 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 62 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 63 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 64 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 65 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 66 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 67 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 68 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 69 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 70 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 71 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 72 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQA8 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQB8 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 89 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 90 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 91 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 92 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 93 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 94 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 96 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQC8 ~extieee.vital_timing.VitalDelayType01 0 97 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 98 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_DQD8 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 107 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 108 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 109 (_entity (((ns 0))((ns 0))))))
    (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 110 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 111 (_entity ((_others(ns 4607182418800017408))))))
    (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 112 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 113 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 114 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 115 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 116 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 117 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 118 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 119 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 120 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 121 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
    (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 122 \TRUE\ (_entity ((i 1)))))
    (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ((i 0))))))
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ((i 0))))))
    (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ((i 0))))))
    (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ((i 0))))))
    (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ((i 0))))))
    (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ((i 0))))))
    (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ((i 0))))))
    (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 132 (_entity (_in ((i 0))))))
    (_port (_internal A16 ~extieee.std_logic_1164.std_logic 0 133 (_entity (_in ((i 0))))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ((i 0))))))
    (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ((i 0))))))
    (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ((i 0))))))
    (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ((i 0))))))
    (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ((i 0))))))
    (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ((i 0))))))
    (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ((i 0))))))
    (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ((i 0))))))
    (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ((i 0))))))
    (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ((i 0))))))
    (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 144 (_entity (_in ((i 0))))))
    (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ((i 0))))))
    (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ((i 0))))))
    (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ((i 0))))))
    (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
    (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
    (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
    (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 3))))))
    (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
    (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_inout ((i 0))))))
    (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_inout ((i 0))))))
    (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_inout ((i 0))))))
    (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_inout ((i 0))))))
    (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_inout ((i 0))))))
    (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_inout ((i 0))))))
    (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_inout ((i 0))))))
    (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_inout ((i 0))))))
    (_port (_internal DQA8 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_inout ((i 0))))))
    (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_inout ((i 0))))))
    (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_inout ((i 0))))))
    (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 166 (_entity (_inout ((i 0))))))
    (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 167 (_entity (_inout ((i 0))))))
    (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 168 (_entity (_inout ((i 0))))))
    (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_inout ((i 0))))))
    (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_inout ((i 0))))))
    (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_inout ((i 0))))))
    (_port (_internal DQB8 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_inout ((i 0))))))
    (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 173 (_entity (_inout ((i 0))))))
    (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 174 (_entity (_inout ((i 0))))))
    (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 175 (_entity (_inout ((i 0))))))
    (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 176 (_entity (_inout ((i 0))))))
    (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
    (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
    (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
    (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
    (_port (_internal DQC8 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
    (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
    (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
    (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
    (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
    (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
    (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
    (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
    (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
    (_port (_internal DQD8 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
    (_type (_internal ~STRING~13 0 201 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 10))))))
    (_constant (_internal partID ~STRING~13 0 201 (_architecture (_string \"idt71v3156"\))))
    (_signal (_internal A0_ipd ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A1_ipd ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A2_ipd ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A3_ipd ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A4_ipd ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A5_ipd ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A6_ipd ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A7_ipd ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A8_ipd ~extieee.std_logic_1164.std_ulogic 0 214 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A9_ipd ~extieee.std_logic_1164.std_ulogic 0 215 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A10_ipd ~extieee.std_logic_1164.std_ulogic 0 216 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A11_ipd ~extieee.std_logic_1164.std_ulogic 0 217 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A12_ipd ~extieee.std_logic_1164.std_ulogic 0 218 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A13_ipd ~extieee.std_logic_1164.std_ulogic 0 219 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A14_ipd ~extieee.std_logic_1164.std_ulogic 0 220 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A15_ipd ~extieee.std_logic_1164.std_ulogic 0 221 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal A16_ipd ~extieee.std_logic_1164.std_ulogic 0 222 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA0_ipd ~extieee.std_logic_1164.std_ulogic 0 223 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA1_ipd ~extieee.std_logic_1164.std_ulogic 0 224 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA2_ipd ~extieee.std_logic_1164.std_ulogic 0 225 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA3_ipd ~extieee.std_logic_1164.std_ulogic 0 226 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA4_ipd ~extieee.std_logic_1164.std_ulogic 0 227 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA5_ipd ~extieee.std_logic_1164.std_ulogic 0 228 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA6_ipd ~extieee.std_logic_1164.std_ulogic 0 229 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA7_ipd ~extieee.std_logic_1164.std_ulogic 0 230 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQA8_ipd ~extieee.std_logic_1164.std_ulogic 0 231 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB0_ipd ~extieee.std_logic_1164.std_ulogic 0 232 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB1_ipd ~extieee.std_logic_1164.std_ulogic 0 233 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB2_ipd ~extieee.std_logic_1164.std_ulogic 0 234 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB3_ipd ~extieee.std_logic_1164.std_ulogic 0 235 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB4_ipd ~extieee.std_logic_1164.std_ulogic 0 236 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB5_ipd ~extieee.std_logic_1164.std_ulogic 0 237 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB6_ipd ~extieee.std_logic_1164.std_ulogic 0 238 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB7_ipd ~extieee.std_logic_1164.std_ulogic 0 239 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQB8_ipd ~extieee.std_logic_1164.std_ulogic 0 240 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC0_ipd ~extieee.std_logic_1164.std_ulogic 0 241 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC1_ipd ~extieee.std_logic_1164.std_ulogic 0 242 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC2_ipd ~extieee.std_logic_1164.std_ulogic 0 243 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC3_ipd ~extieee.std_logic_1164.std_ulogic 0 244 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC4_ipd ~extieee.std_logic_1164.std_ulogic 0 245 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC5_ipd ~extieee.std_logic_1164.std_ulogic 0 246 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC6_ipd ~extieee.std_logic_1164.std_ulogic 0 247 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC7_ipd ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQC8_ipd ~extieee.std_logic_1164.std_ulogic 0 249 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD0_ipd ~extieee.std_logic_1164.std_ulogic 0 250 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD1_ipd ~extieee.std_logic_1164.std_ulogic 0 251 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD2_ipd ~extieee.std_logic_1164.std_ulogic 0 252 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD3_ipd ~extieee.std_logic_1164.std_ulogic 0 253 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD4_ipd ~extieee.std_logic_1164.std_ulogic 0 254 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD5_ipd ~extieee.std_logic_1164.std_ulogic 0 255 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD6_ipd ~extieee.std_logic_1164.std_ulogic 0 256 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD7_ipd ~extieee.std_logic_1164.std_ulogic 0 257 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal DQD8_ipd ~extieee.std_logic_1164.std_ulogic 0 258 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal ADV_ipd ~extieee.std_logic_1164.std_ulogic 0 259 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal R_ipd ~extieee.std_logic_1164.std_ulogic 0 260 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLKENNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 261 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWDNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 262 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWCNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 263 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWBNeg_ipd ~extieee.std_logic_1164.std_ulogic 0 264 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal BWANeg_ipd ~extieee.std_logic_1164.std_ulogic 0 265 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE1Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 266 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2Neg_ipd ~extieee.std_logic_1164.std_ulogic 0 267 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CE2_ipd ~extieee.std_logic_1164.std_ulogic 0 268 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal CLK_ipd ~extieee.std_logic_1164.std_ulogic 0 269 (_architecture (_uni ((i 0)))(_param_out))))
    (_signal (_internal LBONeg_ipd ~extieee.std_logic_1164.std_ulogic 0 270 (_architecture (_uni ((i 3)))(_param_out))))
    (_signal (_internal OENeg_ipd ~extieee.std_logic_1164.std_ulogic 0 271 (_architecture (_uni ((i 0)))(_param_out))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external VitalSetupHoldCheck (ieee vital_timing 14))
      (_external VitalSetupHoldCheck (ieee vital_timing 15))
      (_external VitalPeriodPulseCheck (ieee vital_timing 17))
      (_external to_nat (. conversions 11))
      (_external to_slv (. conversions 22))
      (_external VitalPathDelay01Z (ieee vital_timing 9))
      (_external VitalWireDelay (ieee vital_timing 11))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
    (_type (_external ~extieee.vital_timing.VitalLogicArrayPT (ieee vital_timing VitalLogicArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayT (ieee vital_timing VitalTimeArrayT)))
    (_type (_external ~extieee.vital_timing.VitalTimeArrayPT (ieee vital_timing VitalTimeArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayT (ieee vital_timing VitalBoolArrayT)))
    (_type (_external ~extieee.vital_timing.VitalBoolArrayPT (ieee vital_timing VitalBoolArrayPT)))
    (_type (_external ~extieee.vital_timing.VitalTimingDataType (ieee vital_timing VitalTimingDataType)))
    (_type (_external ~extieee.vital_timing.VitalPeriodDataType (ieee vital_timing VitalPeriodDataType)))
    (_variable (_external ieee.vital_timing.VitalPeriodDataInit(ieee vital_timing VitalPeriodDataInit)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_timing.VitalEdgeSymbolType (ieee vital_timing VitalEdgeSymbolType)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extzaz.conversions.~POSITIVE~range~1~to~32~154 (. conversions ~POSITIVE~range~1~to~32~154)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataType (ieee vital_timing VitalGlitchDataType)))
    (_type (_external ~extieee.vital_timing.VitalGlitchDataArrayType (ieee vital_timing VitalGlitchDataArrayType)))
    (_type (_external ~extieee.vital_timing.VitalPath01ZType (ieee vital_timing VitalPath01ZType)))
    (_type (_external ~extieee.vital_timing.VitalPathArray01ZType (ieee vital_timing VitalPathArray01ZType)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01Z(ieee vital_timing VitalZeroDelay01Z)))
    (_type (_external ~extieee.vital_timing.VitalGlitchKindType (ieee vital_timing VitalGlitchKindType)))
    (_type (_external ~extieee.vital_timing.VitalOutputMapType (ieee vital_timing VitalOutputMapType)))
    (_variable (_external ieee.vital_timing.VitalDefaultOutputMap(ieee vital_timing VitalDefaultOutputMap)))
  )
  (_static
    (66 87 68 )
    (67 76 75 )
    (66 87 67 )
    (67 76 75 )
    (66 87 66 )
    (67 76 75 )
    (66 87 65 )
    (67 76 75 )
    (67 76 75 69 78 78 101 103 )
    (67 76 75 )
    (65 68 86 )
    (67 76 75 )
    (67 69 49 78 101 103 )
    (67 76 75 )
    (67 69 50 78 101 103 )
    (67 76 75 )
    (67 69 50 )
    (67 76 75 )
    (82 )
    (67 76 75 )
    (65 100 100 114 101 115 115 )
    (67 76 75 )
    (68 97 116 68 )
    (67 76 75 )
    (68 97 116 67 )
    (67 76 75 )
    (68 97 116 66 )
    (67 76 75 )
    (68 97 116 65 )
    (67 76 75 )
    (67 76 75 )
    (58 32 115 105 109 117 108 97 116 105 111 110 32 109 97 121 32 98 101 )
    (32 105 110 97 99 99 117 114 97 116 101 32 100 117 101 32 116 111 32 116 105 109 105 110 103 32 118 105 111 108 97 116 105 111 110 115 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 68 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 67 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 66 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 66 87 65 78 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 82 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 65 68 86 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 49 78 101 103 )
    (58 32 85 110 117 115 97 98 108 101 32 118 97 108 117 101 32 102 111 114 32 67 69 50 78 101 103 )
    (58 32 67 111 117 108 100 32 110 111 116 32 100 101 99 111 100 101 32 )
    (99 111 109 109 97 110 100 46 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (0 0 0 0 0 0 0 0 0 )
    (1 1 1 1 1 1 1 1 1 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (68 97 116 97 )
  )
  (_model . rtl 73 -1
  )
)
V 000044 55 3627          1556616499726 RTL
(_unit VHDL (pipe_stage 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616499725 2019.04.30 12:28:19)
  (_source (\./compile/pipe_stage.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499695)
    (_use )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \36\ (_entity ((i 36)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \17\ (_entity ((i 17)))))
    (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1210 0 44 (_entity (_out ))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(8)(9)(11)(10)(12)(13))(_sensitivity(3)(1))(_read(0)(4)(2)(6)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 9 -1
  )
)
V 000044 55 60908         1556616499848 SYN
(_unit VHDL (pll1 1 43 (syn 1 37 ))
  (_version v35)
  (_time 1556616499848 2019.04.30 12:28:19)
  (_source (\./src/PLL1.vhd\(\./compile/pll1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164))(altera_mf(altera_mf_components)))
  (_parameters dbg )
  (_entity
    (_time 1463086243692)
    (_use )
  )
  (_component
    (altpll
      (_object
        (_generic (_internal bandwidth ~extSTD.STANDARD.NATURAL 1 43 (_entity -1 ((i 0)))))
        (_generic (_internal bandwidth_type ~STRING~13 1 44 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal c0_high ~extSTD.STANDARD.NATURAL 1 45 (_entity -1 ((i 1)))))
        (_generic (_internal c0_initial ~extSTD.STANDARD.NATURAL 1 46 (_entity -1 ((i 1)))))
        (_generic (_internal c0_low ~extSTD.STANDARD.NATURAL 1 47 (_entity -1 ((i 1)))))
        (_generic (_internal c0_mode ~STRING~131 1 48 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c0_ph ~extSTD.STANDARD.NATURAL 1 49 (_entity -1 ((i 0)))))
        (_generic (_internal c0_test_source ~extSTD.STANDARD.INTEGER 1 50 (_entity -1 ((i 5)))))
        (_generic (_internal c1_high ~extSTD.STANDARD.NATURAL 1 51 (_entity -1 ((i 1)))))
        (_generic (_internal c1_initial ~extSTD.STANDARD.NATURAL 1 52 (_entity -1 ((i 1)))))
        (_generic (_internal c1_low ~extSTD.STANDARD.NATURAL 1 53 (_entity -1 ((i 1)))))
        (_generic (_internal c1_mode ~STRING~132 1 54 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c1_ph ~extSTD.STANDARD.NATURAL 1 55 (_entity -1 ((i 0)))))
        (_generic (_internal c1_test_source ~extSTD.STANDARD.INTEGER 1 56 (_entity -1 ((i 5)))))
        (_generic (_internal c1_use_casc_in ~STRING~133 1 57 (_entity -1 (_string \"off"\))))
        (_generic (_internal c2_high ~extSTD.STANDARD.NATURAL 1 58 (_entity -1 ((i 1)))))
        (_generic (_internal c2_initial ~extSTD.STANDARD.NATURAL 1 59 (_entity -1 ((i 1)))))
        (_generic (_internal c2_low ~extSTD.STANDARD.NATURAL 1 60 (_entity -1 ((i 1)))))
        (_generic (_internal c2_mode ~STRING~134 1 61 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c2_ph ~extSTD.STANDARD.NATURAL 1 62 (_entity -1 ((i 0)))))
        (_generic (_internal c2_test_source ~extSTD.STANDARD.INTEGER 1 63 (_entity -1 ((i 5)))))
        (_generic (_internal c2_use_casc_in ~STRING~135 1 64 (_entity -1 (_string \"off"\))))
        (_generic (_internal c3_high ~extSTD.STANDARD.NATURAL 1 65 (_entity -1 ((i 1)))))
        (_generic (_internal c3_initial ~extSTD.STANDARD.NATURAL 1 66 (_entity -1 ((i 1)))))
        (_generic (_internal c3_low ~extSTD.STANDARD.NATURAL 1 67 (_entity -1 ((i 1)))))
        (_generic (_internal c3_mode ~STRING~136 1 68 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c3_ph ~extSTD.STANDARD.NATURAL 1 69 (_entity -1 ((i 0)))))
        (_generic (_internal c3_test_source ~extSTD.STANDARD.INTEGER 1 70 (_entity -1 ((i 5)))))
        (_generic (_internal c3_use_casc_in ~STRING~137 1 71 (_entity -1 (_string \"off"\))))
        (_generic (_internal c4_high ~extSTD.STANDARD.NATURAL 1 72 (_entity -1 ((i 1)))))
        (_generic (_internal c4_initial ~extSTD.STANDARD.NATURAL 1 73 (_entity -1 ((i 1)))))
        (_generic (_internal c4_low ~extSTD.STANDARD.NATURAL 1 74 (_entity -1 ((i 1)))))
        (_generic (_internal c4_mode ~STRING~138 1 75 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c4_ph ~extSTD.STANDARD.NATURAL 1 76 (_entity -1 ((i 0)))))
        (_generic (_internal c4_test_source ~extSTD.STANDARD.INTEGER 1 77 (_entity -1 ((i 5)))))
        (_generic (_internal c4_use_casc_in ~STRING~139 1 78 (_entity -1 (_string \"off"\))))
        (_generic (_internal c5_high ~extSTD.STANDARD.NATURAL 1 79 (_entity -1 ((i 1)))))
        (_generic (_internal c5_initial ~extSTD.STANDARD.NATURAL 1 80 (_entity -1 ((i 1)))))
        (_generic (_internal c5_low ~extSTD.STANDARD.NATURAL 1 81 (_entity -1 ((i 1)))))
        (_generic (_internal c5_mode ~STRING~1310 1 82 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal c5_ph ~extSTD.STANDARD.NATURAL 1 83 (_entity -1 ((i 0)))))
        (_generic (_internal c5_test_source ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 ((i 5)))))
        (_generic (_internal c5_use_casc_in ~STRING~1311 1 85 (_entity -1 (_string \"off"\))))
        (_generic (_internal charge_pump_current ~extSTD.STANDARD.NATURAL 1 86 (_entity -1 ((i 2)))))
        (_generic (_internal clk0_counter ~STRING~1312 1 87 (_entity -1 (_string \"g0"\))))
        (_generic (_internal clk0_divide_by ~extSTD.STANDARD.POSITIVE 1 88 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 89 (_entity -1 ((i 50)))))
        (_generic (_internal clk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 90 (_entity -1 ((i 1)))))
        (_generic (_internal clk0_output_frequency ~extSTD.STANDARD.NATURAL 1 91 (_entity -1 ((i 0)))))
        (_generic (_internal clk0_phase_shift ~STRING~1313 1 92 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk0_time_delay ~STRING~1314 1 93 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_counter ~STRING~1315 1 94 (_entity -1 (_string \"g1"\))))
        (_generic (_internal clk1_divide_by ~extSTD.STANDARD.POSITIVE 1 95 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 96 (_entity -1 ((i 50)))))
        (_generic (_internal clk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 97 (_entity -1 ((i 1)))))
        (_generic (_internal clk1_output_frequency ~extSTD.STANDARD.NATURAL 1 98 (_entity -1 ((i 0)))))
        (_generic (_internal clk1_phase_shift ~STRING~1316 1 99 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk1_time_delay ~STRING~1317 1 100 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_counter ~STRING~1318 1 101 (_entity -1 (_string \"g2"\))))
        (_generic (_internal clk2_divide_by ~extSTD.STANDARD.POSITIVE 1 102 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 103 (_entity -1 ((i 50)))))
        (_generic (_internal clk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 104 (_entity -1 ((i 1)))))
        (_generic (_internal clk2_output_frequency ~extSTD.STANDARD.NATURAL 1 105 (_entity -1 ((i 0)))))
        (_generic (_internal clk2_phase_shift ~STRING~1319 1 106 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk2_time_delay ~STRING~1320 1 107 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_counter ~STRING~1321 1 108 (_entity -1 (_string \"g3"\))))
        (_generic (_internal clk3_divide_by ~extSTD.STANDARD.POSITIVE 1 109 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 110 (_entity -1 ((i 50)))))
        (_generic (_internal clk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 111 (_entity -1 ((i 1)))))
        (_generic (_internal clk3_phase_shift ~STRING~1322 1 112 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk3_time_delay ~STRING~1323 1 113 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_counter ~STRING~1324 1 114 (_entity -1 (_string \"l0"\))))
        (_generic (_internal clk4_divide_by ~extSTD.STANDARD.POSITIVE 1 115 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_duty_cycle ~extSTD.STANDARD.NATURAL 1 116 (_entity -1 ((i 50)))))
        (_generic (_internal clk4_multiply_by ~extSTD.STANDARD.POSITIVE 1 117 (_entity -1 ((i 1)))))
        (_generic (_internal clk4_phase_shift ~STRING~1325 1 118 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk4_time_delay ~STRING~1326 1 119 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_counter ~STRING~1327 1 120 (_entity -1 (_string \"l1"\))))
        (_generic (_internal clk5_divide_by ~extSTD.STANDARD.POSITIVE 1 121 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_duty_cycle ~extSTD.STANDARD.NATURAL 1 122 (_entity -1 ((i 50)))))
        (_generic (_internal clk5_multiply_by ~extSTD.STANDARD.POSITIVE 1 123 (_entity -1 ((i 1)))))
        (_generic (_internal clk5_phase_shift ~STRING~1328 1 124 (_entity -1 (_string \"0"\))))
        (_generic (_internal clk5_time_delay ~STRING~1329 1 125 (_entity -1 (_string \"0"\))))
        (_generic (_internal compensate_clock ~STRING~1330 1 126 (_entity -1 (_string \"CLK0"\))))
        (_generic (_internal down_spread ~STRING~1331 1 127 (_entity -1 (_string \"0.0"\))))
        (_generic (_internal e0_high ~extSTD.STANDARD.NATURAL 1 128 (_entity -1 ((i 1)))))
        (_generic (_internal e0_initial ~extSTD.STANDARD.NATURAL 1 129 (_entity -1 ((i 1)))))
        (_generic (_internal e0_low ~extSTD.STANDARD.NATURAL 1 130 (_entity -1 ((i 1)))))
        (_generic (_internal e0_mode ~STRING~1332 1 131 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e0_ph ~extSTD.STANDARD.NATURAL 1 132 (_entity -1 ((i 0)))))
        (_generic (_internal e0_time_delay ~extSTD.STANDARD.NATURAL 1 133 (_entity -1 ((i 0)))))
        (_generic (_internal e1_high ~extSTD.STANDARD.NATURAL 1 134 (_entity -1 ((i 1)))))
        (_generic (_internal e1_initial ~extSTD.STANDARD.NATURAL 1 135 (_entity -1 ((i 1)))))
        (_generic (_internal e1_low ~extSTD.STANDARD.NATURAL 1 136 (_entity -1 ((i 1)))))
        (_generic (_internal e1_mode ~STRING~1333 1 137 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e1_ph ~extSTD.STANDARD.NATURAL 1 138 (_entity -1 ((i 0)))))
        (_generic (_internal e1_time_delay ~extSTD.STANDARD.NATURAL 1 139 (_entity -1 ((i 0)))))
        (_generic (_internal e2_high ~extSTD.STANDARD.NATURAL 1 140 (_entity -1 ((i 1)))))
        (_generic (_internal e2_initial ~extSTD.STANDARD.NATURAL 1 141 (_entity -1 ((i 1)))))
        (_generic (_internal e2_low ~extSTD.STANDARD.NATURAL 1 142 (_entity -1 ((i 1)))))
        (_generic (_internal e2_mode ~STRING~1334 1 143 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e2_ph ~extSTD.STANDARD.NATURAL 1 144 (_entity -1 ((i 0)))))
        (_generic (_internal e2_time_delay ~extSTD.STANDARD.NATURAL 1 145 (_entity -1 ((i 0)))))
        (_generic (_internal e3_high ~extSTD.STANDARD.NATURAL 1 146 (_entity -1 ((i 1)))))
        (_generic (_internal e3_initial ~extSTD.STANDARD.NATURAL 1 147 (_entity -1 ((i 1)))))
        (_generic (_internal e3_low ~extSTD.STANDARD.NATURAL 1 148 (_entity -1 ((i 1)))))
        (_generic (_internal e3_mode ~STRING~1335 1 149 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal e3_ph ~extSTD.STANDARD.NATURAL 1 150 (_entity -1 ((i 0)))))
        (_generic (_internal e3_time_delay ~extSTD.STANDARD.NATURAL 1 151 (_entity -1 ((i 0)))))
        (_generic (_internal enable0_counter ~STRING~1336 1 152 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable1_counter ~STRING~1337 1 153 (_entity -1 (_string \"l0"\))))
        (_generic (_internal enable_switch_over_counter ~STRING~1338 1 154 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal extclk0_counter ~STRING~1339 1 155 (_entity -1 (_string \"e0"\))))
        (_generic (_internal extclk0_divide_by ~extSTD.STANDARD.POSITIVE 1 156 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_duty_cycle ~extSTD.STANDARD.NATURAL 1 157 (_entity -1 ((i 50)))))
        (_generic (_internal extclk0_multiply_by ~extSTD.STANDARD.POSITIVE 1 158 (_entity -1 ((i 1)))))
        (_generic (_internal extclk0_phase_shift ~STRING~1340 1 159 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk0_time_delay ~STRING~1341 1 160 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_counter ~STRING~1342 1 161 (_entity -1 (_string \"e1"\))))
        (_generic (_internal extclk1_divide_by ~extSTD.STANDARD.POSITIVE 1 162 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_duty_cycle ~extSTD.STANDARD.NATURAL 1 163 (_entity -1 ((i 50)))))
        (_generic (_internal extclk1_multiply_by ~extSTD.STANDARD.POSITIVE 1 164 (_entity -1 ((i 1)))))
        (_generic (_internal extclk1_phase_shift ~STRING~1343 1 165 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk1_time_delay ~STRING~1344 1 166 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_counter ~STRING~1345 1 167 (_entity -1 (_string \"e2"\))))
        (_generic (_internal extclk2_divide_by ~extSTD.STANDARD.POSITIVE 1 168 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_duty_cycle ~extSTD.STANDARD.NATURAL 1 169 (_entity -1 ((i 50)))))
        (_generic (_internal extclk2_multiply_by ~extSTD.STANDARD.POSITIVE 1 170 (_entity -1 ((i 1)))))
        (_generic (_internal extclk2_phase_shift ~STRING~1346 1 171 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk2_time_delay ~STRING~1347 1 172 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_counter ~STRING~1348 1 173 (_entity -1 (_string \"e3"\))))
        (_generic (_internal extclk3_divide_by ~extSTD.STANDARD.POSITIVE 1 174 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_duty_cycle ~extSTD.STANDARD.NATURAL 1 175 (_entity -1 ((i 50)))))
        (_generic (_internal extclk3_multiply_by ~extSTD.STANDARD.POSITIVE 1 176 (_entity -1 ((i 1)))))
        (_generic (_internal extclk3_phase_shift ~STRING~1349 1 177 (_entity -1 (_string \"0"\))))
        (_generic (_internal extclk3_time_delay ~STRING~1350 1 178 (_entity -1 (_string \"0"\))))
        (_generic (_internal feedback_source ~STRING~1351 1 179 (_entity -1 (_string \"EXTCLK0"\))))
        (_generic (_internal g0_high ~extSTD.STANDARD.NATURAL 1 180 (_entity -1 ((i 1)))))
        (_generic (_internal g0_initial ~extSTD.STANDARD.NATURAL 1 181 (_entity -1 ((i 1)))))
        (_generic (_internal g0_low ~extSTD.STANDARD.NATURAL 1 182 (_entity -1 ((i 1)))))
        (_generic (_internal g0_mode ~STRING~1352 1 183 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g0_ph ~extSTD.STANDARD.NATURAL 1 184 (_entity -1 ((i 0)))))
        (_generic (_internal g0_time_delay ~extSTD.STANDARD.NATURAL 1 185 (_entity -1 ((i 0)))))
        (_generic (_internal g1_high ~extSTD.STANDARD.NATURAL 1 186 (_entity -1 ((i 1)))))
        (_generic (_internal g1_initial ~extSTD.STANDARD.NATURAL 1 187 (_entity -1 ((i 1)))))
        (_generic (_internal g1_low ~extSTD.STANDARD.NATURAL 1 188 (_entity -1 ((i 1)))))
        (_generic (_internal g1_mode ~STRING~1353 1 189 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g1_ph ~extSTD.STANDARD.NATURAL 1 190 (_entity -1 ((i 0)))))
        (_generic (_internal g1_time_delay ~extSTD.STANDARD.NATURAL 1 191 (_entity -1 ((i 0)))))
        (_generic (_internal g2_high ~extSTD.STANDARD.NATURAL 1 192 (_entity -1 ((i 1)))))
        (_generic (_internal g2_initial ~extSTD.STANDARD.NATURAL 1 193 (_entity -1 ((i 1)))))
        (_generic (_internal g2_low ~extSTD.STANDARD.NATURAL 1 194 (_entity -1 ((i 1)))))
        (_generic (_internal g2_mode ~STRING~1354 1 195 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g2_ph ~extSTD.STANDARD.NATURAL 1 196 (_entity -1 ((i 0)))))
        (_generic (_internal g2_time_delay ~extSTD.STANDARD.NATURAL 1 197 (_entity -1 ((i 0)))))
        (_generic (_internal g3_high ~extSTD.STANDARD.NATURAL 1 198 (_entity -1 ((i 1)))))
        (_generic (_internal g3_initial ~extSTD.STANDARD.NATURAL 1 199 (_entity -1 ((i 1)))))
        (_generic (_internal g3_low ~extSTD.STANDARD.NATURAL 1 200 (_entity -1 ((i 1)))))
        (_generic (_internal g3_mode ~STRING~1355 1 201 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal g3_ph ~extSTD.STANDARD.NATURAL 1 202 (_entity -1 ((i 0)))))
        (_generic (_internal g3_time_delay ~extSTD.STANDARD.NATURAL 1 203 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_counter ~extSTD.STANDARD.INTEGER 1 204 (_entity -1 ((i 0)))))
        (_generic (_internal gate_lock_signal ~STRING~1356 1 205 (_entity -1 (_string \"NO"\))))
        (_generic (_internal inclk0_input_frequency ~extSTD.STANDARD.POSITIVE 1 206 (_entity -1 )))
        (_generic (_internal inclk1_input_frequency ~extSTD.STANDARD.NATURAL 1 207 (_entity -1 ((i 0)))))
        (_generic (_internal intended_device_family ~STRING~1357 1 208 (_entity -1 (_string \"Stratix"\))))
        (_generic (_internal invalid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 209 (_entity -1 ((i 5)))))
        (_generic (_internal l0_high ~extSTD.STANDARD.NATURAL 1 210 (_entity -1 ((i 1)))))
        (_generic (_internal l0_initial ~extSTD.STANDARD.NATURAL 1 211 (_entity -1 ((i 1)))))
        (_generic (_internal l0_low ~extSTD.STANDARD.NATURAL 1 212 (_entity -1 ((i 1)))))
        (_generic (_internal l0_mode ~STRING~1358 1 213 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l0_ph ~extSTD.STANDARD.NATURAL 1 214 (_entity -1 ((i 0)))))
        (_generic (_internal l0_time_delay ~extSTD.STANDARD.NATURAL 1 215 (_entity -1 ((i 0)))))
        (_generic (_internal l1_high ~extSTD.STANDARD.NATURAL 1 216 (_entity -1 ((i 1)))))
        (_generic (_internal l1_initial ~extSTD.STANDARD.NATURAL 1 217 (_entity -1 ((i 1)))))
        (_generic (_internal l1_low ~extSTD.STANDARD.NATURAL 1 218 (_entity -1 ((i 1)))))
        (_generic (_internal l1_mode ~STRING~1359 1 219 (_entity -1 (_string \"bypass"\))))
        (_generic (_internal l1_ph ~extSTD.STANDARD.NATURAL 1 220 (_entity -1 ((i 0)))))
        (_generic (_internal l1_time_delay ~extSTD.STANDARD.NATURAL 1 221 (_entity -1 ((i 0)))))
        (_generic (_internal lock_high ~extSTD.STANDARD.NATURAL 1 222 (_entity -1 ((i 1)))))
        (_generic (_internal lock_low ~extSTD.STANDARD.NATURAL 1 223 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_c ~extSTD.STANDARD.NATURAL 1 224 (_entity -1 ((i 5)))))
        (_generic (_internal loop_filter_r ~STRING~1360 1 225 (_entity -1 (_string \" 1.000000"\))))
        (_generic (_internal lpm_hint ~STRING~1361 1 226 (_entity -1 (_string \"UNUSED"\))))
        (_generic (_internal lpm_type ~STRING~1362 1 227 (_entity -1 (_string \"altpll"\))))
        (_generic (_internal m ~extSTD.STANDARD.NATURAL 1 228 (_entity -1 ((i 0)))))
        (_generic (_internal m2 ~extSTD.STANDARD.NATURAL 1 229 (_entity -1 ((i 1)))))
        (_generic (_internal m_initial ~extSTD.STANDARD.NATURAL 1 230 (_entity -1 ((i 1)))))
        (_generic (_internal m_ph ~extSTD.STANDARD.NATURAL 1 231 (_entity -1 ((i 0)))))
        (_generic (_internal m_test_source ~extSTD.STANDARD.INTEGER 1 232 (_entity -1 ((i 5)))))
        (_generic (_internal m_time_delay ~extSTD.STANDARD.NATURAL 1 233 (_entity -1 ((i 0)))))
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 1 234 (_entity -1 ((i 1)))))
        (_generic (_internal n2 ~extSTD.STANDARD.NATURAL 1 235 (_entity -1 ((i 1)))))
        (_generic (_internal n_time_delay ~extSTD.STANDARD.NATURAL 1 236 (_entity -1 ((i 0)))))
        (_generic (_internal operation_mode ~STRING~1363 1 237 (_entity -1 (_string \"NORMAL"\))))
        (_generic (_internal pfd_max ~extSTD.STANDARD.NATURAL 1 238 (_entity -1 ((i 0)))))
        (_generic (_internal pfd_min ~extSTD.STANDARD.NATURAL 1 239 (_entity -1 ((i 0)))))
        (_generic (_internal pll_type ~STRING~1364 1 240 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal port_activeclock ~STRING~1365 1 241 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_areset ~STRING~1366 1 242 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk0 ~STRING~1367 1 243 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk1 ~STRING~1368 1 244 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk2 ~STRING~1369 1 245 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk3 ~STRING~1370 1 246 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk4 ~STRING~1371 1 247 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clk5 ~STRING~1372 1 248 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad0 ~STRING~1373 1 249 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkbad1 ~STRING~1374 1 250 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena0 ~STRING~1375 1 251 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena1 ~STRING~1376 1 252 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena2 ~STRING~1377 1 253 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena3 ~STRING~1378 1 254 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena4 ~STRING~1379 1 255 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkena5 ~STRING~1380 1 256 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkloss ~STRING~1381 1 257 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_clkswitch ~STRING~1382 1 258 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable0 ~STRING~1383 1 259 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_enable1 ~STRING~1384 1 260 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk0 ~STRING~1385 1 261 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk1 ~STRING~1386 1 262 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk2 ~STRING~1387 1 263 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclk3 ~STRING~1388 1 264 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena0 ~STRING~1389 1 265 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena1 ~STRING~1390 1 266 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena2 ~STRING~1391 1 267 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_extclkena3 ~STRING~1392 1 268 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_fbin ~STRING~1393 1 269 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk0 ~STRING~1394 1 270 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_inclk1 ~STRING~1395 1 271 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pfdena ~STRING~1396 1 272 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_pllena ~STRING~1397 1 273 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanaclr ~STRING~1398 1 274 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanclk ~STRING~1399 1 275 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandata ~STRING~13100 1 276 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandataout ~STRING~13101 1 277 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scandone ~STRING~13102 1 278 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanread ~STRING~13103 1 279 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_scanwrite ~STRING~13104 1 280 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout0 ~STRING~13105 1 281 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal port_sclkout1 ~STRING~13106 1 282 (_entity -1 (_string \"PORT_CONNECTIVITY"\))))
        (_generic (_internal primary_clock ~STRING~13107 1 283 (_entity -1 (_string \"inclk0"\))))
        (_generic (_internal qualify_conf_done ~STRING~13108 1 284 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal scan_chain ~STRING~13109 1 285 (_entity -1 (_string \"LONG"\))))
        (_generic (_internal sclkout0_phase_shift ~STRING~13110 1 286 (_entity -1 (_string \"0"\))))
        (_generic (_internal sclkout1_phase_shift ~STRING~13111 1 287 (_entity -1 (_string \"0"\))))
        (_generic (_internal self_reset_on_gated_loss_lock ~STRING~13112 1 288 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal simulation_type ~STRING~13113 1 289 (_entity -1 (_string \"functional"\))))
        (_generic (_internal skip_vco ~STRING~13114 1 290 (_entity -1 (_string \"off"\))))
        (_generic (_internal source_is_pll ~STRING~13115 1 291 (_entity -1 (_string \"off"\))))
        (_generic (_internal spread_frequency ~extSTD.STANDARD.NATURAL 1 292 (_entity -1 ((i 0)))))
        (_generic (_internal ss ~extSTD.STANDARD.NATURAL 1 293 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_counter ~extSTD.STANDARD.NATURAL 1 294 (_entity -1 ((i 0)))))
        (_generic (_internal switch_over_on_gated_lock ~STRING~13116 1 295 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_on_lossclk ~STRING~13117 1 296 (_entity -1 (_string \"OFF"\))))
        (_generic (_internal switch_over_type ~STRING~13118 1 297 (_entity -1 (_string \"AUTO"\))))
        (_generic (_internal valid_lock_multiplier ~extSTD.STANDARD.NATURAL 1 298 (_entity -1 ((i 1)))))
        (_generic (_internal vco_center ~extSTD.STANDARD.NATURAL 1 299 (_entity -1 ((i 0)))))
        (_generic (_internal vco_divide_by ~extSTD.STANDARD.INTEGER 1 300 (_entity -1 ((i 0)))))
        (_generic (_internal vco_max ~extSTD.STANDARD.NATURAL 1 301 (_entity -1 ((i 0)))))
        (_generic (_internal vco_min ~extSTD.STANDARD.NATURAL 1 302 (_entity -1 ((i 0)))))
        (_generic (_internal vco_multiply_by ~extSTD.STANDARD.INTEGER 1 303 (_entity -1 ((i 0)))))
        (_generic (_internal vco_post_scale ~extSTD.STANDARD.NATURAL 1 304 (_entity -1 ((i 0)))))
        (_port (_internal areset ~extieee.std_logic_1164.std_logic 1 307 (_entity (_in ((i 2))))))
        (_port (_internal clkena ~std_logic_vector{5~downto~0}~13 1 308 (_entity (_in ((_others(i 3)))))))
        (_port (_internal clkswitch ~extieee.std_logic_1164.std_logic 1 309 (_entity (_in ((i 2))))))
        (_port (_internal comparator ~extieee.std_logic_1164.std_logic 1 310 (_entity (_in ((i 2))))))
        (_port (_internal extclkena ~std_logic_vector{3~downto~0}~13 1 311 (_entity (_in ((_others(i 3)))))))
        (_port (_internal fbin ~extieee.std_logic_1164.std_logic 1 312 (_entity (_in ((i 3))))))
        (_port (_internal inclk ~std_logic_vector{1~downto~0}~13 1 313 (_entity (_in ((_others(i 2)))))))
        (_port (_internal pfdena ~extieee.std_logic_1164.std_logic 1 314 (_entity (_in ((i 3))))))
        (_port (_internal pllena ~extieee.std_logic_1164.std_logic 1 315 (_entity (_in ((i 3))))))
        (_port (_internal scanaclr ~extieee.std_logic_1164.std_logic 1 316 (_entity (_in ((i 2))))))
        (_port (_internal scanclk ~extieee.std_logic_1164.std_logic 1 317 (_entity (_in ((i 2))))))
        (_port (_internal scandata ~extieee.std_logic_1164.std_logic 1 318 (_entity (_in ((i 2))))))
        (_port (_internal scanread ~extieee.std_logic_1164.std_logic 1 319 (_entity (_in ((i 2))))))
        (_port (_internal scanwrite ~extieee.std_logic_1164.std_logic 1 320 (_entity (_in ((i 2))))))
        (_port (_internal activeclock ~extieee.std_logic_1164.std_logic 1 321 (_entity (_out ))))
        (_port (_internal clk ~std_logic_vector{5~downto~0}~13120 1 322 (_entity (_out ))))
        (_port (_internal clkbad ~std_logic_vector{1~downto~0}~13122 1 323 (_entity (_out ))))
        (_port (_internal clkloss ~extieee.std_logic_1164.std_logic 1 324 (_entity (_out ))))
        (_port (_internal enable0 ~extieee.std_logic_1164.std_logic 1 325 (_entity (_out ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 1 326 (_entity (_out ))))
        (_port (_internal extclk ~std_logic_vector{3~downto~0}~13124 1 327 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 1 328 (_entity (_out ))))
        (_port (_internal scandataout ~extieee.std_logic_1164.std_logic 1 329 (_entity (_out ))))
        (_port (_internal scandone ~extieee.std_logic_1164.std_logic 1 330 (_entity (_out ))))
        (_port (_internal sclkout0 ~extieee.std_logic_1164.std_logic 1 331 (_entity (_out ))))
        (_port (_internal sclkout1 ~extieee.std_logic_1164.std_logic 1 332 (_entity (_out ))))
      )
    )
  )
  (_instantiation altpll_component 1 368 (_component altpll )
    (_generic
      ((bandwidth_type)(_string \"AUTO"\))
      ((clk0_divide_by)((i 1)))
      ((clk0_duty_cycle)((i 50)))
      ((clk0_multiply_by)((i 6)))
      ((clk0_phase_shift)(_string \"300"\))
      ((clk0_time_delay)(_string \"0"\))
      ((compensate_clock)(_string \"CLK0"\))
      ((gate_lock_signal)(_string \"NO"\))
      ((inclk0_input_frequency)((i 30303)))
      ((intended_device_family)(_string \"Stratix"\))
      ((invalid_lock_multiplier)((i 5)))
      ((lock_high)((i 1)))
      ((lock_low)((i 5)))
      ((lpm_type)(_string \"altpll"\))
      ((operation_mode)(_string \"NORMAL"\))
      ((pll_type)(_string \"ENHANCED"\))
      ((spread_frequency)((i 0)))
      ((valid_lock_multiplier)((i 1)))
    )
    (_port
      ((clkena)(sub_wire4))
      ((extclkena)(sub_wire8))
      ((inclk)(sub_wire7))
      ((clk)(sub_wire0))
      ((locked)(sub_wire2))
    )
    (_use (_entity altera_mf altpll)
      (_generic
        ((intended_device_family)(_string \"Stratix"\))
        ((operation_mode)(_string \"NORMAL"\))
        ((pll_type)(_string \"ENHANCED"\))
        ((qualify_conf_done)(_string \"OFF"\))
        ((compensate_clock)(_string \"CLK0"\))
        ((scan_chain)(_string \"LONG"\))
        ((primary_clock)(_string \"inclk0"\))
        ((inclk0_input_frequency)((i 30303)))
        ((inclk1_input_frequency)((i 0)))
        ((gate_lock_signal)(_string \"NO"\))
        ((gate_lock_counter)((i 0)))
        ((lock_high)((i 1)))
        ((lock_low)((i 5)))
        ((valid_lock_multiplier)((i 1)))
        ((invalid_lock_multiplier)((i 5)))
        ((switch_over_type)(_string \"AUTO"\))
        ((switch_over_on_lossclk)(_string \"OFF"\))
        ((switch_over_on_gated_lock)(_string \"OFF"\))
        ((enable_switch_over_counter)(_string \"OFF"\))
        ((switch_over_counter)((i 0)))
        ((feedback_source)(_string \"EXTCLK0"\))
        ((bandwidth)((i 0)))
        ((bandwidth_type)(_string \"AUTO"\))
        ((lpm_hint)(_string \"UNUSED"\))
        ((spread_frequency)((i 0)))
        ((down_spread)(_string \"0.0"\))
        ((self_reset_on_gated_loss_lock)(_string \"OFF"\))
        ((simulation_type)(_string \"functional"\))
        ((source_is_pll)(_string \"off"\))
        ((skip_vco)(_string \"off"\))
        ((clk5_multiply_by)((i 1)))
        ((clk4_multiply_by)((i 1)))
        ((clk3_multiply_by)((i 1)))
        ((clk2_multiply_by)((i 1)))
        ((clk1_multiply_by)((i 1)))
        ((clk0_multiply_by)((i 6)))
        ((clk5_divide_by)((i 1)))
        ((clk4_divide_by)((i 1)))
        ((clk3_divide_by)((i 1)))
        ((clk2_divide_by)((i 1)))
        ((clk1_divide_by)((i 1)))
        ((clk0_divide_by)((i 1)))
        ((clk5_phase_shift)(_string \"0"\))
        ((clk4_phase_shift)(_string \"0"\))
        ((clk3_phase_shift)(_string \"0"\))
        ((clk2_phase_shift)(_string \"0"\))
        ((clk1_phase_shift)(_string \"0"\))
        ((clk0_phase_shift)(_string \"300"\))
        ((clk5_time_delay)(_string \"0"\))
        ((clk4_time_delay)(_string \"0"\))
        ((clk3_time_delay)(_string \"0"\))
        ((clk2_time_delay)(_string \"0"\))
        ((clk1_time_delay)(_string \"0"\))
        ((clk0_time_delay)(_string \"0"\))
        ((clk5_duty_cycle)((i 50)))
        ((clk4_duty_cycle)((i 50)))
        ((clk3_duty_cycle)((i 50)))
        ((clk2_duty_cycle)((i 50)))
        ((clk1_duty_cycle)((i 50)))
        ((clk0_duty_cycle)((i 50)))
        ((clk2_output_frequency)((i 0)))
        ((clk1_output_frequency)((i 0)))
        ((clk0_output_frequency)((i 0)))
        ((extclk3_multiply_by)((i 1)))
        ((extclk2_multiply_by)((i 1)))
        ((extclk1_multiply_by)((i 1)))
        ((extclk0_multiply_by)((i 1)))
        ((extclk3_divide_by)((i 1)))
        ((extclk2_divide_by)((i 1)))
        ((extclk1_divide_by)((i 1)))
        ((extclk0_divide_by)((i 1)))
        ((extclk3_phase_shift)(_string \"0"\))
        ((extclk2_phase_shift)(_string \"0"\))
        ((extclk1_phase_shift)(_string \"0"\))
        ((extclk0_phase_shift)(_string \"0"\))
        ((extclk3_time_delay)(_string \"0"\))
        ((extclk2_time_delay)(_string \"0"\))
        ((extclk1_time_delay)(_string \"0"\))
        ((extclk0_time_delay)(_string \"0"\))
        ((extclk3_duty_cycle)((i 50)))
        ((extclk2_duty_cycle)((i 50)))
        ((extclk1_duty_cycle)((i 50)))
        ((extclk0_duty_cycle)((i 50)))
        ((vco_multiply_by)((i 0)))
        ((vco_divide_by)((i 0)))
        ((sclkout0_phase_shift)(_string \"0"\))
        ((sclkout1_phase_shift)(_string \"0"\))
        ((vco_min)((i 0)))
        ((vco_max)((i 0)))
        ((vco_center)((i 0)))
        ((pfd_min)((i 0)))
        ((pfd_max)((i 0)))
        ((m_initial)((i 1)))
        ((m)((i 0)))
        ((n)((i 1)))
        ((m2)((i 1)))
        ((n2)((i 1)))
        ((ss)((i 0)))
        ((c0_high)((i 1)))
        ((c1_high)((i 1)))
        ((c2_high)((i 1)))
        ((c3_high)((i 1)))
        ((c4_high)((i 1)))
        ((c5_high)((i 1)))
        ((l0_high)((i 1)))
        ((l1_high)((i 1)))
        ((g0_high)((i 1)))
        ((g1_high)((i 1)))
        ((g2_high)((i 1)))
        ((g3_high)((i 1)))
        ((e0_high)((i 1)))
        ((e1_high)((i 1)))
        ((e2_high)((i 1)))
        ((e3_high)((i 1)))
        ((c0_low)((i 1)))
        ((c1_low)((i 1)))
        ((c2_low)((i 1)))
        ((c3_low)((i 1)))
        ((c4_low)((i 1)))
        ((c5_low)((i 1)))
        ((l0_low)((i 1)))
        ((l1_low)((i 1)))
        ((g0_low)((i 1)))
        ((g1_low)((i 1)))
        ((g2_low)((i 1)))
        ((g3_low)((i 1)))
        ((e0_low)((i 1)))
        ((e1_low)((i 1)))
        ((e2_low)((i 1)))
        ((e3_low)((i 1)))
        ((c0_initial)((i 1)))
        ((c1_initial)((i 1)))
        ((c2_initial)((i 1)))
        ((c3_initial)((i 1)))
        ((c4_initial)((i 1)))
        ((c5_initial)((i 1)))
        ((l0_initial)((i 1)))
        ((l1_initial)((i 1)))
        ((g1_initial)((i 1)))
        ((g2_initial)((i 1)))
        ((g3_initial)((i 1)))
        ((e0_initial)((i 1)))
        ((e1_initial)((i 1)))
        ((e2_initial)((i 1)))
        ((e3_initial)((i 1)))
        ((c0_mode)(_string \"bypass"\))
        ((c1_mode)(_string \"bypass"\))
        ((c2_mode)(_string \"bypass"\))
        ((c3_mode)(_string \"bypass"\))
        ((c4_mode)(_string \"bypass"\))
        ((c5_mode)(_string \"bypass"\))
        ((l0_mode)(_string \"bypass"\))
        ((l1_mode)(_string \"bypass"\))
        ((g0_mode)(_string \"bypass"\))
        ((g1_mode)(_string \"bypass"\))
        ((g2_mode)(_string \"bypass"\))
        ((g3_mode)(_string \"bypass"\))
        ((e0_mode)(_string \"bypass"\))
        ((e1_mode)(_string \"bypass"\))
        ((e2_mode)(_string \"bypass"\))
        ((e3_mode)(_string \"bypass"\))
        ((c0_ph)((i 0)))
        ((c1_ph)((i 0)))
        ((c2_ph)((i 0)))
        ((c3_ph)((i 0)))
        ((c4_ph)((i 0)))
        ((c5_ph)((i 0)))
        ((l0_ph)((i 0)))
        ((l1_ph)((i 0)))
        ((g0_ph)((i 0)))
        ((g1_ph)((i 0)))
        ((g2_ph)((i 0)))
        ((g3_ph)((i 0)))
        ((e0_ph)((i 0)))
        ((e1_ph)((i 0)))
        ((e2_ph)((i 0)))
        ((e3_ph)((i 0)))
        ((m_ph)((i 0)))
        ((l0_time_delay)((i 0)))
        ((l1_time_delay)((i 0)))
        ((g0_time_delay)((i 0)))
        ((g1_time_delay)((i 0)))
        ((g2_time_delay)((i 0)))
        ((g3_time_delay)((i 0)))
        ((e0_time_delay)((i 0)))
        ((e1_time_delay)((i 0)))
        ((e2_time_delay)((i 0)))
        ((e3_time_delay)((i 0)))
        ((m_time_delay)((i 0)))
        ((n_time_delay)((i 0)))
        ((c1_use_casc_in)(_string \"off"\))
        ((c2_use_casc_in)(_string \"off"\))
        ((c3_use_casc_in)(_string \"off"\))
        ((c4_use_casc_in)(_string \"off"\))
        ((c5_use_casc_in)(_string \"off"\))
        ((extclk3_counter)(_string \"e3"\))
        ((extclk2_counter)(_string \"e2"\))
        ((extclk1_counter)(_string \"e1"\))
        ((extclk0_counter)(_string \"e0"\))
        ((clk5_counter)(_string \"l1"\))
        ((clk4_counter)(_string \"l0"\))
        ((clk3_counter)(_string \"g3"\))
        ((clk2_counter)(_string \"g2"\))
        ((clk1_counter)(_string \"g1"\))
        ((clk0_counter)(_string \"g0"\))
        ((enable0_counter)(_string \"l0"\))
        ((enable1_counter)(_string \"l0"\))
        ((charge_pump_current)((i 2)))
        ((loop_filter_r)(_string \" 1.000000"\))
        ((loop_filter_c)((i 5)))
        ((vco_post_scale)((i 0)))
        ((m_test_source)((i 5)))
        ((c0_test_source)((i 5)))
        ((c1_test_source)((i 5)))
        ((c2_test_source)((i 5)))
        ((c3_test_source)((i 5)))
        ((c4_test_source)((i 5)))
        ((c5_test_source)((i 5)))
        ((lpm_type)(_string \"altpll"\))
        ((port_clkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkena5)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclkena3)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_extclk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk2)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk3)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk4)(_string \"PORT_CONNECTIVITY"\))
        ((port_clk5)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandata)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandataout)(_string \"PORT_CONNECTIVITY"\))
        ((port_scandone)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout1)(_string \"PORT_CONNECTIVITY"\))
        ((port_sclkout0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad0)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkbad1)(_string \"PORT_CONNECTIVITY"\))
        ((port_activeclock)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkloss)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk1)(_string \"PORT_CONNECTIVITY"\))
        ((port_inclk0)(_string \"PORT_CONNECTIVITY"\))
        ((port_fbin)(_string \"PORT_CONNECTIVITY"\))
        ((port_pllena)(_string \"PORT_CONNECTIVITY"\))
        ((port_clkswitch)(_string \"PORT_CONNECTIVITY"\))
        ((port_areset)(_string \"PORT_CONNECTIVITY"\))
        ((port_pfdena)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanclk)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanaclr)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanread)(_string \"PORT_CONNECTIVITY"\))
        ((port_scanwrite)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable0)(_string \"PORT_CONNECTIVITY"\))
        ((port_enable1)(_string \"PORT_CONNECTIVITY"\))
      )
      (_port
        ((inclk)(inclk))
        ((fbin)(fbin))
        ((pllena)(pllena))
        ((clkswitch)(clkswitch))
        ((areset)(areset))
        ((pfdena)(pfdena))
        ((clkena)(clkena))
        ((extclkena)(extclkena))
        ((scanclk)(scanclk))
        ((scanaclr)(scanaclr))
        ((scanread)(scanread))
        ((scanwrite)(scanwrite))
        ((scandata)(scandata))
        ((comparator)(comparator))
        ((clk)(clk))
        ((extclk)(extclk))
        ((clkbad)(clkbad))
        ((enable0)(enable0))
        ((enable1)(enable1))
        ((activeclock)(activeclock))
        ((clkloss)(clkloss))
        ((locked)(locked))
        ((scandataout)(scandataout))
        ((scandone)(scandone))
        ((sclkout0)(sclkout0))
        ((sclkout1)(sclkout1))
      )
    )
  )
  (_object
    (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ((i 2))))))
    (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_type (_internal ~STRING~13 1 44 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~131 1 48 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~132 1 54 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~133 1 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~134 1 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~135 1 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~136 1 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~137 1 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~138 1 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 1 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1310 1 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1311 1 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1312 1 87 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1313 1 92 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1314 1 93 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1315 1 94 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1316 1 99 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1317 1 100 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1318 1 101 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1319 1 106 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1320 1 107 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1321 1 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1322 1 112 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1323 1 113 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1324 1 114 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1325 1 118 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1326 1 119 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1327 1 120 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1328 1 124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1329 1 125 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1330 1 126 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1331 1 127 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1332 1 131 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1333 1 137 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1334 1 143 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1335 1 149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1336 1 152 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1337 1 153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1338 1 154 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1339 1 155 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1340 1 159 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1341 1 160 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1342 1 161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1343 1 165 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1344 1 166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1345 1 167 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1346 1 171 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1347 1 172 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1348 1 173 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1349 1 177 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1350 1 178 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1351 1 179 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1352 1 183 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1353 1 189 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1354 1 195 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1355 1 201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1356 1 205 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1357 1 208 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1358 1 213 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1359 1 219 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1360 1 225 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1361 1 226 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1362 1 227 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1363 1 237 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1364 1 240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1365 1 241 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1366 1 242 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1367 1 243 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1368 1 244 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1369 1 245 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1370 1 246 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1371 1 247 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1372 1 248 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1373 1 249 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1374 1 250 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1375 1 251 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1376 1 252 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1377 1 253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1378 1 254 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1379 1 255 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1380 1 256 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1381 1 257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1382 1 258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1383 1 259 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1384 1 260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1385 1 261 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1386 1 262 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1387 1 263 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1388 1 264 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1389 1 265 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1390 1 266 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1391 1 267 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1392 1 268 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1393 1 269 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1394 1 270 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1395 1 271 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1396 1 272 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1397 1 273 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1398 1 274 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~1399 1 275 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13100 1 276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13101 1 277 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13102 1 278 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13103 1 279 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13104 1 280 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13105 1 281 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13106 1 282 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13107 1 283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13108 1 284 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13109 1 285 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13110 1 286 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13111 1 287 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13112 1 288 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13113 1 289 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13114 1 290 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13115 1 291 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13116 1 295 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13117 1 296 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~13118 1 297 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 308 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 311 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 313 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13120 1 322 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13122 1 323 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13124 1 327 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire1 ~extieee.std_logic_1164.std_logic 1 338 (_architecture (_uni ))))
    (_signal (_internal sub_wire2 ~extieee.std_logic_1164.std_logic 1 339 (_architecture (_uni ))))
    (_signal (_internal sub_wire6 ~extieee.std_logic_1164.std_logic 1 340 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13126 1 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal sub_wire0 ~std_logic_vector{5~downto~0}~13126 1 341 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 1 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3 ~std_logic_vector{0~downto~0}~13 1 342 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~downto~0}~13 1 343 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_signal (_internal sub_wire3_bv ~BIT_VECTOR{0~downto~0}~13 1 343 (_architecture (_uni ))))
    (_signal (_internal sub_wire4 ~std_logic_vector{5~downto~0}~13126 1 344 (_architecture (_uni ))))
    (_signal (_internal sub_wire5 ~std_logic_vector{0~downto~0}~13 1 345 (_architecture (_uni ))))
    (_signal (_internal sub_wire5_bv ~BIT_VECTOR{0~downto~0}~13 1 346 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13129 1 347 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sub_wire7 ~std_logic_vector{1~downto~0}~13129 1 347 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13131 1 348 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sub_wire8 ~std_logic_vector{3~downto~0}~13131 1 348 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13 1 358 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~BIT_VECTOR{0{0~downto~0}~13132 1 360 (_array ~extSTD.STANDARD.BIT ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13137 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13136 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13135 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13134 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13133 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 1 362 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13138 1 363 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13142 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13141 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13140 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13139 1 364 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_process
      (line__357(_architecture 0 1 357 (_assignment (_simple)(_alias((sub_wire1)(sub_wire0(0))))(_target(3))(_sensitivity(6(0))))))
      (line__358(_architecture 1 1 358 (_assignment (_simple)(_target(8(d_0_0))))))
      (line__359(_architecture 2 1 359 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
      (line__360(_architecture 3 1 360 (_assignment (_simple)(_target(11(d_0_0))))))
      (line__361(_architecture 4 1 361 (_assignment (_simple)(_target(10))(_sensitivity(11)))))
      (line__362(_architecture 5 1 362 (_assignment (_simple)(_alias((sub_wire4)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire5(d_0_0))))(_target(9))(_sensitivity(7(d_0_0))(10(d_0_0))))))
      (line__363(_architecture 6 1 363 (_assignment (_simple)(_alias((sub_wire7)(sub_wire3(d_0_0))(sub_wire6)))(_target(12))(_sensitivity(5)(7(d_0_0))))))
      (line__364(_architecture 7 1 364 (_assignment (_simple)(_alias((sub_wire8)(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))(sub_wire3(d_0_0))))(_target(13))(_sensitivity(7(d_0_0))))))
      (line__401(_architecture 8 1 401 (_assignment (_simple)(_alias((sub_wire6)(inclk0)))(_target(5))(_sensitivity(0)))))
      (line__404(_architecture 9 1 404 (_assignment (_simple)(_alias((c0)(sub_wire1)))(_target(1))(_sensitivity(3)))))
      (line__405(_architecture 10 1 405 (_assignment (_simple)(_alias((locked)(sub_wire2)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 )
    (0 )
  )
  (_model . SYN 11 -1
  )
)
V 000044 55 34082         1556616500000 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616499999 2019.04.30 12:28:19)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499956)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((FLOWTHROUGH)(_code 22))
        ((ASIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((BWSIZE)(_code 25))
      )
      (_port
        ((clk)(CLK))
        ((RESET_N)(RESET_N))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
        ((RD_WR_N)(RD_WR_N))
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((DM)(DM))
        ((SA)(SA))
        ((DQ)(DQ))
        ((RW_N)(RW_N))
        ((ADV_LD_N)(ADV_LD_N))
        ((BW_N)(BW_N))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
V 000044 55 20243         1556616500095 RTL
(_unit VHDL (zbt_ctrl_top 0 24 (rtl 0 48 ))
  (_version v35)
  (_time 1556616500094 2019.04.30 12:28:20)
  (_source (\./compile/zbt_ctrl_top.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616500041)
    (_use )
  )
  (_component
    (addr_ctrl_out
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 4)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal lb_addr ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 59 (_entity (_in ))))
        (_port (_internal lb_adv_ld_n ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal lb_bw ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ram_addr ~std_logic_vector{{ASIZE-1}~downto~0}~1310 0 64 (_entity (_out ))))
        (_port (_internal ram_adv_ld_n ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal ram_bw_n ~std_logic_vector{{BWSIZE-1}~downto~0}~1312 0 66 (_entity (_out ))))
        (_port (_internal ram_rw_n ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (data_inout
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 32)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal ctrl_in_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1316 0 80 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal dq ~std_logic_vector{{DSIZE-1}~downto~0}~1318 0 81 (_entity (_inout ))))
      )
    )
    (pipe_delay
      (_object
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 86 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 87 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 88 (_entity -1 ((i 0)))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal lb_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1320 0 92 (_entity (_in ))))
        (_port (_internal lb_rw_n ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal ram_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1322 0 94 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1324 0 96 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1326 0 97 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (pipe_stage
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 104 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 105 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal addr ~std_logic_vector{{ASIZE-1}~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1332 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1334 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal dm ~std_logic_vector{{BWSIZE-1}~downto~0}~1336 0 113 (_entity (_in ))))
        (_port (_internal rd_wr_n ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1338 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1340 0 118 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal data_out_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1342 0 119 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1344 0 120 (_entity (_out ))))
        (_port (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
  )
  (_instantiation addr_ctrl_out1 0 143 (_component addr_ctrl_out )
    (_generic
      ((ASIZE)(_code 23))
      ((BWSIZE)(_code 24))
    )
    (_port
      ((clk)(clkt))
      ((lb_addr)(addr_reg(_range 25)))
      ((lb_adv_ld_n)(addr_adv_ld_n_reg))
      ((lb_bw)(dm_reg(_range 26)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((reset)(reset_t))
      ((ram_addr)(SA(_range 27)))
      ((ram_adv_ld_n)(ADV_LD_N))
      ((ram_bw_n)(BW_N(_range 28)))
      ((ram_rw_n)(RW_N))
    )
    (_use (_entity . addr_ctrl_out)
      (_generic
        ((ASIZE)(_code 29))
        ((BWSIZE)(_code 30))
      )
      (_port
        ((clk)(clk))
        ((lb_adv_ld_n)(lb_adv_ld_n))
        ((lb_rw_n)(lb_rw_n))
        ((reset)(reset))
        ((lb_addr)(lb_addr))
        ((lb_bw)(lb_bw))
        ((ram_adv_ld_n)(ram_adv_ld_n))
        ((ram_rw_n)(ram_rw_n))
        ((ram_addr)(ram_addr))
        ((ram_bw_n)(ram_bw_n))
      )
    )
  )
  (_instantiation data_inout1 0 163 (_component data_inout )
    (_generic
      ((BWSIZE)(_code 31))
      ((DSIZE)(_code 32))
    )
    (_port
      ((clk)(clkt))
      ((ctrl_in_rw_n)(delay_rw_n(_range 33)))
      ((data_in)(delay_data_in(_range 34)))
      ((reset)(reset_t))
      ((read_data)(read_data(_range 35)))
      ((dq)(dq(_range 36)))
    )
    (_use (_entity . data_inout)
      (_generic
        ((BWSIZE)(_code 37))
        ((DSIZE)(_code 38))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((ctrl_in_rw_n)(ctrl_in_rw_n))
        ((data_in)(data_in))
        ((read_data)(read_data))
        ((dq)(dq))
      )
    )
  )
  (_instantiation pipe_delay1 0 177 (_component pipe_delay )
    (_generic
      ((BWSIZE)(_code 39))
      ((DSIZE)(_code 40))
      ((FLOWTHROUGH)(_code 41))
    )
    (_port
      ((clk)(clkt))
      ((lb_data_in)(data_in_reg(_range 42)))
      ((lb_rw_n)(rd_wr_n_reg))
      ((ram_data_out)(read_data(_range 43)))
      ((reset)(reset_t))
      ((delay_data_in)(delay_data_in(_range 44)))
      ((delay_rw_n)(delay_rw_n(_range 45)))
      ((lb_data_out)(lb_data_out(_range 46)))
    )
    (_use (_entity . pipe_delay)
      (_generic
        ((FLOWTHROUGH)(_code 47))
        ((DSIZE)(_code 48))
        ((BWSIZE)(_code 49))
      )
      (_port
        ((clk)(clk))
        ((reset)(reset))
        ((lb_rw_n)(lb_rw_n))
        ((delay_rw_n)(delay_rw_n))
        ((lb_data_in)(lb_data_in))
        ((delay_data_in)(delay_data_in))
        ((lb_data_out)(lb_data_out))
        ((ram_data_out)(ram_data_out))
      )
    )
  )
  (_instantiation pipe_stage1 0 194 (_component pipe_stage )
    (_generic
      ((ASIZE)(_code 50))
      ((BWSIZE)(_code 51))
      ((DSIZE)(_code 52))
    )
    (_port
      ((addr)(addr(_range 53)))
      ((addr_adv_ld_n)(addr_adv_ld_n))
      ((clk)(clkt))
      ((data_in)(data_in(_range 54)))
      ((data_out)(lb_data_out(_range 55)))
      ((dm)(dm(_range 56)))
      ((rd_wr_n)(rd_wr_n))
      ((reset)(reset_t))
      ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
      ((addr_reg)(addr_reg(_range 57)))
      ((data_in_reg)(data_in_reg(_range 58)))
      ((data_out_reg)(data_out(_range 59)))
      ((dm_reg)(dm_reg(_range 60)))
      ((rd_wr_n_reg)(rd_wr_n_reg))
    )
    (_use (_entity . pipe_stage)
      (_generic
        ((ASIZE)(_code 61))
        ((BWSIZE)(_code 62))
        ((DSIZE)(_code 63))
      )
      (_port
        ((addr_adv_ld_n)(addr_adv_ld_n))
        ((clk)(clk))
        ((rd_wr_n)(rd_wr_n))
        ((reset)(reset))
        ((addr)(addr))
        ((data_in)(data_in))
        ((data_out)(data_out))
        ((dm)(dm))
        ((addr_adv_ld_n_reg)(addr_adv_ld_n_reg))
        ((rd_wr_n_reg)(rd_wr_n_reg))
        ((addr_reg)(addr_reg))
        ((data_in_reg)(data_in_reg))
        ((data_out_reg)(data_out_reg))
        ((dm_reg)(dm_reg))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 26 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 27 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 28 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 29 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 44 (_entity (_inout ))))
    (_signal (_internal addr_adv_ld_n_reg ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal clkt ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal rd_wr_n_reg ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal reset_t ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal addr_reg ~std_logic_vector{{ASIZE-1}~downto~0}~1346 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal data_in_reg ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal delay_data_in ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal delay_rw_n ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 73 )(i 0))))))
    (_signal (_internal dm_reg ~std_logic_vector{{BWSIZE-1}~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal lb_data_out ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal read_data ~std_logic_vector{{DSIZE-1}~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 75 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1351 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 76 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1352 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 77 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 78 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1353 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 79 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1354 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 80 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1355 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 81 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1356 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 82 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1357 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 83 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1358 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 84 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1359 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 85 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1360 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 86 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1361 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 87 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1362 0 204 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 88 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1363 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 89 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1364 0 207 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 90 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1365 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 91 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1366 0 209 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 92 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1367 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 93 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1368 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 94 )(i 0))))))
    (_process
      (line__161(_architecture 0 0 161 (_assignment (_simple)(_target(16))(_sensitivity(2)))))
      (line__221(_architecture 1 0 221 (_assignment (_simple)(_alias((clkt)(clk)))(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RTL 95 -1
  )
)
V 000029 55 4687 0 gen_utils
(_unit VHDL (gen_utils 0 26 (gen_utils 0 96 ))
  (_version v35)
  (_time 1556616500168 2019.04.30 12:28:20)
  (_source (\./src/work/gen_utils.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(vital_primitives))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260672)
    (_use )
  )
  (_object
    (_constant (_internal STD_wired_and_rmap ~extieee.vital_timing.VitalResultMapType 0 31 (_entity (((i 0))((i 1))((i 2))((i 4))))))
    (_type (_internal ~VitalStateTableType~15 0 37 (_array ~extieee.vital_primitives.VitalStateSymbolType ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_constant (_internal diff_rec_tab ~VitalStateTableType~15 0 37 (_entity ((((i 16))((i 19))((i 19))((i 16)))(((i 19))((i 16))((i 19))((i 16)))(((i 18))((i 19))((i 16))((i 18)))(((i 17))((i 19))((i 16))((i 17)))(((i 0))((i 17))((i 17))((i 18)))(((i 18))((i 1))((i 17))((i 18)))(((i 1))((i 18))((i 18))((i 17)))(((i 17))((i 0))((i 18))((i 17)))(((i 19))((i 19))((i 19))((i 22)))))))
    (_constant (_internal UnitDelay ~extieee.vital_timing.VitalDelayType 0 57 (_entity ((ns 4607182418800017408)))))
    (_constant (_internal UnitDelay01 ~extieee.vital_timing.VitalDelayType01 0 58 (_entity (((ns 4607182418800017408))((ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01Z ~extieee.vital_timing.VitalDelayType01Z 0 59 (_entity ((_others(ns 4607182418800017408))))))
    (_constant (_internal UnitDelay01ZX ~extieee.vital_timing.VitalDelayType01ZX 0 60 (_entity ((_others(ns 4607182418800017408))))))
    (_type (_internal ~STRING~15 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_constant (_internal DefaultInstancePath ~STRING~15 0 62 (_entity (_string \"*"\))))
    (_constant (_internal DefaultTimingChecks ~extSTD.STANDARD.BOOLEAN 0 63 (_entity ((i 0)))))
    (_type (_internal ~STRING~151 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 4))))))
    (_constant (_internal DefaultTimingModel ~STRING~151 0 64 (_entity (_string \"UNIT"\))))
    (_constant (_internal DefaultXon ~extSTD.STANDARD.BOOLEAN 0 65 (_entity ((i 1)))))
    (_constant (_internal DefaultMsgOn ~extSTD.STANDARD.BOOLEAN 0 66 (_entity ((i 1)))))
    (_constant (_internal DefaultXGeneration ~extSTD.STANDARD.BOOLEAN 0 69 (_entity ((i 1)))))
    (_type (_internal logic_UXLHZ_table 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_to (i 0)(i 8))))))
    (_constant (_internal cvt_to_UXLHZ logic_UXLHZ_table 0 166 (_architecture (((i 0))((i 1))((i 6))((i 7))((i 4))((i 5))((i 6))((i 7))((i 8))))))
    (_subprogram
      (_internal GenParity 0 0 74 (_entity (_function )))
      (_internal CheckParity 1 0 83 (_entity (_function )))
      (_internal To_UXLHZ 2 0 92 (_entity (_function )))
      (_internal XOR_REDUCE 3 0 98 (_architecture (_function (_range(_to 0 2147483647 )))))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.vital_timing.VitalResultMapType (ieee vital_timing VitalResultMapType)))
    (_type (_external ~extieee.vital_timing.VitalTableSymbolType (ieee vital_timing VitalTableSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateSymbolType (ieee vital_primitives VitalStateSymbolType)))
    (_type (_external ~extieee.vital_primitives.VitalStateTableType (ieee vital_primitives VitalStateTableType)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01ZX (ieee vital_timing VitalDelayType01ZX)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extieee.std_logic_1164.UX01 (ieee std_logic_1164 UX01)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . gen_utils 4 -1
  )
)
V 000032 55 11655 0 conversions
(_unit VHDL (conversions 0 55 (conversions 0 324 ))
  (_version v35)
  (_time 1556616500275 2019.04.30 12:28:20)
  (_source (\./src/work/conversions.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463086260844)
    (_use )
  )
  (_object
    (_type (_internal justify_side 0 149 (_enum left right (_to (i 0)(i 1)))))
    (_type (_internal b_spec 0 150 (_enum no yes (_to (i 0)(i 1)))))
    (_type (_internal ~POSITIVE~range~1~to~32~15 0 249 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~151 0 257 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~152 0 265 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~153 0 273 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~154 0 301 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal basetype 0 327 (_enum binary octal decimal hex (_to (i 0)(i 3)))))
    (_type (_internal ~NATURAL~range~2~to~16~16 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~NATURAL~range~2~to~16~165 0 409 (_scalar (_to (i 2)(i 16)))))
    (_type (_internal ~STRING{1~to~1}~16 0 490 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 1))))))
    (_type (_internal ~POSITIVE~range~2~to~32~16 0 511 (_scalar (_to (i 2)(i 32)))))
    (_type (_internal ~STRING{2~to~32}~16 0 512 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 2)(i 32))))))
    (_type (_internal slv4 0 543 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_type (_internal ~POSITIVE~range~1~to~20~16 0 594 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~16 0 595 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal slv3 0 636 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 3))))))
    (_type (_internal ~POSITIVE~range~1~to~20~1616 0 679 (_scalar (_to (i 1)(i 20)))))
    (_type (_internal ~STRING{1~to~20}~1618 0 680 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 20))))))
    (_type (_internal ~POSITIVE~range~1~to~32~16 0 709 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~STRING{1~to~32}~16 0 710 (_array ~extSTD.STANDARD.CHARACTER ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{1~to~31}~16 0 772 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~std_logic_vector{1{1~to~31}~16 0 779 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 31))))))
    (_type (_internal ~POSITIVE~range~1~to~32~1623 0 822 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1649 0 873 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1650 0 883 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1672 0 925 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~POSITIVE~range~1~to~32~1679 0 998 (_scalar (_to (i 1)(i 32)))))
    (_type (_internal ~std_logic_vector{1~to~32}~16 0 1003 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 32))))))
    (_type (_internal ~std_logic_vector{32~downto~1}~16 0 1047 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_type (_internal ~std_logic_vector{x'length{32~downto~1}~16 0 1086 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 1))))))
    (_subprogram
      (_internal to_bin_str 0 0 153 (_entity (_function )))
      (_internal to_bin_str 1 0 160 (_entity (_function )))
      (_internal to_bin_str 2 0 167 (_entity (_function )))
      (_internal to_hex_str 3 0 175 (_entity (_function )))
      (_internal to_hex_str 4 0 182 (_entity (_function )))
      (_internal to_oct_str 5 0 190 (_entity (_function )))
      (_internal to_oct_str 6 0 197 (_entity (_function )))
      (_internal to_int_str 7 0 205 (_entity (_function )))
      (_internal to_int_str 8 0 213 (_entity (_function )))
      (_internal to_time_str 9 0 220 (_entity (_function (_uto))))
      (_internal fill 10 0 224 (_entity (_function )))
      (_internal to_nat 11 0 236 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal to_nat 12 0 240 (_entity (_function )))
      (_internal to_nat 13 0 244 (_entity (_function )))
      (_internal h 14 0 248 (_entity (_function )))
      (_internal d 15 0 256 (_entity (_function )))
      (_internal o 16 0 264 (_entity (_function )))
      (_internal b 17 0 272 (_entity (_function )))
      (_internal h 18 0 280 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal d 19 0 285 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal o 20 0 290 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal b 21 0 295 (_entity (_function (_range(_to 1 2147483647 )))))
      (_internal to_slv 22 0 300 (_entity (_function )))
      (_internal to_sl 23 0 307 (_entity (_function )))
      (_internal to_time 24 0 311 (_entity (_function )))
      (_internal to_int 25 0 316 (_entity (_function (_range(_to 0 2147483647 )))))
      (_internal max 26 0 329 (_architecture (_function )))
      (_internal min 27 0 334 (_architecture (_function )))
      (_internal nextmultof 28 0 349 (_architecture (_function )))
      (_internal rtn_base 29 0 358 (_architecture (_function )))
      (_internal format 30 0 368 (_architecture (_function )))
      (_internal cnvt_base 31 0 408 (_architecture (_function )))
      (_internal extend 32 0 462 (_architecture (_function )))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 66 73 78 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (4 4 4 4 )
    (5 5 5 5 )
    (6 6 6 6 )
    (7 7 7 7 )
    (0 0 0 0 )
    (1 1 1 1 )
    (8 8 8 8 )
    (84 79 95 72 69 88 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 72 69 88 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (4 4 4 )
    (5 5 5 )
    (6 6 6 )
    (7 7 7 )
    (0 0 0 )
    (1 1 1 )
    (8 8 8 )
    (84 79 95 79 67 84 95 83 84 82 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 39 45 39 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 79 67 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 )
    (48 )
    (84 79 95 73 78 84 95 83 84 82 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (36 )
    (32 110 115 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (84 79 95 78 65 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (0 0 0 0 )
    (1 1 1 1 )
    (4 4 4 4 )
    (5 5 5 5 )
    (7 7 7 7 )
    (6 6 6 6 )
    (8 8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 45 39 )
    (8 8 8 8 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (1 1 1 )
    (4 4 4 )
    (5 5 5 )
    (7 7 7 )
    (6 6 6 )
    (8 8 8 )
    (79 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 45 45 39 )
    (8 8 8 )
    (66 32 99 111 110 118 101 114 115 105 111 110 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (84 79 95 83 76 86 44 32 115 104 111 117 108 100 110 39 116 32 104 97 112 112 101 110 )
    (2 )
    (84 79 95 83 76 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 105 110 112 117 116 32 99 104 97 114 97 99 116 101 114 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 99 104 97 114 97 99 116 101 114 32 116 111 32 39 45 39 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (32 84 79 95 73 78 84 32 102 111 117 110 100 32 105 108 108 101 103 97 108 32 118 97 108 117 101 32 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
    (67 78 86 84 95 66 65 83 69 32 102 111 117 110 100 32 105 110 112 117 116 32 118 97 108 117 101 32 108 97 114 103 101 114 32 116 104 97 110 32 98 97 115 101 58 32 )
    (73 110 112 117 116 32 118 97 108 117 101 58 32 )
    (32 66 97 115 101 58 32 )
    (99 111 110 118 101 114 116 105 110 103 32 105 110 112 117 116 32 116 111 32 105 110 116 101 103 101 114 32 48 )
  )
  (_model . conversions 33 -1
  )
)
V 000044 55 34082         1556616504295 RTL
(_unit VHDL (top 0 30 (rtl 0 54 ))
  (_version v35)
  (_time 1556616504295 2019.04.30 12:28:24)
  (_source (\./compile/top.vhd\))
  (_use (std(standard))(.(conversions))(.(gen_utils))(ieee(vital_primitives))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556616499956)
    (_use )
  )
  (_component
    (PLL1
      (_object
        (_port (_internal inclk0 ~extieee.std_logic_1164.std_logic 0 213 (_entity (_in ((i 2))))))
        (_port (_internal c0 ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal locked ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (idt71v3556
      (_object
        (_generic (_internal InstancePath ~STRING~13 0 60 (_entity -1 (_string \"*"\))))
        (_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 1)))))
        (_generic (_internal SeverityMode ~extSTD.STANDARD.SEVERITY_LEVEL 0 62 (_entity -1 ((i 1)))))
        (_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 63 (_entity -1 ((i 0)))))
        (_generic (_internal TimingModel ~STRING~139 0 64 (_entity -1 (_string \"UNIT"\))))
        (_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 65 (_entity -1 ((i 1)))))
        (_generic (_internal thold_A0_CLK ~extieee.vital_timing.VitalDelayType 0 66 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 67 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 68 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 69 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 70 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 71 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal thold_R_CLK ~extieee.vital_timing.VitalDelayType 0 72 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tipd_A0 ~extieee.vital_timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A1 ~extieee.vital_timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A10 ~extieee.vital_timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A11 ~extieee.vital_timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A12 ~extieee.vital_timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A13 ~extieee.vital_timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A14 ~extieee.vital_timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A15 ~extieee.vital_timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A2 ~extieee.vital_timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A3 ~extieee.vital_timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A4 ~extieee.vital_timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A5 ~extieee.vital_timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A6 ~extieee.vital_timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A7 ~extieee.vital_timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A8 ~extieee.vital_timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_A9 ~extieee.vital_timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_ADV ~extieee.vital_timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWANeg ~extieee.vital_timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWBNeg ~extieee.vital_timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWCNeg ~extieee.vital_timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_BWDNeg ~extieee.vital_timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE1Neg ~extieee.vital_timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2 ~extieee.vital_timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CE2Neg ~extieee.vital_timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLK ~extieee.vital_timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_CLKENNeg ~extieee.vital_timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA0 ~extieee.vital_timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA1 ~extieee.vital_timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA2 ~extieee.vital_timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA3 ~extieee.vital_timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA4 ~extieee.vital_timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA5 ~extieee.vital_timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA6 ~extieee.vital_timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQA7 ~extieee.vital_timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB0 ~extieee.vital_timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB1 ~extieee.vital_timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB2 ~extieee.vital_timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB3 ~extieee.vital_timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB4 ~extieee.vital_timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB5 ~extieee.vital_timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB6 ~extieee.vital_timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQB7 ~extieee.vital_timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC0 ~extieee.vital_timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC1 ~extieee.vital_timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC2 ~extieee.vital_timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC3 ~extieee.vital_timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC4 ~extieee.vital_timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC5 ~extieee.vital_timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC6 ~extieee.vital_timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQC7 ~extieee.vital_timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD0 ~extieee.vital_timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD1 ~extieee.vital_timing.VitalDelayType01 0 124 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD2 ~extieee.vital_timing.VitalDelayType01 0 125 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD3 ~extieee.vital_timing.VitalDelayType01 0 126 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD4 ~extieee.vital_timing.VitalDelayType01 0 127 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD5 ~extieee.vital_timing.VitalDelayType01 0 128 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD6 ~extieee.vital_timing.VitalDelayType01 0 129 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_DQD7 ~extieee.vital_timing.VitalDelayType01 0 130 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_LBONeg ~extieee.vital_timing.VitalDelayType01 0 131 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_OENeg ~extieee.vital_timing.VitalDelayType01 0 132 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tipd_R ~extieee.vital_timing.VitalDelayType01 0 133 (_entity -1 (((ns 0))((ns 0))))))
        (_generic (_internal tpd_CLK_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 134 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tpd_OENeg_DQA0 ~extieee.vital_timing.VitalDelayType01Z 0 135 (_entity -1 ((_others(ns 4607182418800017408))))))
        (_generic (_internal tperiod_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 136 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_negedge ~extieee.vital_timing.VitalDelayType 0 137 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tpw_CLK_posedge ~extieee.vital_timing.VitalDelayType 0 138 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_A0_CLK ~extieee.vital_timing.VitalDelayType 0 139 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_ADV_CLK ~extieee.vital_timing.VitalDelayType 0 140 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_BWANeg_CLK ~extieee.vital_timing.VitalDelayType 0 141 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CE2_CLK ~extieee.vital_timing.VitalDelayType 0 142 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_CLKENNeg_CLK ~extieee.vital_timing.VitalDelayType 0 143 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_DQA0_CLK ~extieee.vital_timing.VitalDelayType 0 144 (_entity -1 ((ns 4607182418800017408)))))
        (_generic (_internal tsetup_R_CLK ~extieee.vital_timing.VitalDelayType 0 145 (_entity -1 ((ns 4607182418800017408)))))
        (_port (_internal A0 ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ((i 0))))))
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ((i 0))))))
        (_port (_internal A10 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ((i 0))))))
        (_port (_internal A11 ~extieee.std_logic_1164.std_logic 0 151 (_entity (_in ((i 0))))))
        (_port (_internal A12 ~extieee.std_logic_1164.std_logic 0 152 (_entity (_in ((i 0))))))
        (_port (_internal A13 ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ((i 0))))))
        (_port (_internal A14 ~extieee.std_logic_1164.std_logic 0 154 (_entity (_in ((i 0))))))
        (_port (_internal A15 ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ((i 0))))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 156 (_entity (_in ((i 0))))))
        (_port (_internal A3 ~extieee.std_logic_1164.std_logic 0 157 (_entity (_in ((i 0))))))
        (_port (_internal A4 ~extieee.std_logic_1164.std_logic 0 158 (_entity (_in ((i 0))))))
        (_port (_internal A5 ~extieee.std_logic_1164.std_logic 0 159 (_entity (_in ((i 0))))))
        (_port (_internal A6 ~extieee.std_logic_1164.std_logic 0 160 (_entity (_in ((i 0))))))
        (_port (_internal A7 ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ((i 0))))))
        (_port (_internal A8 ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ((i 0))))))
        (_port (_internal A9 ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ((i 0))))))
        (_port (_internal ADV ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ((i 0))))))
        (_port (_internal BWANeg ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ((i 0))))))
        (_port (_internal BWBNeg ~extieee.std_logic_1164.std_logic 0 166 (_entity (_in ((i 0))))))
        (_port (_internal BWCNeg ~extieee.std_logic_1164.std_logic 0 167 (_entity (_in ((i 0))))))
        (_port (_internal BWDNeg ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ((i 0))))))
        (_port (_internal CE1Neg ~extieee.std_logic_1164.std_logic 0 169 (_entity (_in ((i 0))))))
        (_port (_internal CE2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_in ((i 0))))))
        (_port (_internal CE2Neg ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ((i 0))))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 172 (_entity (_in ((i 0))))))
        (_port (_internal CLKENNeg ~extieee.std_logic_1164.std_logic 0 173 (_entity (_in ((i 0))))))
        (_port (_internal LBONeg ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ((i 3))))))
        (_port (_internal OENeg ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ((i 0))))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ((i 0))))))
        (_port (_internal DQA0 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_inout ((i 0))))))
        (_port (_internal DQA1 ~extieee.std_logic_1164.std_logic 0 178 (_entity (_inout ((i 0))))))
        (_port (_internal DQA2 ~extieee.std_logic_1164.std_logic 0 179 (_entity (_inout ((i 0))))))
        (_port (_internal DQA3 ~extieee.std_logic_1164.std_logic 0 180 (_entity (_inout ((i 0))))))
        (_port (_internal DQA4 ~extieee.std_logic_1164.std_logic 0 181 (_entity (_inout ((i 0))))))
        (_port (_internal DQA5 ~extieee.std_logic_1164.std_logic 0 182 (_entity (_inout ((i 0))))))
        (_port (_internal DQA6 ~extieee.std_logic_1164.std_logic 0 183 (_entity (_inout ((i 0))))))
        (_port (_internal DQA7 ~extieee.std_logic_1164.std_logic 0 184 (_entity (_inout ((i 0))))))
        (_port (_internal DQB0 ~extieee.std_logic_1164.std_logic 0 185 (_entity (_inout ((i 0))))))
        (_port (_internal DQB1 ~extieee.std_logic_1164.std_logic 0 186 (_entity (_inout ((i 0))))))
        (_port (_internal DQB2 ~extieee.std_logic_1164.std_logic 0 187 (_entity (_inout ((i 0))))))
        (_port (_internal DQB3 ~extieee.std_logic_1164.std_logic 0 188 (_entity (_inout ((i 0))))))
        (_port (_internal DQB4 ~extieee.std_logic_1164.std_logic 0 189 (_entity (_inout ((i 0))))))
        (_port (_internal DQB5 ~extieee.std_logic_1164.std_logic 0 190 (_entity (_inout ((i 0))))))
        (_port (_internal DQB6 ~extieee.std_logic_1164.std_logic 0 191 (_entity (_inout ((i 0))))))
        (_port (_internal DQB7 ~extieee.std_logic_1164.std_logic 0 192 (_entity (_inout ((i 0))))))
        (_port (_internal DQC0 ~extieee.std_logic_1164.std_logic 0 193 (_entity (_inout ((i 0))))))
        (_port (_internal DQC1 ~extieee.std_logic_1164.std_logic 0 194 (_entity (_inout ((i 0))))))
        (_port (_internal DQC2 ~extieee.std_logic_1164.std_logic 0 195 (_entity (_inout ((i 0))))))
        (_port (_internal DQC3 ~extieee.std_logic_1164.std_logic 0 196 (_entity (_inout ((i 0))))))
        (_port (_internal DQC4 ~extieee.std_logic_1164.std_logic 0 197 (_entity (_inout ((i 0))))))
        (_port (_internal DQC5 ~extieee.std_logic_1164.std_logic 0 198 (_entity (_inout ((i 0))))))
        (_port (_internal DQC6 ~extieee.std_logic_1164.std_logic 0 199 (_entity (_inout ((i 0))))))
        (_port (_internal DQC7 ~extieee.std_logic_1164.std_logic 0 200 (_entity (_inout ((i 0))))))
        (_port (_internal DQD0 ~extieee.std_logic_1164.std_logic 0 201 (_entity (_inout ((i 0))))))
        (_port (_internal DQD1 ~extieee.std_logic_1164.std_logic 0 202 (_entity (_inout ((i 0))))))
        (_port (_internal DQD2 ~extieee.std_logic_1164.std_logic 0 203 (_entity (_inout ((i 0))))))
        (_port (_internal DQD3 ~extieee.std_logic_1164.std_logic 0 204 (_entity (_inout ((i 0))))))
        (_port (_internal DQD4 ~extieee.std_logic_1164.std_logic 0 205 (_entity (_inout ((i 0))))))
        (_port (_internal DQD5 ~extieee.std_logic_1164.std_logic 0 206 (_entity (_inout ((i 0))))))
        (_port (_internal DQD6 ~extieee.std_logic_1164.std_logic 0 207 (_entity (_inout ((i 0))))))
        (_port (_internal DQD7 ~extieee.std_logic_1164.std_logic 0 208 (_entity (_inout ((i 0))))))
      )
    )
    (zbt_ctrl_top
      (_object
        (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 16)))))
        (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 4)))))
        (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 222 (_entity -1 ((i 32)))))
        (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 223 (_entity -1 ((i 0)))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~13 0 226 (_entity (_in ))))
        (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 227 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~13 0 228 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~13 0 229 (_entity (_in ))))
        (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 230 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 231 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 232 (_entity (_in ))))
        (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 233 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~1311 0 234 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~1313 0 235 (_entity (_out ))))
        (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 236 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~1315 0 237 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~1317 0 238 (_entity (_inout ))))
      )
    )
  )
  (_instantiation PLL1_inst 0 260 (_component PLL1 )
    (_port
      ((inclk0)(CLK))
      ((c0)(PLL_clk))
      ((locked)(locked))
    )
    (_use (_entity . pll1)
    )
  )
  (_instantiation idt71v3556p 0 271 (_component idt71v3556 )
    (_port
      ((A0)(sat(0)))
      ((A1)(sat(1)))
      ((A10)(sat(10)))
      ((A11)(sat(11)))
      ((A12)(sat(12)))
      ((A13)(sat(13)))
      ((A14)(sat(14)))
      ((A15)(sat(15)))
      ((A2)(sat(2)))
      ((A3)(sat(3)))
      ((A4)(sat(4)))
      ((A5)(sat(5)))
      ((A6)(sat(6)))
      ((A7)(sat(7)))
      ((A8)(sat(8)))
      ((A9)(sat(9)))
      ((ADV)(adv_ld_n_m))
      ((BWANeg)(bw_n_m(0)))
      ((BWBNeg)(bw_n_m(1)))
      ((BWCNeg)(bw_n_m(2)))
      ((BWDNeg)(bw_n_m(3)))
      ((CLK)(CLK))
      ((R)(rw_n_m))
      ((DQA0)(DQ(0)))
      ((DQA1)(DQ(1)))
      ((DQA2)(DQ(2)))
      ((DQA3)(DQ(3)))
      ((DQA4)(DQ(4)))
      ((DQA5)(DQ(5)))
      ((DQA6)(DQ(6)))
      ((DQA7)(DQ(7)))
      ((DQB0)(DQ(9)))
      ((DQB1)(DQ(10)))
      ((DQB2)(DQ(11)))
      ((DQB3)(DQ(12)))
      ((DQB4)(DQ(13)))
      ((DQB5)(DQ(14)))
      ((DQB6)(DQ(15)))
      ((DQB7)(DQ(16)))
      ((DQC0)(DQ(18)))
      ((DQC1)(DQ(19)))
      ((DQC2)(DQ(20)))
      ((DQC3)(DQ(21)))
      ((DQC4)(DQ(22)))
      ((DQC5)(DQ(23)))
      ((DQC6)(DQ(24)))
      ((DQC7)(DQ(25)))
      ((DQD0)(DQ(27)))
      ((DQD1)(DQ(28)))
      ((DQD2)(DQ(29)))
      ((DQD3)(DQ(30)))
      ((DQD4)(DQ(31)))
      ((DQD5)(DQ(32)))
      ((DQD6)(DQ(33)))
      ((DQD7)(DQ(34)))
    )
    (_use (_entity . idt71v3556)
      (_generic
        ((thold_A0_CLK)((ns 4607182418800017408)))
        ((thold_ADV_CLK)((ns 4607182418800017408)))
        ((thold_BWANeg_CLK)((ns 4607182418800017408)))
        ((thold_CE2_CLK)((ns 4607182418800017408)))
        ((thold_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((thold_DQA0_CLK)((ns 4607182418800017408)))
        ((thold_R_CLK)((ns 4607182418800017408)))
        ((TimingChecksOn)((i 0)))
        ((TimingModel)(_string \"UNIT"\))
        ((tipd_A0)(((ns 0))((ns 0))))
        ((tipd_A1)(((ns 0))((ns 0))))
        ((tipd_A10)(((ns 0))((ns 0))))
        ((tipd_A11)(((ns 0))((ns 0))))
        ((tipd_A12)(((ns 0))((ns 0))))
        ((tipd_A13)(((ns 0))((ns 0))))
        ((tipd_A14)(((ns 0))((ns 0))))
        ((tipd_A15)(((ns 0))((ns 0))))
        ((tipd_DQB0)(((ns 0))((ns 0))))
        ((tipd_DQB1)(((ns 0))((ns 0))))
        ((tipd_DQB2)(((ns 0))((ns 0))))
        ((tipd_DQB3)(((ns 0))((ns 0))))
        ((tipd_DQB4)(((ns 0))((ns 0))))
        ((tipd_DQB5)(((ns 0))((ns 0))))
        ((tipd_DQB6)(((ns 0))((ns 0))))
        ((tipd_DQB7)(((ns 0))((ns 0))))
        ((tipd_DQC0)(((ns 0))((ns 0))))
        ((tipd_DQC1)(((ns 0))((ns 0))))
        ((tipd_DQC2)(((ns 0))((ns 0))))
        ((tipd_DQC3)(((ns 0))((ns 0))))
        ((tipd_DQC4)(((ns 0))((ns 0))))
        ((tipd_DQC5)(((ns 0))((ns 0))))
        ((tipd_DQC6)(((ns 0))((ns 0))))
        ((tipd_DQC7)(((ns 0))((ns 0))))
        ((tipd_DQD0)(((ns 0))((ns 0))))
        ((tipd_DQD1)(((ns 0))((ns 0))))
        ((tipd_DQD2)(((ns 0))((ns 0))))
        ((tipd_DQD3)(((ns 0))((ns 0))))
        ((tipd_DQD4)(((ns 0))((ns 0))))
        ((tipd_DQD5)(((ns 0))((ns 0))))
        ((tipd_DQD6)(((ns 0))((ns 0))))
        ((tipd_DQD7)(((ns 0))((ns 0))))
        ((tipd_LBONeg)(((ns 0))((ns 0))))
        ((tipd_OENeg)(((ns 0))((ns 0))))
        ((tipd_R)(((ns 0))((ns 0))))
        ((tpd_CLK_DQA0)((_others(ns 4607182418800017408))))
        ((tpd_OENeg_DQA0)((_others(ns 4607182418800017408))))
        ((tperiod_CLK_posedge)((ns 4607182418800017408)))
        ((tpw_CLK_negedge)((ns 4607182418800017408)))
        ((tpw_CLK_posedge)((ns 4607182418800017408)))
        ((tsetup_A0_CLK)((ns 4607182418800017408)))
        ((tsetup_ADV_CLK)((ns 4607182418800017408)))
        ((tsetup_BWANeg_CLK)((ns 4607182418800017408)))
        ((tsetup_CE2_CLK)((ns 4607182418800017408)))
        ((tsetup_CLKENNeg_CLK)((ns 4607182418800017408)))
        ((tsetup_DQA0_CLK)((ns 4607182418800017408)))
        ((tsetup_R_CLK)((ns 4607182418800017408)))
        ((XOn)((i 1)))
      )
      (_port
        ((A0)(A0))
        ((A1)(A1))
        ((A10)(A10))
        ((A11)(A11))
        ((A12)(A12))
        ((A13)(A13))
        ((A14)(A14))
        ((A15)(A15))
        ((A16)(_open))
        ((A2)(A2))
        ((A3)(A3))
        ((A4)(A4))
        ((A5)(A5))
        ((A6)(A6))
        ((A7)(A7))
        ((A8)(A8))
        ((A9)(A9))
        ((ADV)(ADV))
        ((BWANeg)(BWANeg))
        ((BWBNeg)(BWBNeg))
        ((BWCNeg)(BWCNeg))
        ((BWDNeg)(BWDNeg))
        ((CE1Neg)(CE1Neg))
        ((CE2)(CE2))
        ((CE2Neg)(CE2Neg))
        ((CLK)(CLK))
        ((CLKENNeg)(CLKENNeg))
        ((LBONeg)(LBONeg))
        ((OENeg)(OENeg))
        ((R)(R))
        ((DQA0)(DQA0))
        ((DQA1)(DQA1))
        ((DQA2)(DQA2))
        ((DQA3)(DQA3))
        ((DQA4)(DQA4))
        ((DQA5)(DQA5))
        ((DQA6)(DQA6))
        ((DQA7)(DQA7))
        ((DQA8)(_open))
        ((DQB0)(DQB0))
        ((DQB1)(DQB1))
        ((DQB2)(DQB2))
        ((DQB3)(DQB3))
        ((DQB4)(DQB4))
        ((DQB5)(DQB5))
        ((DQB6)(DQB6))
        ((DQB7)(DQB7))
        ((DQB8)(_open))
        ((DQC0)(DQC0))
        ((DQC1)(DQC1))
        ((DQC2)(DQC2))
        ((DQC3)(DQC3))
        ((DQC4)(DQC4))
        ((DQC5)(DQC5))
        ((DQC6)(DQC6))
        ((DQC7)(DQC7))
        ((DQC8)(_open))
        ((DQD0)(DQD0))
        ((DQD1)(DQD1))
        ((DQD2)(DQD2))
        ((DQD3)(DQD3))
        ((DQD4)(DQD4))
        ((DQD5)(DQD5))
        ((DQD6)(DQD6))
        ((DQD7)(DQD7))
        ((DQD8)(_open))
      )
    )
  )
  (_instantiation zbt_ctrl_top_inst1 0 330 (_component zbt_ctrl_top )
    (_generic
      ((ASIZE)(_code 11))
      ((BWSIZE)(_code 12))
      ((DSIZE)(_code 13))
      ((FLOWTHROUGH)(_code 14))
    )
    (_port
      ((ADDR)(ADDR(_range 15)))
      ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
      ((DATA_IN)(DATA_IN(_range 16)))
      ((DM)(DM(_range 17)))
      ((RD_WR_N)(RD_WR_N))
      ((RESET_N)(RESET_N))
      ((CLK)(PLL_clk))
      ((ADV_LD_N)(ADV_LD_N))
      ((BW_N)(BW_N(_range 18)))
      ((DATA_OUT)(DATA_OUT(_range 19)))
      ((RW_N)(RW_N))
      ((SA)(SA(_range 20)))
      ((DQ)(DQ(_range 21)))
    )
    (_use (_entity . zbt_ctrl_top)
      (_generic
        ((ASIZE)(_code 22))
        ((BWSIZE)(_code 23))
        ((DSIZE)(_code 24))
        ((FLOWTHROUGH)(_code 25))
      )
      (_port
        ((ADDR_ADV_LD_N)(ADDR_ADV_LD_N))
        ((RD_WR_N)(RD_WR_N))
        ((RESET_N)(RESET_N))
        ((clk)(CLK))
        ((ADDR)(ADDR))
        ((DATA_IN)(DATA_IN))
        ((DM)(DM))
        ((ADV_LD_N)(ADV_LD_N))
        ((RW_N)(RW_N))
        ((BW_N)(BW_N))
        ((DATA_OUT)(DATA_OUT))
        ((SA)(SA))
        ((DQ)(DQ))
      )
    )
  )
  (_object
    (_generic (_internal ASIZE ~extSTD.STANDARD.INTEGER 0 32 \17\ (_entity ((i 17)))))
    (_generic (_internal BWSIZE ~extSTD.STANDARD.INTEGER 0 33 \4\ (_entity ((i 4)))))
    (_generic (_internal DSIZE ~extSTD.STANDARD.INTEGER 0 34 \36\ (_entity ((i 36)))))
    (_generic (_internal FLOWTHROUGH ~extSTD.STANDARD.INTEGER 0 35 \0\ (_entity ((i 0)))))
    (_port (_internal ADDR_ADV_LD_N ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal RD_WR_N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{ASIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{DSIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
    (_port (_internal DM ~std_logic_vector{{BWSIZE-1}~downto~0}~12 0 44 (_entity (_in ))))
    (_port (_internal ADV_LD_N ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RW_N ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
    (_port (_internal BW_N ~std_logic_vector{{BWSIZE-1}~downto~0}~122 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{DSIZE-1}~downto~0}~124 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
    (_port (_internal SA ~std_logic_vector{{ASIZE-1}~downto~0}~126 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
    (_port (_internal DQ ~std_logic_vector{{DSIZE-1}~downto~0}~128 0 50 (_entity (_inout ))))
    (_type (_internal ~STRING~13 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~STRING~139 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
    (_signal (_internal adv_ld_n_m ~extieee.std_logic_1164.std_logic 0 244 (_architecture (_uni ))))
    (_signal (_internal clkzbt ~extieee.std_logic_1164.std_logic 0 245 (_architecture (_uni ))))
    (_signal (_internal locked ~extieee.std_logic_1164.std_logic 0 246 (_architecture (_uni ))))
    (_signal (_internal PLL_clk ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal rw_n_m ~extieee.std_logic_1164.std_logic 0 248 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
    (_signal (_internal bw_n_m ~std_logic_vector{{BWSIZE-1}~downto~0}~1319 0 249 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
    (_signal (_internal sat ~std_logic_vector{{ASIZE-1}~downto~0}~1321 0 250 (_architecture (_uni (_code 35)))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~13 0 338 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~13 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~13 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1322 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
    (_type (_internal ~std_logic_vector{{BWSIZE-1}{{BWSIZE-1}~downto~0}~1323 0 344 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
    (_type (_internal ~std_logic_vector{{DSIZE-1}{{DSIZE-1}~downto~0}~1324 0 345 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
    (_type (_internal ~std_logic_vector{{ASIZE-1}{{ASIZE-1}~downto~0}~1325 0 349 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
    (_process
      (line__255(_architecture 0 0 255 (_assignment (_simple)(_target(9))(_sensitivity(18)))))
      (line__256(_architecture 1 0 256 (_assignment (_simple)(_target(19))(_sensitivity(4)))))
      (line__267(_architecture 2 0 267 (_assignment (_simple)(_alias((RW_N)(rw_n_m)))(_target(8))(_sensitivity(17)))))
      (line__269(_architecture 3 0 269 (_assignment (_simple)(_alias((ADV_LD_N)(adv_ld_n_m)))(_target(7))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
    (_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.vital_timing.VitalDelayType (ieee vital_timing VitalDelayType)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01 (ieee vital_timing VitalDelayType01)))
    (_type (_external ~extieee.vital_timing.VitalDelayType01Z (ieee vital_timing VitalDelayType01Z)))
    (_type (_external ~extzaz.gen_utils.~STRING~15 (. gen_utils ~STRING~15)))
    (_variable (_external zaz.gen_utils.DefaultInstancePath(. gen_utils DefaultInstancePath)))
    (_variable (_external zaz.gen_utils.DefaultMsgOn(. gen_utils DefaultMsgOn)))
    (_variable (_external zaz.gen_utils.DefaultTimingChecks(. gen_utils DefaultTimingChecks)))
    (_type (_external ~extzaz.gen_utils.~STRING~151 (. gen_utils ~STRING~151)))
    (_variable (_external zaz.gen_utils.DefaultTimingModel(. gen_utils DefaultTimingModel)))
    (_variable (_external zaz.gen_utils.DefaultXon(. gen_utils DefaultXon)))
    (_variable (_external zaz.gen_utils.UnitDelay(. gen_utils UnitDelay)))
    (_variable (_external ieee.vital_timing.VitalZeroDelay01(ieee vital_timing VitalZeroDelay01)))
    (_variable (_external zaz.gen_utils.UnitDelay01Z(. gen_utils UnitDelay01Z)))
  )
  (_model . RTL 43 -1
  )
)
