{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702225381374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225381374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:23:01 2023 " "Processing started: Sun Dec 10 19:23:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225381374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225381374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225381374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702225381611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702225381611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32 " "Found entity 1: and_gate_32" {  } { { "and_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/and_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32 " "Found entity 1: or_gate_32" {  } { { "or_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/or_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32 " "Found entity 1: xor_gate_32" {  } { { "xor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/xor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32 " "Found entity 1: nor_gate_32" {  } { { "nor_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/nor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_1bit " "Found entity 1: mux_2x1_1bit" {  } { { "mux_2x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_testbench.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_1bit " "Found entity 1: mux_4x1_1bit" {  } { { "mux_4x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_4x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_out.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_out " "Found entity 1: sum_out" {  } { { "sum_out.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sum_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_out_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_out_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_out_generator " "Found entity 1: carry_out_generator" {  } { { "carry_out_generator.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/carry_out_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit_2level.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit_2level.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_2level " "Found entity 1: CLA_16bit_2level" {  } { { "CLA_16bit_2level.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_and_propagate_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file generator_and_propagate_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator_and_propagate_4bit " "Found entity 1: generator_and_propagate_4bit" {  } { { "generator_and_propagate_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/generator_and_propagate_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/Adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_over_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_over_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_over_flow " "Found entity 1: control_over_flow" {  } { { "control_over_flow.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/control_over_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_32 " "Found entity 1: not_gate_32" {  } { { "not_gate_32.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/not_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sett_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file sett_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 sett_less_than " "Found entity 1: sett_less_than" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_controller " "Found entity 1: Basic_controller" {  } { { "Basic_controller.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/Basic_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "result Result mod_cu.v(10) " "Verilog HDL Declaration information at mod_cu.v(10): object \"result\" differs only in case from object \"Result\" in the same scope" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702225386555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_32 not_gate_32:not_1 " "Elaborating entity \"not_gate_32\" for hierarchy \"not_gate_32:not_1\"" {  } { { "alu.v" "not_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Basic_controller Basic_controller:cont " "Elaborating entity \"Basic_controller\" for hierarchy \"Basic_controller:cont\"" {  } { { "alu.v" "cont" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_32 and_gate_32:and_1 " "Elaborating entity \"and_gate_32\" for hierarchy \"and_gate_32:and_1\"" {  } { { "alu.v" "and_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_32 or_gate_32:or_1 " "Elaborating entity \"or_gate_32\" for hierarchy \"or_gate_32:or_1\"" {  } { { "alu.v" "or_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_32 xor_gate_32:xor_1 " "Elaborating entity \"xor_gate_32\" for hierarchy \"xor_gate_32:xor_1\"" {  } { { "alu.v" "xor_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate_32 nor_gate_32:nor_1 " "Elaborating entity \"nor_gate_32\" for hierarchy \"nor_gate_32:nor_1\"" {  } { { "alu.v" "nor_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_32bit mux_2x1_32bit:mux_1 " "Elaborating entity \"mux_2x1_32bit\" for hierarchy \"mux_2x1_32bit:mux_1\"" {  } { { "alu.v" "mux_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit mux_2x1_32bit:mux_1\|mux_2x1_1bit:mux_0 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"mux_2x1_32bit:mux_1\|mux_2x1_1bit:mux_0\"" {  } { { "mux_2x1_32bit.v" "mux_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_2x1_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_32 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_32\"" {  } { { "alu.v" "adder_32" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16bit_2level adder:adder_32\|CLA_16bit_2level:add_1 " "Elaborating entity \"CLA_16bit_2level\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\"" {  } { { "adder.v" "add_1" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/adder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 CLA_16bit_2level.v(32) " "Verilog HDL warning at CLA_16bit_2level.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "CLA_16bit_2level.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 "|ALU|Adder_32bit:adder|CLA_16bit_2level:add_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_and_propagate_4bit adder:adder_32\|CLA_16bit_2level:add_1\|generator_and_propagate_4bit:p_and_g_0 " "Elaborating entity \"generator_and_propagate_4bit\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|generator_and_propagate_4bit:p_and_g_0\"" {  } { { "CLA_16bit_2level.v" "p_and_g_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_out_generator adder:adder_32\|CLA_16bit_2level:add_1\|carry_out_generator:generator " "Elaborating entity \"carry_out_generator\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|carry_out_generator:generator\"" {  } { { "CLA_16bit_2level.v" "generator" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\"" {  } { { "CLA_16bit_2level.v" "layer0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_16bit_2level.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 CLA_4bit.v(41) " "Verilog HDL warning at CLA_4bit.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "CLA_4bit.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 "|CLA_16bit_2level|CLA_4bit:layer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_out adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\|sum_out:sum_0 " "Elaborating entity \"sum_out\" for hierarchy \"adder:adder_32\|CLA_16bit_2level:add_1\|CLA_4bit:layer0\|sum_out:sum_0\"" {  } { { "CLA_4bit.v" "sum_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/CLA_4bit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_over_flow control_over_flow:control " "Elaborating entity \"control_over_flow\" for hierarchy \"control_over_flow:control\"" {  } { { "alu.v" "control" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sett_less_than sett_less_than:stl " "Elaborating entity \"sett_less_than\" for hierarchy \"sett_less_than:stl\"" {  } { { "alu.v" "stl" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(8) " "Verilog HDL warning at sett_less_than.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(9) " "Verilog HDL warning at sett_less_than.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(10) " "Verilog HDL warning at sett_less_than.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(11) " "Verilog HDL warning at sett_less_than.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(12) " "Verilog HDL warning at sett_less_than.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(13) " "Verilog HDL warning at sett_less_than.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(14) " "Verilog HDL warning at sett_less_than.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(15) " "Verilog HDL warning at sett_less_than.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(16) " "Verilog HDL warning at sett_less_than.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(17) " "Verilog HDL warning at sett_less_than.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(18) " "Verilog HDL warning at sett_less_than.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(19) " "Verilog HDL warning at sett_less_than.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(20) " "Verilog HDL warning at sett_less_than.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(21) " "Verilog HDL warning at sett_less_than.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(22) " "Verilog HDL warning at sett_less_than.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(23) " "Verilog HDL warning at sett_less_than.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(24) " "Verilog HDL warning at sett_less_than.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(25) " "Verilog HDL warning at sett_less_than.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(26) " "Verilog HDL warning at sett_less_than.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(27) " "Verilog HDL warning at sett_less_than.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(28) " "Verilog HDL warning at sett_less_than.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(29) " "Verilog HDL warning at sett_less_than.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(30) " "Verilog HDL warning at sett_less_than.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(31) " "Verilog HDL warning at sett_less_than.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(32) " "Verilog HDL warning at sett_less_than.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(33) " "Verilog HDL warning at sett_less_than.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(34) " "Verilog HDL warning at sett_less_than.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(35) " "Verilog HDL warning at sett_less_than.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(36) " "Verilog HDL warning at sett_less_than.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(37) " "Verilog HDL warning at sett_less_than.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(38) " "Verilog HDL warning at sett_less_than.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 sett_less_than.v(39) " "Verilog HDL warning at sett_less_than.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "sett_less_than.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/sett_less_than.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|sett_less_than:stl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod_op " "Elaborating entity \"mod\" for hierarchy \"mod:mod_op\"" {  } { { "alu.v" "mod_op" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod_op\|mod_cu:control " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod_op\|mod_cu:control\"" {  } { { "mod.v" "control" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(44) " "Verilog HDL Always Construct warning at mod_cu.v(44): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_cu.v(44) " "Verilog HDL Always Construct warning at mod_cu.v(44): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_cu.v(44) " "Inferred latch for \"result\[0\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_cu.v(44) " "Inferred latch for \"result\[1\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_cu.v(44) " "Inferred latch for \"result\[2\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_cu.v(44) " "Inferred latch for \"result\[3\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_cu.v(44) " "Inferred latch for \"result\[4\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_cu.v(44) " "Inferred latch for \"result\[5\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_cu.v(44) " "Inferred latch for \"result\[6\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_cu.v(44) " "Inferred latch for \"result\[7\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_cu.v(44) " "Inferred latch for \"result\[8\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_cu.v(44) " "Inferred latch for \"result\[9\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_cu.v(44) " "Inferred latch for \"result\[10\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_cu.v(44) " "Inferred latch for \"result\[11\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_cu.v(44) " "Inferred latch for \"result\[12\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_cu.v(44) " "Inferred latch for \"result\[13\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_cu.v(44) " "Inferred latch for \"result\[14\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_cu.v(44) " "Inferred latch for \"result\[15\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_cu.v(44) " "Inferred latch for \"result\[16\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_cu.v(44) " "Inferred latch for \"result\[17\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_cu.v(44) " "Inferred latch for \"result\[18\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_cu.v(44) " "Inferred latch for \"result\[19\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_cu.v(44) " "Inferred latch for \"result\[20\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_cu.v(44) " "Inferred latch for \"result\[21\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_cu.v(44) " "Inferred latch for \"result\[22\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_cu.v(44) " "Inferred latch for \"result\[23\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_cu.v(44) " "Inferred latch for \"result\[24\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_cu.v(44) " "Inferred latch for \"result\[25\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_cu.v(44) " "Inferred latch for \"result\[26\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_cu.v(44) " "Inferred latch for \"result\[27\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_cu.v(44) " "Inferred latch for \"result\[28\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_cu.v(44) " "Inferred latch for \"result\[29\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_cu.v(44) " "Inferred latch for \"result\[30\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_cu.v(44) " "Inferred latch for \"result\[31\]\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Result mod_cu.v(44) " "Inferred latch for \"next_state.Result\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Substract mod_cu.v(44) " "Inferred latch for \"next_state.Substract\" at mod_cu.v(44)" {  } { { "mod_cu.v" "" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod_cu.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 "|ALU|mod:mod_op|mod_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod_op\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod_op\|mod_dp:datapath\"" {  } { { "mod.v" "datapath" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mod.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit mux_8x1_32bit:mux " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"mux_8x1_32bit:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\"" {  } { { "mux_8x1_32bit.v" "mux_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_1bit mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\|mux_4x1_1bit:mux_4_1bit_0 " "Elaborating entity \"mux_4x1_1bit\" for hierarchy \"mux_8x1_32bit:mux\|mux_8x1_1bit:mux_0\|mux_4x1_1bit:mux_4_1bit_0\"" {  } { { "mux_8x1_1bit.v" "mux_4_1bit_0" { Text "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/mux_8x1_1bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225386633 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702225386839 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702225386839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702225387328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702225387651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225388212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702225388308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702225388308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702225388344 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702225388344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702225388344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702225388344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225388356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:23:08 2023 " "Processing ended: Sun Dec 10 19:23:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225388356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225388356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225388356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702225388356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702225389301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225389301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:23:09 2023 " "Processing started: Sun Dec 10 19:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225389301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702225389301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702225389301 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702225389349 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1702225389349 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1702225389349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702225389460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702225389460 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702225389466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702225389491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702225389491 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702225389790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702225389790 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702225389853 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702225389995 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702225394189 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 35 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 35 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702225394402 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702225394402 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225394402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702225394409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702225394409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702225394409 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702225394409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702225394409 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702225394409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702225394819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702225394850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702225394850 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702225394850 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225394882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702225398165 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702225398310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225432665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702225461589 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702225465144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225465144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702225465919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702225468834 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702225468834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702225470359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702225470359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225470359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702225471526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702225471547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702225471843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702225471843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702225472441 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702225474571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.fit.smsg " "Generated suppressed messages file C:/Users/zktok/Desktop/CSE 331/Quartus_project2/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702225474791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7680 " "Peak virtual memory: 7680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225475221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:24:35 2023 " "Processing ended: Sun Dec 10 19:24:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225475221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225475221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225475221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702225475221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702225476087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225476087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:24:36 2023 " "Processing started: Sun Dec 10 19:24:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225476087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702225476087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702225476087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702225476532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702225480508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225480842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:24:40 2023 " "Processing ended: Sun Dec 10 19:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225480842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225480842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225480842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702225480842 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702225481444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702225481744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225481744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:24:41 2023 " "Processing started: Sun Dec 10 19:24:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225481744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702225481744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702225481744 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702225481805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702225482134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702225482134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482166 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702225482513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702225482529 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702225482529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod:mod_op\|mod_cu:control\|curr_state.Result mod:mod_op\|mod_cu:control\|curr_state.Result " "create_clock -period 1.000 -name mod:mod_op\|mod_cu:control\|curr_state.Result mod:mod_op\|mod_cu:control\|curr_state.Result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702225482529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702225482529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702225482544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702225482544 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702225482544 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702225482546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702225482560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702225482560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.625 " "Worst-case setup slack is -9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.625            -303.424 mod:mod_op\|mod_cu:control\|curr_state.Result  " "   -9.625            -303.424 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.153            -142.410 CLK  " "   -5.153            -142.410 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.569 " "Worst-case hold slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 CLK  " "    0.569               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.049               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    3.049               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225482560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225482570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -45.126 CLK  " "   -0.724             -45.126 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    0.151               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225482570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225482570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702225482576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702225482592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702225483536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702225483615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702225483629 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702225483629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.721 " "Worst-case setup slack is -9.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.721            -307.258 mod:mod_op\|mod_cu:control\|curr_state.Result  " "   -9.721            -307.258 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.985            -137.248 CLK  " "   -4.985            -137.248 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225483629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.543 " "Worst-case hold slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 CLK  " "    0.543               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.137               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    3.137               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225483633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225483634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225483634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -45.975 CLK  " "   -0.724             -45.975 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    0.204               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225483639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225483639 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702225483647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702225483804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702225484307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702225484354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702225484354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702225484354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.938 " "Worst-case setup slack is -3.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938            -112.498 mod:mod_op\|mod_cu:control\|curr_state.Result  " "   -3.938            -112.498 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631             -42.817 CLK  " "   -1.631             -42.817 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLK  " "    0.354               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    1.447               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225484354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225484369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -2.115 CLK  " "   -0.088              -2.115 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    0.284               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484371 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702225484371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702225484464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702225484464 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702225484464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.695 " "Worst-case setup slack is -3.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.695            -105.073 mod:mod_op\|mod_cu:control\|curr_state.Result  " "   -3.695            -105.073 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -33.992 CLK  " "   -1.375             -33.992 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    1.411               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225484481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702225484481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -2.553 CLK  " "   -0.088              -2.553 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result  " "    0.325               0.000 mod:mod_op\|mod_cu:control\|curr_state.Result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702225484481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702225484481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702225485417 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702225485425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5331 " "Peak virtual memory: 5331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225485457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:24:45 2023 " "Processing ended: Sun Dec 10 19:24:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225485457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225485457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225485457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702225485457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702225486308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702225486308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 19:24:46 2023 " "Processing started: Sun Dec 10 19:24:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702225486308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702225486308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702225486308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702225486826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo C:/Users/zktok/Desktop/CSE 331/Quartus_project2/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"C:/Users/zktok/Desktop/CSE 331/Quartus_project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702225486905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702225486937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 19:24:46 2023 " "Processing ended: Sun Dec 10 19:24:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702225486937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702225486937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702225486937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702225486937 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702225487552 ""}
