xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
DPRAM_1Kx16.v,verilog,xil_defaultlib,../../../../feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/sim/DPRAM_1Kx16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
