Classic Timing Analyzer report for AlarmSystemTop
Mon Nov 26 16:55:51 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SysClk'
  7. Clock Setup: 'SWITCH_4'
  8. Clock Setup: 'SWITCH_2'
  9. Clock Hold: 'SysClk'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                            ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.130 ns                                       ; pw[2]                                           ; FIRE_CONTROLER:c4|estado                        ; --         ; SWITCH_4 ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 14.573 ns                                      ; FPGA_ADCMAX1111:c2|bitsDados[4]                 ; LED_3                                           ; SysClk     ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 2.497 ns                                       ; ADC_DOUT                                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                ; --         ; SysClk   ; 0            ;
; Clock Setup: 'SysClk'        ; -4.822 ns ; 66.66 MHz ( period = 15.001 ns ) ; 40.57 MHz ( period = 24.646 ns )               ; FPGA_ADCMAX1111:c2|indice[30]                   ; FPGA_ADCMAX1111:c2|estado.transfering           ; SysClk     ; SysClk   ; 32           ;
; Clock Setup: 'SWITCH_2'      ; N/A       ; None                             ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[2]                ; ATTEMPTS_CONTROLER:c8|attempt[2]                ; SWITCH_2   ; SWITCH_2 ; 0            ;
; Clock Setup: 'SWITCH_4'      ; N/A       ; None                             ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; FIRE_CONTROLER:c4|estado                        ; FIRE_CONTROLER:c4|estado                        ; SWITCH_4   ; SWITCH_4 ; 0            ;
; Clock Hold: 'SysClk'         ; 1.650 ns  ; 66.66 MHz ( period = 15.001 ns ) ; N/A                                            ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock ; SysClk     ; SysClk   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                 ;                                                 ;            ;          ; 32           ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+
; Option                                                                                               ; Setting            ; From ; To     ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+
; Device Name                                                                                          ; EPM1270F256C5      ;      ;        ;             ;
; Timing Models                                                                                        ; Final              ;      ;        ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;        ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;        ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;        ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;        ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;        ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;        ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;        ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;        ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;        ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;        ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;        ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;        ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;        ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;        ;             ;
; Number of paths to report                                                                            ; 200                ;      ;        ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;        ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;        ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;        ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;        ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;        ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;        ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;        ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;        ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;        ;             ;
; Clock Settings                                                                                       ; SysClk             ;      ; SysClk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SysClk          ; SysClk             ; User Pin ; 66.66 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SWITCH_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SWITCH_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SWITCH_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SWITCH_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SysClk'                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -4.822 ns                               ; 40.57 MHz ( period = 24.646 ns )                    ; FPGA_ADCMAX1111:c2|indice[30]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 7.297 ns                ;
; -4.679 ns                               ; 41.05 MHz ( period = 24.360 ns )                    ; FPGA_ADCMAX1111:c2|indice[31]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 7.154 ns                ;
; -4.606 ns                               ; 41.30 MHz ( period = 24.214 ns )                    ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 7.081 ns                ;
; -4.590 ns                               ; 41.35 MHz ( period = 24.182 ns )                    ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 7.065 ns                ;
; -4.532 ns                               ; 41.55 MHz ( period = 24.066 ns )                    ; FPGA_ADCMAX1111:c2|indice[28]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 7.007 ns                ;
; -4.480 ns                               ; 41.73 MHz ( period = 23.962 ns )                    ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.955 ns                ;
; -4.416 ns                               ; 41.96 MHz ( period = 23.834 ns )                    ; FPGA_ADCMAX1111:c2|indice[25]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.891 ns                ;
; -4.274 ns                               ; 42.46 MHz ( period = 23.550 ns )                    ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.749 ns                ;
; -4.265 ns                               ; 42.50 MHz ( period = 23.532 ns )                    ; FPGA_ADCMAX1111:c2|indice[24]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.740 ns                ;
; -3.997 ns                               ; 43.49 MHz ( period = 22.996 ns )                    ; FPGA_ADCMAX1111:c2|indice[29]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.472 ns                ;
; -3.913 ns                               ; 43.81 MHz ( period = 22.828 ns )                    ; FPGA_ADCMAX1111:c2|indice[27]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.388 ns                ;
; -3.724 ns                               ; 44.54 MHz ( period = 22.450 ns )                    ; FPGA_ADCMAX1111:c2|indice[26]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 6.199 ns                ;
; -3.480 ns                               ; 45.53 MHz ( period = 21.962 ns )                    ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.955 ns                ;
; -3.315 ns                               ; 46.23 MHz ( period = 21.632 ns )                    ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.790 ns                ;
; -3.157 ns                               ; 46.91 MHz ( period = 21.316 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.632 ns                ;
; -3.145 ns                               ; 46.97 MHz ( period = 21.292 ns )                    ; FPGA_ADCMAX1111:c2|indice[22]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.620 ns                ;
; -3.103 ns                               ; 47.15 MHz ( period = 21.208 ns )                    ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.578 ns                ;
; -2.912 ns                               ; 48.02 MHz ( period = 20.826 ns )                    ; FPGA_ADCMAX1111:c2|indice[13]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.387 ns                ;
; -2.787 ns                               ; 48.60 MHz ( period = 20.576 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.262 ns                ;
; -2.776 ns                               ; 48.65 MHz ( period = 20.554 ns )                    ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.251 ns                ;
; -2.767 ns                               ; 48.69 MHz ( period = 20.536 ns )                    ; FPGA_ADCMAX1111:c2|indice[23]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.242 ns                ;
; -2.749 ns                               ; 48.78 MHz ( period = 20.500 ns )                    ; FPGA_ADCMAX1111:c2|indice[15]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.224 ns                ;
; -2.560 ns                               ; 49.70 MHz ( period = 20.122 ns )                    ; FPGA_ADCMAX1111:c2|indice[12]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.035 ns                ;
; -2.537 ns                               ; 49.81 MHz ( period = 20.076 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 5.012 ns                ;
; -2.498 ns                               ; 50.01 MHz ( period = 19.998 ns )                    ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.973 ns                ;
; -2.355 ns                               ; 50.73 MHz ( period = 19.712 ns )                    ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.830 ns                ;
; -2.235 ns                               ; 51.36 MHz ( period = 19.472 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.710 ns                ;
; -2.217 ns                               ; 51.45 MHz ( period = 19.436 ns )                    ; FPGA_ADCMAX1111:c2|indice[14]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.692 ns                ;
; -2.162 ns                               ; 51.74 MHz ( period = 19.326 ns )                    ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.637 ns                ;
; -2.075 ns                               ; 52.21 MHz ( period = 19.152 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.550 ns                ;
; -1.997 ns                               ; 52.64 MHz ( period = 18.996 ns )                    ; FPGA_ADCMAX1111:c2|indice[5]                        ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.472 ns                ;
; -1.818 ns                               ; 53.65 MHz ( period = 18.638 ns )                    ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 7.501 ns                    ; 2.475 ns                  ; 4.293 ns                ;
; 0.251 ns                                ; 68.97 MHz ( period = 14.500 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 6.541 ns                ;
; 0.422 ns                                ; 70.63 MHz ( period = 14.158 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 6.370 ns                ;
; 1.308 ns                                ; 80.74 MHz ( period = 12.386 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 5.484 ns                ;
; 1.427 ns                                ; 82.32 MHz ( period = 12.148 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 5.365 ns                ;
; 1.739 ns                                ; 86.78 MHz ( period = 11.524 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 5.053 ns                ;
; 1.746 ns                                ; 86.88 MHz ( period = 11.510 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 5.046 ns                ;
; 1.797 ns                                ; 87.66 MHz ( period = 11.408 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.995 ns                ;
; 1.852 ns                                ; 88.51 MHz ( period = 11.298 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.940 ns                ;
; 1.946 ns                                ; 90.01 MHz ( period = 11.110 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.846 ns                ;
; 1.976 ns                                ; 90.50 MHz ( period = 11.050 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.816 ns                ;
; 2.066 ns                                ; 92.00 MHz ( period = 10.870 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.726 ns                ;
; 2.166 ns                                ; 93.72 MHz ( period = 10.670 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.626 ns                ;
; 2.290 ns                                ; 95.95 MHz ( period = 10.422 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.502 ns                ;
; 2.291 ns                                ; 95.97 MHz ( period = 10.420 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.501 ns                ;
; 2.319 ns                                ; 96.49 MHz ( period = 10.364 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.473 ns                ;
; 2.349 ns                                ; 97.05 MHz ( period = 10.304 ns )                    ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.443 ns                ;
; 2.378 ns                                ; 97.60 MHz ( period = 10.246 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.414 ns                ;
; 2.383 ns                                ; 97.69 MHz ( period = 10.236 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.409 ns                ;
; 2.384 ns                                ; 97.71 MHz ( period = 10.234 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.408 ns                ;
; 2.424 ns                                ; 98.48 MHz ( period = 10.154 ns )                    ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.368 ns                ;
; 2.509 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.283 ns                ;
; 2.601 ns                                ; 102.04 MHz ( period = 9.800 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.191 ns                ;
; 2.604 ns                                ; 102.10 MHz ( period = 9.794 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.188 ns                ;
; 2.605 ns                                ; 102.12 MHz ( period = 9.792 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.187 ns                ;
; 2.647 ns                                ; 103.01 MHz ( period = 9.708 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 4.145 ns                ;
; 2.931 ns                                ; 82.85 MHz ( period = 12.070 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.361 ns               ;
; 2.931 ns                                ; 82.85 MHz ( period = 12.070 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.361 ns               ;
; 2.933 ns                                ; 82.86 MHz ( period = 12.068 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.359 ns               ;
; 2.942 ns                                ; 82.93 MHz ( period = 12.059 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.350 ns               ;
; 2.945 ns                                ; 82.95 MHz ( period = 12.056 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.347 ns               ;
; 2.981 ns                                ; 83.19 MHz ( period = 12.020 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.311 ns               ;
; 3.067 ns                                ; 112.76 MHz ( period = 8.868 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.725 ns                ;
; 3.068 ns                                ; 112.79 MHz ( period = 8.866 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.724 ns                ;
; 3.104 ns                                ; 84.05 MHz ( period = 11.897 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.188 ns               ;
; 3.104 ns                                ; 84.05 MHz ( period = 11.897 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.188 ns               ;
; 3.106 ns                                ; 84.07 MHz ( period = 11.895 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.186 ns               ;
; 3.107 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.685 ns                ;
; 3.115 ns                                ; 84.13 MHz ( period = 11.886 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.177 ns               ;
; 3.118 ns                                ; 84.15 MHz ( period = 11.883 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.174 ns               ;
; 3.154 ns                                ; 84.41 MHz ( period = 11.847 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 11.138 ns               ;
; 3.407 ns                                ; 86.25 MHz ( period = 11.594 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.885 ns               ;
; 3.413 ns                                ; 122.31 MHz ( period = 8.176 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.379 ns                ;
; 3.414 ns                                ; 86.30 MHz ( period = 11.587 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.878 ns               ;
; 3.423 ns                                ; 122.61 MHz ( period = 8.156 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.369 ns                ;
; 3.426 ns                                ; 122.70 MHz ( period = 8.150 ns )                    ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.366 ns                ;
; 3.520 ns                                ; 87.10 MHz ( period = 11.481 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.772 ns               ;
; 3.532 ns                                ; 125.98 MHz ( period = 7.938 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.260 ns                ;
; 3.534 ns                                ; 126.04 MHz ( period = 7.934 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.258 ns                ;
; 3.538 ns                                ; 126.17 MHz ( period = 7.926 ns )                    ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 3.254 ns                ;
; 3.580 ns                                ; 87.56 MHz ( period = 11.421 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.712 ns               ;
; 3.587 ns                                ; 87.61 MHz ( period = 11.414 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.705 ns               ;
; 3.633 ns                                ; 87.97 MHz ( period = 11.368 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.659 ns               ;
; 3.633 ns                                ; 87.97 MHz ( period = 11.368 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.659 ns               ;
; 3.635 ns                                ; 87.98 MHz ( period = 11.366 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.657 ns               ;
; 3.644 ns                                ; 88.05 MHz ( period = 11.357 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.648 ns               ;
; 3.647 ns                                ; 88.07 MHz ( period = 11.354 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.645 ns               ;
; 3.683 ns                                ; 88.35 MHz ( period = 11.318 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.609 ns               ;
; 3.693 ns                                ; 88.43 MHz ( period = 11.308 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.599 ns               ;
; 4.033 ns                                ; 144.18 MHz ( period = 6.936 ns )                    ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 7.501 ns                    ; 6.792 ns                  ; 2.759 ns                ;
; 4.109 ns                                ; 91.81 MHz ( period = 10.892 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.183 ns               ;
; 4.116 ns                                ; 91.87 MHz ( period = 10.885 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.176 ns               ;
; 4.183 ns                                ; 92.44 MHz ( period = 10.818 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.109 ns               ;
; 4.183 ns                                ; 92.44 MHz ( period = 10.818 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.109 ns               ;
; 4.185 ns                                ; 92.46 MHz ( period = 10.816 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.107 ns               ;
; 4.194 ns                                ; 92.53 MHz ( period = 10.807 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.098 ns               ;
; 4.197 ns                                ; 92.56 MHz ( period = 10.804 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.095 ns               ;
; 4.222 ns                                ; 92.77 MHz ( period = 10.779 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.070 ns               ;
; 4.233 ns                                ; 92.87 MHz ( period = 10.768 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.059 ns               ;
; 4.292 ns                                ; 93.38 MHz ( period = 10.709 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.000 ns               ;
; 4.292 ns                                ; 93.38 MHz ( period = 10.709 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 10.000 ns               ;
; 4.294 ns                                ; 93.40 MHz ( period = 10.707 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.998 ns                ;
; 4.303 ns                                ; 93.48 MHz ( period = 10.698 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.989 ns                ;
; 4.306 ns                                ; 93.50 MHz ( period = 10.695 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.986 ns                ;
; 4.342 ns                                ; 93.82 MHz ( period = 10.659 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.950 ns                ;
; 4.372 ns                                ; 94.08 MHz ( period = 10.629 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[9]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.920 ns                ;
; 4.404 ns                                ; 94.37 MHz ( period = 10.597 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.888 ns                ;
; 4.404 ns                                ; 94.37 MHz ( period = 10.597 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.888 ns                ;
; 4.406 ns                                ; 94.38 MHz ( period = 10.595 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.886 ns                ;
; 4.415 ns                                ; 94.46 MHz ( period = 10.586 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.877 ns                ;
; 4.418 ns                                ; 94.49 MHz ( period = 10.583 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.874 ns                ;
; 4.444 ns                                ; 94.72 MHz ( period = 10.557 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[9]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.848 ns                ;
; 4.445 ns                                ; 94.73 MHz ( period = 10.556 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[8]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.847 ns                ;
; 4.454 ns                                ; 94.81 MHz ( period = 10.547 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.838 ns                ;
; 4.460 ns                                ; 94.87 MHz ( period = 10.541 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.832 ns                ;
; 4.460 ns                                ; 94.87 MHz ( period = 10.541 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.832 ns                ;
; 4.462 ns                                ; 94.89 MHz ( period = 10.539 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.830 ns                ;
; 4.471 ns                                ; 94.97 MHz ( period = 10.530 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.821 ns                ;
; 4.474 ns                                ; 94.99 MHz ( period = 10.527 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.818 ns                ;
; 4.510 ns                                ; 95.32 MHz ( period = 10.491 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.782 ns                ;
; 4.575 ns                                ; 95.91 MHz ( period = 10.426 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[26]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.717 ns                ;
; 4.595 ns                                ; 96.10 MHz ( period = 10.406 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.697 ns                ;
; 4.595 ns                                ; 96.10 MHz ( period = 10.406 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.697 ns                ;
; 4.596 ns                                ; 96.11 MHz ( period = 10.405 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|counter[19]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.696 ns                ;
; 4.597 ns                                ; 96.12 MHz ( period = 10.404 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.695 ns                ;
; 4.600 ns                                ; 96.14 MHz ( period = 10.401 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|counter[20]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.692 ns                ;
; 4.601 ns                                ; 96.15 MHz ( period = 10.400 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|counter[14]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.691 ns                ;
; 4.606 ns                                ; 96.20 MHz ( period = 10.395 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.686 ns                ;
; 4.609 ns                                ; 96.23 MHz ( period = 10.392 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.683 ns                ;
; 4.617 ns                                ; 96.30 MHz ( period = 10.384 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[9]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.675 ns                ;
; 4.618 ns                                ; 96.31 MHz ( period = 10.383 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[8]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.674 ns                ;
; 4.628 ns                                ; 96.40 MHz ( period = 10.373 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.664 ns                ;
; 4.628 ns                                ; 96.40 MHz ( period = 10.373 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.664 ns                ;
; 4.630 ns                                ; 96.42 MHz ( period = 10.371 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.662 ns                ;
; 4.633 ns                                ; 96.45 MHz ( period = 10.368 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|counter[19]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.659 ns                ;
; 4.637 ns                                ; 96.49 MHz ( period = 10.364 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|counter[20]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.655 ns                ;
; 4.638 ns                                ; 96.50 MHz ( period = 10.363 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|counter[14]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.654 ns                ;
; 4.639 ns                                ; 96.51 MHz ( period = 10.362 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.653 ns                ;
; 4.642 ns                                ; 96.53 MHz ( period = 10.359 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.650 ns                ;
; 4.645 ns                                ; 96.56 MHz ( period = 10.356 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.647 ns                ;
; 4.652 ns                                ; 96.63 MHz ( period = 10.349 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[22]                  ; CLOCK_GENERATOR_1HZ:c5|counter[6]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.640 ns                ;
; 4.659 ns                                ; 96.69 MHz ( period = 10.342 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.633 ns                ;
; 4.666 ns                                ; 96.76 MHz ( period = 10.335 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.626 ns                ;
; 4.678 ns                                ; 96.87 MHz ( period = 10.323 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.614 ns                ;
; 4.765 ns                                ; 97.69 MHz ( period = 10.236 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.527 ns                ;
; 4.765 ns                                ; 97.69 MHz ( period = 10.236 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[23]                 ; CLOCK_GENERATOR_20HZ:c1|counter[19]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.527 ns                ;
; 4.768 ns                                ; 97.72 MHz ( period = 10.233 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.524 ns                ;
; 4.769 ns                                ; 97.73 MHz ( period = 10.232 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[23]                 ; CLOCK_GENERATOR_20HZ:c1|counter[20]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.523 ns                ;
; 4.770 ns                                ; 97.74 MHz ( period = 10.231 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[23]                 ; CLOCK_GENERATOR_20HZ:c1|counter[14]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.522 ns                ;
; 4.772 ns                                ; 97.76 MHz ( period = 10.229 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[27]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.520 ns                ;
; 4.775 ns                                ; 97.79 MHz ( period = 10.226 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.517 ns                ;
; 4.776 ns                                ; 97.80 MHz ( period = 10.225 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[0]                  ; CLOCK_GENERATOR_1HZ:c5|counter[9]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.516 ns                ;
; 4.825 ns                                ; 98.27 MHz ( period = 10.176 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[23]                  ; CLOCK_GENERATOR_1HZ:c5|counter[6]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.467 ns                ;
; 4.865 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[17]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.427 ns                ;
; 4.880 ns                                ; 98.80 MHz ( period = 10.121 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.412 ns                ;
; 4.881 ns                                ; 98.81 MHz ( period = 10.120 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[20]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.411 ns                ;
; 4.887 ns                                ; 98.87 MHz ( period = 10.114 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.405 ns                ;
; 4.928 ns                                ; 99.28 MHz ( period = 10.073 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|counter[6]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.364 ns                ;
; 4.936 ns                                ; 99.35 MHz ( period = 10.065 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.356 ns                ;
; 4.943 ns                                ; 99.42 MHz ( period = 10.058 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.349 ns                ;
; 4.955 ns                                ; 99.54 MHz ( period = 10.046 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_20HZ:c1|counter[19]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.337 ns                ;
; 4.965 ns                                ; 99.64 MHz ( period = 10.036 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|counter[6]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.327 ns                ;
; 4.979 ns                                ; 99.78 MHz ( period = 10.022 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[0]                  ; CLOCK_GENERATOR_1HZ:c5|counter[26]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.313 ns                ;
; 4.985 ns                                ; 99.84 MHz ( period = 10.016 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.307 ns                ;
; 4.985 ns                                ; 99.84 MHz ( period = 10.016 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.307 ns                ;
; 4.987 ns                                ; 99.86 MHz ( period = 10.014 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.305 ns                ;
; 4.993 ns                                ; 99.92 MHz ( period = 10.008 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[26]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.299 ns                ;
; 4.994 ns                                ; 99.93 MHz ( period = 10.007 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[15]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.298 ns                ;
; 4.996 ns                                ; 99.95 MHz ( period = 10.005 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.296 ns                ;
; 4.999 ns                                ; 99.98 MHz ( period = 10.002 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[24]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.293 ns                ;
; 5.010 ns                                ; 100.09 MHz ( period = 9.991 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[12]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.282 ns                ;
; 5.013 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[8]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.279 ns                ;
; 5.035 ns                                ; 100.34 MHz ( period = 9.966 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[21]                  ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.257 ns                ;
; 5.049 ns                                ; 100.48 MHz ( period = 9.952 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[18]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.243 ns                ;
; 5.067 ns                                ; 100.66 MHz ( period = 9.934 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[27]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.225 ns                ;
; 5.071 ns                                ; 100.70 MHz ( period = 9.930 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.221 ns                ;
; 5.073 ns                                ; 100.73 MHz ( period = 9.928 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|inClock                    ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.219 ns                ;
; 5.075 ns                                ; 100.75 MHz ( period = 9.926 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[24]                 ; CLOCK_GENERATOR_20HZ:c1|counter[16]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.217 ns                ;
; 5.078 ns                                ; 100.78 MHz ( period = 9.923 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.214 ns                ;
; 5.088 ns                                ; 100.88 MHz ( period = 9.913 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[13]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.204 ns                ;
; 5.097 ns                                ; 100.97 MHz ( period = 9.904 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[23]                 ; CLOCK_GENERATOR_20HZ:c1|counter[6]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.195 ns                ;
; 5.104 ns                                ; 101.04 MHz ( period = 9.897 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[18]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.188 ns                ;
; 5.110 ns                                ; 101.10 MHz ( period = 9.891 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|inClock                    ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.182 ns                ;
; 5.111 ns                                ; 101.11 MHz ( period = 9.890 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[19]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.181 ns                ;
; 5.112 ns                                ; 101.12 MHz ( period = 9.889 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[22]                 ; CLOCK_GENERATOR_20HZ:c1|counter[16]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.180 ns                ;
; 5.146 ns                                ; 101.47 MHz ( period = 9.855 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[9]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.146 ns                ;
; 5.147 ns                                ; 101.48 MHz ( period = 9.854 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[24]                  ; CLOCK_GENERATOR_1HZ:c5|counter[8]                  ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.145 ns                ;
; 5.158 ns                                ; 101.60 MHz ( period = 9.843 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[0]                  ; CLOCK_GENERATOR_20HZ:c1|counter[19]                ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.134 ns                ;
; 5.169 ns                                ; 101.71 MHz ( period = 9.832 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[0]                  ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.123 ns                ;
; 5.172 ns                                ; 101.74 MHz ( period = 9.829 ns )                    ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[13] ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[4] ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.120 ns                ;
; 5.176 ns                                ; 101.78 MHz ( period = 9.825 ns )                    ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[13] ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock    ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.116 ns                ;
; 5.178 ns                                ; 101.80 MHz ( period = 9.823 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[5]                   ; CLOCK_GENERATOR_1HZ:c5|counter[21]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.114 ns                ;
; 5.178 ns                                ; 101.80 MHz ( period = 9.823 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[5]                   ; CLOCK_GENERATOR_1HZ:c5|counter[23]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.114 ns                ;
; 5.180 ns                                ; 101.82 MHz ( period = 9.821 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[5]                   ; CLOCK_GENERATOR_1HZ:c5|counter[19]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.112 ns                ;
; 5.181 ns                                ; 101.83 MHz ( period = 9.820 ns )                    ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[13] ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[7] ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.111 ns                ;
; 5.184 ns                                ; 101.86 MHz ( period = 9.817 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.108 ns                ;
; 5.185 ns                                ; 101.87 MHz ( period = 9.816 ns )                    ; CLOCK_GENERATOR_20HZ:c1|counter[1]                  ; CLOCK_GENERATOR_1HZ:c5|counter[20]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.107 ns                ;
; 5.186 ns                                ; 101.88 MHz ( period = 9.815 ns )                    ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[13] ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[3] ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.106 ns                ;
; 5.189 ns                                ; 101.92 MHz ( period = 9.812 ns )                    ; CLOCK_GENERATOR_1HZ:c5|counter[5]                   ; CLOCK_GENERATOR_1HZ:c5|counter[22]                 ; SysClk     ; SysClk   ; 15.001 ns                   ; 14.292 ns                 ; 9.103 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SWITCH_4'                                                                                                                                                                                                  ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; FIRE_CONTROLER:c4|estado ; FIRE_CONTROLER:c4|estado ; SWITCH_4   ; SWITCH_4 ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SWITCH_2'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[2] ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[0] ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 2.011 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[0] ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[1] ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[1] ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ATTEMPTS_CONTROLER:c8|attempt[0] ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2   ; SWITCH_2 ; None                        ; None                      ; 1.537 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SysClk'                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.650 ns                                ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock     ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.495 ns                 ;
; 1.659 ns                                ; COUNTER:c7|cnt[4]                                   ; COUNTER:c7|cnt[4]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.504 ns                 ;
; 1.665 ns                                ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|bitConfig                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.510 ns                 ;
; 1.670 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|clkReset                        ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.515 ns                 ;
; 1.675 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|nivelCS                         ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.520 ns                 ;
; 1.675 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[17]                    ; FPGA_ADCMAX1111:c2|bitsLidos[17]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.520 ns                 ;
; 1.700 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|indice[0]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.545 ns                 ;
; 1.700 ns                                ; FPGA_ADCMAX1111:c2|estado.start                     ; FPGA_ADCMAX1111:c2|estado.start                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.545 ns                 ;
; 1.705 ns                                ; FPGA_ADCMAX1111:c2|estado.start                     ; FPGA_ADCMAX1111:c2|clkEnable                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.550 ns                 ;
; 1.909 ns                                ; CLOCK_GENERATOR_20HZ:c1|inClock                     ; CLOCK_GENERATOR_20HZ:c1|inClock                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.754 ns                 ;
; 1.919 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[13]                    ; FPGA_ADCMAX1111:c2|bitsLidos[13]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.764 ns                 ;
; 2.116 ns                                ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|indice[16]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.961 ns                 ;
; 2.116 ns                                ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|indice[6]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.961 ns                 ;
; 2.117 ns                                ; FPGA_ADCMAX1111:c2|indice[23]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.962 ns                 ;
; 2.117 ns                                ; FPGA_ADCMAX1111:c2|indice[13]                       ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.962 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[28]                       ; FPGA_ADCMAX1111:c2|indice[28]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[25]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[18]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[17]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[15]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[8]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[7]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[12]                    ; FPGA_ADCMAX1111:c2|bitsLidos[12]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.126 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[14]                    ; FPGA_ADCMAX1111:c2|bitsLidos[14]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.971 ns                 ;
; 2.128 ns                                ; FPGA_ADCMAX1111:c2|indice[5]                        ; FPGA_ADCMAX1111:c2|indice[5]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.973 ns                 ;
; 2.129 ns                                ; COUNTER:c7|cnt[2]                                   ; COUNTER:c7|cnt[2]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.974 ns                 ;
; 2.137 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[15]                    ; FPGA_ADCMAX1111:c2|bitsLidos[15]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 1.982 ns                 ;
; 2.181 ns                                ; FPGA_ADCMAX1111:c2|estado.start                     ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.026 ns                 ;
; 2.212 ns                                ; CLOCK_GENERATOR_1HZ:c5|inClock                      ; CLOCK_GENERATOR_1HZ:c5|inClock                     ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.057 ns                 ;
; 2.221 ns                                ; FPGA_ADCMAX1111:c2|indice[29]                       ; FPGA_ADCMAX1111:c2|indice[29]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.066 ns                 ;
; 2.221 ns                                ; FPGA_ADCMAX1111:c2|indice[24]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.066 ns                 ;
; 2.221 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[19]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.066 ns                 ;
; 2.221 ns                                ; FPGA_ADCMAX1111:c2|indice[14]                       ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.066 ns                 ;
; 2.221 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[9]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.066 ns                 ;
; 2.230 ns                                ; FPGA_ADCMAX1111:c2|indice[31]                       ; FPGA_ADCMAX1111:c2|indice[31]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.075 ns                 ;
; 2.230 ns                                ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|indice[21]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.075 ns                 ;
; 2.230 ns                                ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|indice[11]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.075 ns                 ;
; 2.231 ns                                ; FPGA_ADCMAX1111:c2|indice[30]                       ; FPGA_ADCMAX1111:c2|indice[30]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.076 ns                 ;
; 2.231 ns                                ; FPGA_ADCMAX1111:c2|indice[22]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.076 ns                 ;
; 2.231 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[20]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.076 ns                 ;
; 2.231 ns                                ; FPGA_ADCMAX1111:c2|indice[12]                       ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.076 ns                 ;
; 2.231 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[10]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.076 ns                 ;
; 2.232 ns                                ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|indice[4]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.077 ns                 ;
; 2.242 ns                                ; COUNTER:c7|cnt[3]                                   ; COUNTER:c7|cnt[3]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.087 ns                 ;
; 2.242 ns                                ; COUNTER:c7|cnt[1]                                   ; COUNTER:c7|cnt[1]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.087 ns                 ;
; 2.258 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|indice[1]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.103 ns                 ;
; 2.260 ns                                ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|indice[2]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.105 ns                 ;
; 2.262 ns                                ; FPGA_ADCMAX1111:c2|estado.transfering               ; FPGA_ADCMAX1111:c2|clkEnable                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.107 ns                 ;
; 2.288 ns                                ; COUNTER:c7|cnt[0]                                   ; COUNTER:c7|cnt[0]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.133 ns                 ;
; 2.290 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[16]                    ; FPGA_ADCMAX1111:c2|bitsLidos[16]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.135 ns                 ;
; 2.291 ns                                ; FPGA_ADCMAX1111:c2|bitsLidos[18]                    ; FPGA_ADCMAX1111:c2|bitsLidos[18]                   ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.136 ns                 ;
; 2.488 ns                                ; COUNTER:c7|cnt[0]                                   ; COUNTER:c7|cnt[1]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.333 ns                 ;
; 2.528 ns                                ; FPGA_ADCMAX1111:c2|indice[26]                       ; FPGA_ADCMAX1111:c2|indice[26]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.373 ns                 ;
; 2.531 ns                                ; FPGA_ADCMAX1111:c2|indice[27]                       ; FPGA_ADCMAX1111:c2|indice[27]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.376 ns                 ;
; 2.584 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|indice[1]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.429 ns                 ;
; 2.645 ns                                ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|indice[3]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.490 ns                 ;
; 2.825 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[25]                  ; CLOCK_GENERATOR_1HZ:c5|counter[25]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.670 ns                 ;
; 2.825 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[25]                 ; CLOCK_GENERATOR_20HZ:c1|counter[25]                ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.670 ns                 ;
; 2.835 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[5]                  ; CLOCK_GENERATOR_20HZ:c1|counter[5]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.680 ns                 ;
; 2.838 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[3]                   ; CLOCK_GENERATOR_1HZ:c5|counter[3]                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.683 ns                 ;
; 2.885 ns                                ; FPGA_ADCMAX1111:c2|estado.transfering               ; FPGA_ADCMAX1111:c2|estado.transfering              ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.730 ns                 ;
; 2.896 ns                                ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[6]  ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[6] ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.741 ns                 ;
; 2.948 ns                                ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|indice[17]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.793 ns                 ;
; 2.948 ns                                ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|indice[7]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.793 ns                 ;
; 2.949 ns                                ; FPGA_ADCMAX1111:c2|indice[23]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.794 ns                 ;
; 2.949 ns                                ; FPGA_ADCMAX1111:c2|indice[13]                       ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.794 ns                 ;
; 2.949 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|estado.idle                     ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.794 ns                 ;
; 2.958 ns                                ; FPGA_ADCMAX1111:c2|indice[28]                       ; FPGA_ADCMAX1111:c2|indice[29]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.803 ns                 ;
; 2.958 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[19]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.803 ns                 ;
; 2.958 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[18]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.803 ns                 ;
; 2.958 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[9]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.803 ns                 ;
; 2.958 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[8]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.803 ns                 ;
; 2.961 ns                                ; COUNTER:c7|cnt[2]                                   ; COUNTER:c7|cnt[3]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.806 ns                 ;
; 3.059 ns                                ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|indice[18]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.904 ns                 ;
; 3.059 ns                                ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|indice[8]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.904 ns                 ;
; 3.060 ns                                ; FPGA_ADCMAX1111:c2|indice[23]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.905 ns                 ;
; 3.060 ns                                ; FPGA_ADCMAX1111:c2|indice[13]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.905 ns                 ;
; 3.069 ns                                ; FPGA_ADCMAX1111:c2|indice[28]                       ; FPGA_ADCMAX1111:c2|indice[30]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.914 ns                 ;
; 3.069 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[20]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.914 ns                 ;
; 3.069 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[19]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.914 ns                 ;
; 3.069 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[10]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.914 ns                 ;
; 3.069 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[9]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.914 ns                 ;
; 3.072 ns                                ; COUNTER:c7|cnt[2]                                   ; COUNTER:c7|cnt[4]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.917 ns                 ;
; 3.086 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|bitsDados[6]                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.931 ns                 ;
; 3.090 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|bitsDados[4]                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 2.935 ns                 ;
; 3.161 ns                                ; FPGA_ADCMAX1111:c2|indice[29]                       ; FPGA_ADCMAX1111:c2|indice[30]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.006 ns                 ;
; 3.161 ns                                ; FPGA_ADCMAX1111:c2|indice[24]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.006 ns                 ;
; 3.161 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[20]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.006 ns                 ;
; 3.161 ns                                ; FPGA_ADCMAX1111:c2|indice[14]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.006 ns                 ;
; 3.161 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[10]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.006 ns                 ;
; 3.170 ns                                ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.015 ns                 ;
; 3.170 ns                                ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|indice[19]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.015 ns                 ;
; 3.170 ns                                ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.015 ns                 ;
; 3.170 ns                                ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|indice[9]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.015 ns                 ;
; 3.171 ns                                ; FPGA_ADCMAX1111:c2|indice[22]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.016 ns                 ;
; 3.171 ns                                ; FPGA_ADCMAX1111:c2|indice[12]                       ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.016 ns                 ;
; 3.172 ns                                ; FPGA_ADCMAX1111:c2|indice[4]                        ; FPGA_ADCMAX1111:c2|indice[5]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.017 ns                 ;
; 3.180 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[20]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.025 ns                 ;
; 3.180 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[10]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.025 ns                 ;
; 3.182 ns                                ; COUNTER:c7|cnt[3]                                   ; COUNTER:c7|cnt[4]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.027 ns                 ;
; 3.182 ns                                ; COUNTER:c7|cnt[1]                                   ; COUNTER:c7|cnt[2]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.027 ns                 ;
; 3.198 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|indice[2]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.043 ns                 ;
; 3.200 ns                                ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|indice[3]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.045 ns                 ;
; 3.258 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|bitConfig                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.103 ns                 ;
; 3.267 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|bitsDados[1]                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.112 ns                 ;
; 3.269 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|bitsDados[2]                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.114 ns                 ;
; 3.275 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|bitsDados[3]                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.120 ns                 ;
; 3.281 ns                                ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.126 ns                 ;
; 3.281 ns                                ; FPGA_ADCMAX1111:c2|indice[16]                       ; FPGA_ADCMAX1111:c2|indice[20]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.126 ns                 ;
; 3.281 ns                                ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.126 ns                 ;
; 3.281 ns                                ; FPGA_ADCMAX1111:c2|indice[6]                        ; FPGA_ADCMAX1111:c2|indice[10]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.126 ns                 ;
; 3.282 ns                                ; FPGA_ADCMAX1111:c2|indice[22]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.127 ns                 ;
; 3.282 ns                                ; FPGA_ADCMAX1111:c2|indice[12]                       ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.127 ns                 ;
; 3.293 ns                                ; COUNTER:c7|cnt[1]                                   ; COUNTER:c7|cnt[3]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.138 ns                 ;
; 3.309 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|indice[3]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.154 ns                 ;
; 3.311 ns                                ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|indice[4]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.156 ns                 ;
; 3.315 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|bitConfig                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.160 ns                 ;
; 3.320 ns                                ; COUNTER:c7|cnt[0]                                   ; COUNTER:c7|cnt[2]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.165 ns                 ;
; 3.333 ns                                ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[11] ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|counter[9] ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.178 ns                 ;
; 3.360 ns                                ; FPGA_ADCMAX1111:c2|indice[26]                       ; FPGA_ADCMAX1111:c2|indice[27]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.205 ns                 ;
; 3.361 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[13]                ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.206 ns                 ;
; 3.362 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[11]                ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.207 ns                 ;
; 3.363 ns                                ; FPGA_ADCMAX1111:c2|indice[27]                       ; FPGA_ADCMAX1111:c2|indice[28]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.208 ns                 ;
; 3.365 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[8]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.210 ns                 ;
; 3.367 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[2]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.212 ns                 ;
; 3.368 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[7]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.213 ns                 ;
; 3.369 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[10]                ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.214 ns                 ;
; 3.391 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[4]                   ; CLOCK_GENERATOR_1HZ:c5|counter[4]                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.236 ns                 ;
; 3.392 ns                                ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.237 ns                 ;
; 3.392 ns                                ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.237 ns                 ;
; 3.393 ns                                ; FPGA_ADCMAX1111:c2|indice[22]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.238 ns                 ;
; 3.393 ns                                ; FPGA_ADCMAX1111:c2|indice[12]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.238 ns                 ;
; 3.404 ns                                ; COUNTER:c7|cnt[1]                                   ; COUNTER:c7|cnt[4]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.249 ns                 ;
; 3.408 ns                                ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|bitConfig                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.253 ns                 ;
; 3.416 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|indice[2]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.261 ns                 ;
; 3.418 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[7]                   ; CLOCK_GENERATOR_1HZ:c5|counter[15]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.263 ns                 ;
; 3.420 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|indice[4]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.265 ns                 ;
; 3.422 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[7]                   ; CLOCK_GENERATOR_1HZ:c5|counter[12]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.267 ns                 ;
; 3.422 ns                                ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|indice[5]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.267 ns                 ;
; 3.431 ns                                ; COUNTER:c7|cnt[0]                                   ; COUNTER:c7|cnt[3]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.276 ns                 ;
; 3.471 ns                                ; FPGA_ADCMAX1111:c2|indice[26]                       ; FPGA_ADCMAX1111:c2|indice[28]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.316 ns                 ;
; 3.474 ns                                ; FPGA_ADCMAX1111:c2|indice[27]                       ; FPGA_ADCMAX1111:c2|indice[29]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.319 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[30]                       ; FPGA_ADCMAX1111:c2|indice[31]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[20]                       ; FPGA_ADCMAX1111:c2|indice[21]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.492 ns                                ; FPGA_ADCMAX1111:c2|indice[10]                       ; FPGA_ADCMAX1111:c2|indice[11]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.337 ns                 ;
; 3.503 ns                                ; FPGA_ADCMAX1111:c2|indice[21]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.348 ns                 ;
; 3.503 ns                                ; FPGA_ADCMAX1111:c2|indice[11]                       ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.348 ns                 ;
; 3.527 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|indice[3]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.372 ns                 ;
; 3.531 ns                                ; FPGA_ADCMAX1111:c2|indice[1]                        ; FPGA_ADCMAX1111:c2|indice[5]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.376 ns                 ;
; 3.532 ns                                ; FPGA_ADCMAX1111:c2|estado.idle                      ; FPGA_ADCMAX1111:c2|clkEnable                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.377 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[28]                       ; FPGA_ADCMAX1111:c2|indice[31]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[18]                       ; FPGA_ADCMAX1111:c2|indice[21]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.538 ns                                ; FPGA_ADCMAX1111:c2|indice[8]                        ; FPGA_ADCMAX1111:c2|indice[11]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.383 ns                 ;
; 3.539 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|counter[16]                ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.384 ns                 ;
; 3.541 ns                                ; CLOCK_GENERATOR_20HZ:c1|counter[12]                 ; CLOCK_GENERATOR_20HZ:c1|inClock                    ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.386 ns                 ;
; 3.542 ns                                ; COUNTER:c7|cnt[0]                                   ; COUNTER:c7|cnt[4]                                  ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.387 ns                 ;
; 3.569 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[13]                  ; CLOCK_GENERATOR_1HZ:c5|counter[15]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.414 ns                 ;
; 3.573 ns                                ; CLOCK_GENERATOR_1HZ:c5|counter[13]                  ; CLOCK_GENERATOR_1HZ:c5|counter[12]                 ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.418 ns                 ;
; 3.582 ns                                ; FPGA_ADCMAX1111:c2|indice[26]                       ; FPGA_ADCMAX1111:c2|indice[29]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.427 ns                 ;
; 3.585 ns                                ; FPGA_ADCMAX1111:c2|indice[27]                       ; FPGA_ADCMAX1111:c2|indice[30]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.430 ns                 ;
; 3.585 ns                                ; FPGA_ADCMAX1111:c2|indice[3]                        ; FPGA_ADCMAX1111:c2|indice[4]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.430 ns                 ;
; 3.596 ns                                ; FPGA_ADCMAX1111:c2|indice[2]                        ; FPGA_ADCMAX1111:c2|bitConfig                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.441 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[29]                       ; FPGA_ADCMAX1111:c2|indice[31]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[19]                       ; FPGA_ADCMAX1111:c2|indice[21]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.630 ns                                ; FPGA_ADCMAX1111:c2|indice[9]                        ; FPGA_ADCMAX1111:c2|indice[11]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.475 ns                 ;
; 3.638 ns                                ; FPGA_ADCMAX1111:c2|indice[0]                        ; FPGA_ADCMAX1111:c2|indice[4]                       ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.483 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[25]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[24]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[23]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[22]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[17]                       ; FPGA_ADCMAX1111:c2|indice[21]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[15]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[14]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[13]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[12]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; 3.649 ns                                ; FPGA_ADCMAX1111:c2|indice[7]                        ; FPGA_ADCMAX1111:c2|indice[11]                      ; SysClk     ; SysClk   ; 0.000 ns                   ; -0.155 ns                  ; 3.494 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+----------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                               ; To Clock ;
+-------+--------------+------------+----------+----------------------------------+----------+
; N/A   ; None         ; 8.130 ns   ; pw[2]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 7.393 ns   ; pw[4]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 7.267 ns   ; pw[1]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 7.135 ns   ; pw[0]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 5.275 ns   ; pw[5]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 4.991 ns   ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 4.990 ns   ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 4.612 ns   ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; 4.254 ns   ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 4.253 ns   ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 4.240 ns   ; pw[3]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A   ; None         ; 4.128 ns   ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 4.127 ns   ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 4.039 ns   ; pw[2]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 3.996 ns   ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 3.995 ns   ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 3.875 ns   ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; 3.749 ns   ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; 3.617 ns   ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; 3.302 ns   ; pw[4]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 3.176 ns   ; pw[1]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 3.044 ns   ; pw[0]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 2.605 ns   ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 2.604 ns   ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 1.661 ns   ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A   ; None         ; 1.660 ns   ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A   ; None         ; 1.583 ns   ; pw[5]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 1.577 ns   ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; 0.611 ns   ; pw[3]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A   ; None         ; 0.607 ns   ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A   ; None         ; -1.128 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[17] ; SysClk   ;
; N/A   ; None         ; -1.305 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[13] ; SysClk   ;
; N/A   ; None         ; -1.610 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[15] ; SysClk   ;
; N/A   ; None         ; -1.617 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[14] ; SysClk   ;
; N/A   ; None         ; -1.620 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[12] ; SysClk   ;
; N/A   ; None         ; -1.938 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[16] ; SysClk   ;
; N/A   ; None         ; -1.943 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[18] ; SysClk   ;
+-------+--------------+------------+----------+----------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------+
; tco                                                                                                          ;
+-------+--------------+------------+-------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                            ; To        ; From Clock ;
+-------+--------------+------------+-------------------------------------------------+-----------+------------+
; N/A   ; None         ; 14.573 ns  ; FPGA_ADCMAX1111:c2|bitsDados[4]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 14.492 ns  ; FPGA_ADCMAX1111:c2|bitsDados[1]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 14.346 ns  ; FPGA_ADCMAX1111:c2|bitsDados[2]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 13.910 ns  ; FPGA_ADCMAX1111:c2|bitsDados[6]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 13.813 ns  ; FPGA_ADCMAX1111:c2|bitsDados[3]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 13.314 ns  ; FPGA_ADCMAX1111:c2|bitConfig                    ; ADC_DIN   ; SysClk     ;
; N/A   ; None         ; 12.992 ns  ; FIRE_CONTROLER:c4|estado                        ; LED_3     ; SWITCH_4   ;
; N/A   ; None         ; 12.424 ns  ; FPGA_ADCMAX1111:c2|bitsDados[7]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 11.329 ns  ; FPGA_ADCMAX1111:c2|bitsDados[5]                 ; LED_3     ; SysClk     ;
; N/A   ; None         ; 10.709 ns  ; ONOFF_CONTROLER:c11|OnOffState                  ; LED_1     ; SWITCH_1   ;
; N/A   ; None         ; 9.922 ns   ; FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock ; ADC_CLK   ; SysClk     ;
; N/A   ; None         ; 9.494 ns   ; FPGA_ADCMAX1111:c2|nivelDone                    ; LED_4     ; SysClk     ;
; N/A   ; None         ; 9.201 ns   ; FPGA_ADCMAX1111:c2|nivelCS                      ; ADC_CSN   ; SysClk     ;
; N/A   ; None         ; 8.560 ns   ; FPGA_ADCMAX1111:c2|nivelStrobe                  ; ADC_SSTRB ; SysClk     ;
+-------+--------------+------------+-------------------------------------------------+-----------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+----------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                               ; To Clock ;
+---------------+-------------+-----------+----------+----------------------------------+----------+
; N/A           ; None        ; 2.497 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[18] ; SysClk   ;
; N/A           ; None        ; 2.492 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[16] ; SysClk   ;
; N/A           ; None        ; 2.174 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[12] ; SysClk   ;
; N/A           ; None        ; 2.171 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[14] ; SysClk   ;
; N/A           ; None        ; 2.164 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[15] ; SysClk   ;
; N/A           ; None        ; 1.859 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[13] ; SysClk   ;
; N/A           ; None        ; 1.682 ns  ; ADC_DOUT ; FPGA_ADCMAX1111:c2|bitsLidos[17] ; SysClk   ;
; N/A           ; None        ; -0.053 ns ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -0.057 ns ; pw[3]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -1.023 ns ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -1.029 ns ; pw[5]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -1.106 ns ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -1.107 ns ; pw[3]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -2.050 ns ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -2.051 ns ; pw[5]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -2.490 ns ; pw[0]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -2.622 ns ; pw[1]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -2.748 ns ; pw[4]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -3.063 ns ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -3.195 ns ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -3.321 ns ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -3.441 ns ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -3.442 ns ; pw[0]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -3.485 ns ; pw[2]    ; ATTEMPTS_CONTROLER:c8|rightpw    ; SWITCH_2 ;
; N/A           ; None        ; -3.573 ns ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -3.574 ns ; pw[1]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -3.686 ns ; pw[3]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A           ; None        ; -3.699 ns ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -3.700 ns ; pw[4]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -4.058 ns ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[0] ; SWITCH_2 ;
; N/A           ; None        ; -4.436 ns ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[1] ; SWITCH_2 ;
; N/A           ; None        ; -4.437 ns ; pw[2]    ; ATTEMPTS_CONTROLER:c8|attempt[2] ; SWITCH_2 ;
; N/A           ; None        ; -4.721 ns ; pw[5]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A           ; None        ; -6.581 ns ; pw[0]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A           ; None        ; -6.713 ns ; pw[1]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A           ; None        ; -6.839 ns ; pw[4]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
; N/A           ; None        ; -7.576 ns ; pw[2]    ; FIRE_CONTROLER:c4|estado         ; SWITCH_4 ;
+---------------+-------------+-----------+----------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 26 16:55:50 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "PW_INSERTION_CONTROLER:c9|reseter" is a latch
    Warning: Node "PW_INSERTION_CONTROLER:c9|dangers" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SWITCH_1" is an undefined clock
    Info: Assuming node "SWITCH_4" is an undefined clock
    Info: Assuming node "SWITCH_3" is an undefined clock
    Info: Assuming node "SWITCH_2" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLOCK_GENERATOR_1HZ:c5|inClock" as buffer
    Info: Detected ripple clock "FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock" as buffer
Info: Slack time is -4.822 ns for clock "SysClk" between source register "FPGA_ADCMAX1111:c2|indice[30]" and destination register "FPGA_ADCMAX1111:c2|estado.transfering"
    Info: Fmax is 40.57 MHz (period= 24.646 ns)
    Info: + Largest register to register requirement is 2.475 ns
        Info: + Setup relationship between source and destination is 7.501 ns
            Info: + Latch edge is 15.001 ns
                Info: Clock period of Destination clock "SysClk" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.500 ns
                Info: Clock period of Source clock "SysClk" is 15.001 ns with inverted offset of 7.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.317 ns
            Info: + Shortest clock path from clock "SysClk" to destination register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2|estado.transfering'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
            Info: - Longest clock path from clock "SysClk" to source register is 8.136 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
                Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
                Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2|indice[30]'
                Info: Total cell delay = 3.375 ns ( 41.48 % )
                Info: Total interconnect delay = 4.761 ns ( 58.52 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: - Micro setup delay of destination is 0.333 ns
    Info: - Longest register to register delay is 7.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2|indice[30]'
        Info: 2: + IC(1.807 ns) + CELL(0.511 ns) = 2.318 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2|Equal0~7'
        Info: 3: + IC(1.203 ns) + CELL(0.511 ns) = 4.032 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2|Equal0~8'
        Info: 4: + IC(1.858 ns) + CELL(0.511 ns) = 6.401 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2|estado~7'
        Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 7.297 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2|estado.transfering'
        Info: Total cell delay = 2.124 ns ( 29.11 % )
        Info: Total interconnect delay = 5.173 ns ( 70.89 % )
Warning: Can't achieve timing requirement Clock Setup: 'SysClk' along 32 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "SWITCH_1"
Info: Clock "SWITCH_4" Internal fmax is restricted to 304.04 MHz between source register "FIRE_CONTROLER:c4|estado" and destination register "FIRE_CONTROLER:c4|estado"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
            Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
            Info: Total cell delay = 0.591 ns ( 39.80 % )
            Info: Total interconnect delay = 0.894 ns ( 60.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SWITCH_4" to destination register is 4.129 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'
                Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
                Info: Total cell delay = 2.050 ns ( 49.65 % )
                Info: Total interconnect delay = 2.079 ns ( 50.35 % )
            Info: - Longest clock path from clock "SWITCH_4" to source register is 4.129 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'
                Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
                Info: Total cell delay = 2.050 ns ( 49.65 % )
                Info: Total interconnect delay = 2.079 ns ( 50.35 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "SWITCH_3"
Info: Clock "SWITCH_2" Internal fmax is restricted to 304.04 MHz between source register "ATTEMPTS_CONTROLER:c8|attempt[2]" and destination register "ATTEMPTS_CONTROLER:c8|attempt[2]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.095 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N3; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8|attempt[2]'
            Info: 2: + IC(0.912 ns) + CELL(1.183 ns) = 2.095 ns; Loc. = LC_X12_Y7_N3; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8|attempt[2]'
            Info: Total cell delay = 1.183 ns ( 56.47 % )
            Info: Total interconnect delay = 0.912 ns ( 43.53 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SWITCH_2" to destination register is 6.447 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'
                Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N3; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8|attempt[2]'
                Info: Total cell delay = 2.050 ns ( 31.80 % )
                Info: Total interconnect delay = 4.397 ns ( 68.20 % )
            Info: - Longest clock path from clock "SWITCH_2" to source register is 6.447 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'
                Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N3; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8|attempt[2]'
                Info: Total cell delay = 2.050 ns ( 31.80 % )
                Info: Total interconnect delay = 4.397 ns ( 68.20 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Minimum slack time is 1.65 ns for clock "SysClk" between source register "FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock" and destination register "FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock"
    Info: + Shortest register to register delay is 1.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
        Info: 2: + IC(0.904 ns) + CELL(0.591 ns) = 1.495 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
        Info: Total cell delay = 0.591 ns ( 39.53 % )
        Info: Total interconnect delay = 0.904 ns ( 60.47 % )
    Info: - Smallest register to register requirement is -0.155 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SysClk" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SysClk" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SysClk" to destination register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
            Info: - Shortest clock path from clock "SysClk" to source register is 3.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
                Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
                Info: Total cell delay = 2.081 ns ( 54.49 % )
                Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "FIRE_CONTROLER:c4|estado" (data pin = "pw[2]", clock pin = "SWITCH_4") is 8.130 ns
    Info: + Longest pin to register delay is 11.926 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_J3; Fanout = 1; PIN Node = 'pw[2]'
        Info: 2: + IC(4.295 ns) + CELL(0.511 ns) = 5.938 ns; Loc. = LC_X1_Y5_N2; Fanout = 4; COMB Node = 'ATTEMPTS_CONTROLER:c8|Equal0~0'
        Info: 3: + IC(4.927 ns) + CELL(1.061 ns) = 11.926 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
        Info: Total cell delay = 2.704 ns ( 22.67 % )
        Info: Total interconnect delay = 9.222 ns ( 77.33 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "SWITCH_4" to destination register is 4.129 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'
        Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4|estado'
        Info: Total cell delay = 2.050 ns ( 49.65 % )
        Info: Total interconnect delay = 2.079 ns ( 50.35 % )
Info: tco from clock "SysClk" to destination pin "LED_3" through register "FPGA_ADCMAX1111:c2|bitsDados[4]" is 14.573 ns
    Info: + Longest clock path from clock "SysClk" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2|bitsDados[4]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 10.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2|bitsDados[4]'
        Info: 2: + IC(1.377 ns) + CELL(0.511 ns) = 1.888 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4|FireOut~0'
        Info: 3: + IC(1.895 ns) + CELL(0.914 ns) = 4.697 ns; Loc. = LC_X12_Y8_N9; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4|FireOut~2'
        Info: 4: + IC(3.359 ns) + CELL(2.322 ns) = 10.378 ns; Loc. = PIN_P13; Fanout = 0; PIN Node = 'LED_3'
        Info: Total cell delay = 3.747 ns ( 36.11 % )
        Info: Total interconnect delay = 6.631 ns ( 63.89 % )
Info: th for register "FPGA_ADCMAX1111:c2|bitsLidos[18]" (data pin = "ADC_DOUT", clock pin = "SysClk") is 2.497 ns
    Info: + Longest clock path from clock "SysClk" to destination register is 8.136 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock'
        Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2|bitsLidos[18]'
        Info: Total cell delay = 3.375 ns ( 41.48 % )
        Info: Total interconnect delay = 4.761 ns ( 58.52 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 7; PIN Node = 'ADC_DOUT'
        Info: 2: + IC(4.137 ns) + CELL(0.591 ns) = 5.860 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2|bitsLidos[18]'
        Info: Total cell delay = 1.723 ns ( 29.40 % )
        Info: Total interconnect delay = 4.137 ns ( 70.60 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Mon Nov 26 16:55:51 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


