#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 12:21:06 2019
# Process ID: 5159
# Current directory: /home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.runs/synth_1
# Command line: vivado -log pl_sys_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pl_sys_top.tcl
# Log file: /home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.runs/synth_1/pl_sys_top.vds
# Journal file: /home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pl_sys_top.tcl -notrace
Command: synth_design -top pl_sys_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5163 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1231.113 ; gain = 81.762 ; free physical = 12336 ; free virtual = 34566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pl_sys_top' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:11]
	Parameter N_ADDR_BITS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter MEM_DEPTH bound to: 65536 - type: integer 
	Parameter MEM_INIT_FILE bound to: /home/adam/repos/sig_replay/mem_init_files/65k_10.txt - type: string 
	Parameter DEFAULT_HALF_PERIOD bound to: 22'b0000011110100001001000 
INFO: [Synth 8-6157] synthesizing module 'four_gpio_ch' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_gpio_ch.v:12]
INFO: [Synth 8-6157] synthesizing module 'gpio_to_ch' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/gpio_to_ch.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gpio_to_ch' (1#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/gpio_to_ch.v:9]
INFO: [Synth 8-6155] done synthesizing module 'four_gpio_ch' (2#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_gpio_ch.v:12]
INFO: [Synth 8-6157] synthesizing module 'four_ch' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_ch.v:7]
	Parameter N_ADDR_BITS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter MEM_DEPTH bound to: 65536 - type: integer 
	Parameter MEM_INIT_FILE bound to: /home/adam/repos/sig_replay/mem_init_files/65k_10.txt - type: string 
	Parameter DEFAULT_HALF_PERIOD bound to: 22'b0000011110100001001000 
INFO: [Synth 8-6157] synthesizing module 'ch_unit' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v:11]
	Parameter N_ADDR_BITS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter MEM_DEPTH bound to: 65536 - type: integer 
	Parameter MEM_INIT_FILE bound to: /home/adam/repos/sig_replay/mem_init_files/65k_10.txt - type: string 
	Parameter DEFAULT_HALF_PERIOD bound to: 22'b0000011110100001001000 
INFO: [Synth 8-6157] synthesizing module 'clk_en_sig' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/clk_en_signal.v:4]
	Parameter DEFAULT_HALF_PERIOD bound to: 22'b0000011110100001001000 
INFO: [Synth 8-6157] synthesizing module 'pos_oneshot' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/pos_oneshot.v:9]
	Parameter state0 bound to: 0 - type: integer 
	Parameter state1 bound to: 1 - type: integer 
	Parameter state2 bound to: 2 - type: integer 
	Parameter state3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_oneshot' (3#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/pos_oneshot.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clk_en_sig' (4#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/clk_enable_signa_ip/src/clk_en_signal.v:4]
INFO: [Synth 8-6157] synthesizing module 'ram_ctrl' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:11]
	Parameter N_ADDR_BITS bound to: 16 - type: integer 
	Parameter MEM_DEPTH bound to: 65536 - type: integer 
	Parameter READ_MODE bound to: 1'b0 
	Parameter WRITE_MODE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:74]
WARNING: [Synth 8-5788] Register wen_reg in module ram_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:76]
INFO: [Synth 8-6155] done synthesizing module 'ram_ctrl' (5#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram_ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram.v:9]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DATA_DEPTH bound to: 65536 - type: integer 
	Parameter MEM_INIT_FILE bound to: /home/adam/repos/sig_replay/mem_init_files/65k_10.txt - type: string 
	Parameter ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/adam/repos/sig_replay/mem_init_files/65k_10.txt' is read successfully [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ram' (6#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ch_unit' (7#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/imports/ip/ch_unit_v993/src/ch_unit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'four_ch' (8#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/four_ch.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pl_sys_top' (9#1) [/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.srcs/sources_1/new/pl_sys_top.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.738 ; gain = 141.387 ; free physical = 12334 ; free virtual = 34567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1290.738 ; gain = 141.387 ; free physical = 12336 ; free virtual = 34569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.742 ; gain = 149.391 ; free physical = 12335 ; free virtual = 34568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5544] ROM "oneshot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1314.758 ; gain = 165.406 ; free physical = 12318 ; free virtual = 34554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 12    
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 36    
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pos_oneshot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_en_sig 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ram_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module ram 
Detailed RTL Component Info : 
+---RAMs : 
	              64K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1525.359 ; gain = 376.008 ; free physical = 12087 ; free virtual = 34349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-----------------------------------------+-----------+----------------------+-------------------+
|pl_sys_top  | four_ch_unit/ch_0_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_1_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_2_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_3_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
+------------+-----------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1525.359 ; gain = 376.008 ; free physical = 12087 ; free virtual = 34350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-----------------------------------------+-----------+----------------------+-------------------+
|pl_sys_top  | four_ch_unit/ch_0_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_1_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_2_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
|pl_sys_top  | four_ch_unit/ch_3_unit/ram_unit/ram_reg | Implied   | 64 K x 1             | RAM256X1S x 256   | 
+------------+-----------------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12106 ; free virtual = 34368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12103 ; free virtual = 34365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12103 ; free virtual = 34365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12105 ; free virtual = 34367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12105 ; free virtual = 34367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12105 ; free virtual = 34367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12105 ; free virtual = 34367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |CARRY4    |    56|
|3     |LUT1      |     5|
|4     |LUT2      |    88|
|5     |LUT3      |   232|
|6     |LUT4      |   344|
|7     |LUT5      |     4|
|8     |LUT6      |  1484|
|9     |MUXF7     |   136|
|10    |MUXF8     |    68|
|11    |RAM256X1S |  1024|
|12    |FDCE      |   132|
|13    |FDPE      |   128|
|14    |FDRE      |   188|
|15    |FDSE      |    28|
|16    |LDC       |   128|
|17    |IBUF      |   184|
|18    |OBUF      |     4|
|19    |OBUFT     |     4|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------+------+
|      |Instance                             |Module         |Cells |
+------+-------------------------------------+---------------+------+
|1     |top                                  |               |  4242|
|2     |  four_ch_unit                       |four_ch        |  4045|
|3     |    ch_0_unit                        |ch_unit        |  1012|
|4     |      pb_clk                         |clk_en_sig_20  |    70|
|5     |        write_hp_os                  |pos_oneshot_26 |     8|
|6     |      ram_ctrl_unit                  |ram_ctrl_21    |   567|
|7     |        set_addr_oneshot_unit        |pos_oneshot_23 |    38|
|8     |        write_oneshot_unit           |pos_oneshot_24 |   293|
|9     |        write_stop_addr_oneshot_unit |pos_oneshot_25 |    36|
|10    |      ram_unit                       |ram_22         |   375|
|11    |    ch_1_unit                        |ch_unit_0      |  1011|
|12    |      pb_clk                         |clk_en_sig_13  |    69|
|13    |        write_hp_os                  |pos_oneshot_19 |     7|
|14    |      ram_ctrl_unit                  |ram_ctrl_14    |   567|
|15    |        set_addr_oneshot_unit        |pos_oneshot_16 |    38|
|16    |        write_oneshot_unit           |pos_oneshot_17 |   293|
|17    |        write_stop_addr_oneshot_unit |pos_oneshot_18 |    36|
|18    |      ram_unit                       |ram_15         |   375|
|19    |    ch_2_unit                        |ch_unit_1      |  1011|
|20    |      pb_clk                         |clk_en_sig_6   |    69|
|21    |        write_hp_os                  |pos_oneshot_12 |     7|
|22    |      ram_ctrl_unit                  |ram_ctrl_7     |   567|
|23    |        set_addr_oneshot_unit        |pos_oneshot_9  |    38|
|24    |        write_oneshot_unit           |pos_oneshot_10 |   293|
|25    |        write_stop_addr_oneshot_unit |pos_oneshot_11 |    36|
|26    |      ram_unit                       |ram_8          |   375|
|27    |    ch_3_unit                        |ch_unit_2      |  1011|
|28    |      pb_clk                         |clk_en_sig     |    69|
|29    |        write_hp_os                  |pos_oneshot_5  |     7|
|30    |      ram_ctrl_unit                  |ram_ctrl       |   567|
|31    |        set_addr_oneshot_unit        |pos_oneshot    |    38|
|32    |        write_oneshot_unit           |pos_oneshot_3  |   293|
|33    |        write_stop_addr_oneshot_unit |pos_oneshot_4  |    36|
|34    |      ram_unit                       |ram            |   375|
+------+-------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12105 ; free virtual = 34367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.367 ; gain = 384.016 ; free physical = 12107 ; free virtual = 34370
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.375 ; gain = 384.016 ; free physical = 12107 ; free virtual = 34370
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1152 instances were transformed.
  LDC => LDCE: 128 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1590.395 ; gain = 441.281 ; free physical = 12060 ; free virtual = 34336
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/adam/repos/sig-gen-name-tbd/vivado/PL_PROJ_MASTER/PL_PROJ/PL_PROJ.runs/synth_1/pl_sys_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pl_sys_top_utilization_synth.rpt -pb pl_sys_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1614.406 ; gain = 0.000 ; free physical = 12060 ; free virtual = 34338
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 12:21:38 2019...
