CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'I_cache' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_1\component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\Application\Sobel_1im
ERROR:sim -    g_full.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\Application\Sobel_1im
ERROR:sim -    g_full.coe
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\Application\Sobel_1im
ERROR:sim -    g_full.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\Application\Sobel_1im
ERROR:sim -    g_full.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Cancelled executing Tcl generator.
Wrote file for project
'C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\Final_Top_level_CPU_NPU
_Interfaces\Ayoosh_IMem\I_cache.cgp'.
