
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis

# Written on Tue May 28 17:56:28 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\IGL2_FIR_FILTER\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                            Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                                            Frequency     Period        Type                                               Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_0/I_RCOSC_25_50MHZ/CLKOUT                    50.0 MHz      20.000        declared                                           default_clkgroup        0    
1 .         FCCC_0/GL2                                     100.0 MHz     10.000        generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        2482 
1 .         FCCC_0/GL1                                     150.0 MHz     6.667         generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1425 
1 .         FCCC_0/GL0                                     150.0 MHz     6.667         generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1245 
1 .         FCCC_0/GL3                                     100.0 MHz     10.000        generated (from OSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        0    
                                                                                                                                                                       
0 -       fft_inpl_slowClock|divider_inferred_clock[2]     100.0 MHz     10.000        inferred                                           Inferred_clkgroup_1     17   
                                                                                                                                                                       
0 -       led_blink|clkout_inferred_clock                  100.0 MHz     10.000        inferred                                           Inferred_clkgroup_0     2    
=======================================================================================================================================================================


Clock Load Summary
******************

                                                 Clock     Source                                                                 Clock Pin                                                                                                                     Non-clock Pin     Non-clock Pin                                               
Clock                                            Load      Pin                                                                    Seq Example                                                                                                                   Seq Example       Comb Example                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_0/I_RCOSC_25_50MHZ/CLKOUT                    0         OSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                          -                                                                                                                             -                 -                                                           
FCCC_0/GL2                                       2482      FCCC_0.CCC_INST.GL2(CCC)                                               PB_logic_0.pb0_reg.C                                                                                                          -                 FCCC_0.GL2_INST.I(BUFG)                                     
FCCC_0/GL1                                       1425      FCCC_0.CCC_INST.GL1(CCC)                                               COREFIR_0.enum_g4\.enum_fir_g4.fir_enum_g4_0.add_valid_r.C                                                                    -                 FCCC_0.GL1_INST.I(BUFG)                                     
FCCC_0/GL0                                       1245      FCCC_0.CCC_INST.GL0(CCC)                                               FIR_Out_Buff.IGL2_FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0.B_CLK                                                                   -                 FCCC_0.GL0_INST.I(BUFG)                                     
FCCC_0/GL3                                       0         FCCC_0.CCC_INST.GL3(CCC)                                               -                                                                                                                             -                 -                                                           
                                                                                                                                                                                                                                                                                                                                              
fft_inpl_slowClock|divider_inferred_clock[2]     17        COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2:0].Q[2](dffr)     COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.IGL2_FIR_FILTER_COREFFT_0_ram_smGen_R0C0.B_CLK     -                 COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.slowClk.I[0](inv)
                                                                                                                                                                                                                                                                                                                                              
led_blink|clkout_inferred_clock                  2         led_blink_0.clkout.Q[0](dffre)                                         led_blink_0.led[1:0].C                                                                                                        -                 -                                                           
==============================================================================================================================================================================================================================================================================================================================================
