// Seed: 2058893340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wand id_6;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_2,
      id_3,
      id_6,
      id_2,
      id_1,
      id_6,
      id_6,
      id_6
  );
  input wire _id_5;
  input logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = -1'b0;
  assign id_2 = id_5;
  always @(posedge id_4[-1'h0+-1'b0-1'd0-1-:id_5]) begin : LABEL_0
    assert (-1)
    else;
  end
endmodule
