
PCB_Flight_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a0  0800da78  0800da78  0000ea78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e218  0800e218  00010258  2**0
                  CONTENTS
  4 .ARM          00000008  0800e218  0800e218  0000f218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e220  0800e220  00010258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e220  0800e220  0000f220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e224  0800e224  0000f224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  0800e228  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009cc  20000258  0800e480  00010258  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000c24  0800e480  00010c24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010258  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001255e  00000000  00000000  00010288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c8  00000000  00000000  000227e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  000250b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed6  00000000  00000000  00026378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000213e8  00000000  00000000  0002724e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016199  00000000  00000000  00048636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c838d  00000000  00000000  0005e7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00126b5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068bc  00000000  00000000  00126ba0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0012d45c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000258 	.word	0x20000258
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800da60 	.word	0x0800da60

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000025c 	.word	0x2000025c
 800020c:	0800da60 	.word	0x0800da60

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <USART1_IRQHandler>:
HAL_StatusTypeDef result2;
HAL_I2C_StateTypeDef state_result;
HAL_I2C_StateTypeDef state_result2;

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART1_IRQHandler(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart1);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <USART1_IRQHandler+0x10>)
 800102a:	f006 fdab 	bl	8007b84 <HAL_UART_IRQHandler>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000564 	.word	0x20000564

08001038 <calculate_auto_gyro_speed>:

// Auto Gyro Rotation Sensor ------------------------------------------------------------

// Speed calculation function
void calculate_auto_gyro_speed(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
    auto_gyro_rotation_rate = (pulse_count * 360) / PULSES_PER_ROTATION;
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <calculate_auto_gyro_speed+0x38>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8001044:	fb02 f303 	mul.w	r3, r2, r3
 8001048:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <calculate_auto_gyro_speed+0x3c>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	ee07 3a90 	vmov	s15, r3
 8001054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <calculate_auto_gyro_speed+0x40>)
 800105a:	edc3 7a00 	vstr	s15, [r3]
    pulse_count = 0;
 800105e:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <calculate_auto_gyro_speed+0x38>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000814 	.word	0x20000814
 8001074:	88888889 	.word	0x88888889
 8001078:	200005e8 	.word	0x200005e8

0800107c <Set_Servo_Angle>:

// Servo Motor Functions -------------------------------------------------------------------------------
void Set_Servo_Angle(uint8_t angle) {
 800107c:	b480      	push	{r7}
 800107e:	b087      	sub	sp, #28
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2bb4      	cmp	r3, #180	@ 0xb4
 800108a:	d901      	bls.n	8001090 <Set_Servo_Angle+0x14>
        angle = 180;
 800108c:	23b4      	movs	r3, #180	@ 0xb4
 800108e:	71fb      	strb	r3, [r7, #7]
    }

    // Map the angle to the pulse width
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;
 8001090:	79fa      	ldrb	r2, [r7, #7]
 8001092:	4613      	mov	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
 800109a:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 800109e:	617b      	str	r3, [r7, #20]

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = htim2.Init.Period + 1;   // Get the timer period
 80010a0:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <Set_Servo_Angle+0x54>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	3301      	adds	r3, #1
 80010a6:	613b      	str	r3, [r7, #16]
    uint32_t pulse = (tim_period * pulse_width) / (1000000 / SERVO_FREQUENCY);
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	697a      	ldr	r2, [r7, #20]
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a08      	ldr	r2, [pc, #32]	@ (80010d4 <Set_Servo_Angle+0x58>)
 80010b2:	fba2 2303 	umull	r2, r3, r2, r3
 80010b6:	0b9b      	lsrs	r3, r3, #14
 80010b8:	60fb      	str	r3, [r7, #12]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 80010ba:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <Set_Servo_Angle+0x54>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010c2:	bf00      	nop
 80010c4:	371c      	adds	r7, #28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	2000051c 	.word	0x2000051c
 80010d4:	d1b71759 	.word	0xd1b71759

080010d8 <Servo_Init>:

void Servo_Init() {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Start PWM signal on TIM2 Channel 3
 80010dc:	2108      	movs	r1, #8
 80010de:	4802      	ldr	r0, [pc, #8]	@ (80010e8 <Servo_Init+0x10>)
 80010e0:	f005 fe2e 	bl	8006d40 <HAL_TIM_PWM_Start>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	2000051c 	.word	0x2000051c

080010ec <time_seconds>:

// Flash Data Functions ---------------------------------------------------------------------------------
uint32_t time_seconds(uint8_t hr, uint8_t min, uint8_t sec){
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
 80010f6:	460b      	mov	r3, r1
 80010f8:	71bb      	strb	r3, [r7, #6]
 80010fa:	4613      	mov	r3, r2
 80010fc:	717b      	strb	r3, [r7, #5]
	return 3600 * hr + 60 * min + sec;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001104:	fb02 f103 	mul.w	r1, r2, r3
 8001108:	79ba      	ldrb	r2, [r7, #6]
 800110a:	4613      	mov	r3, r2
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	1a9b      	subs	r3, r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	18ca      	adds	r2, r1, r3
 8001114:	797b      	ldrb	r3, [r7, #5]
 8001116:	4413      	add	r3, r2
}
 8001118:	4618      	mov	r0, r3
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <get_time_dif>:

int32_t get_time_dif(){
 8001124:	b598      	push	{r3, r4, r7, lr}
 8001126:	af00      	add	r7, sp, #0
	return time_seconds(mission_time_hr, mission_time_min, mission_time_sec) - time_seconds(gps_time_hr, gps_time_min, gps_time_sec);
 8001128:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <get_time_dif+0x40>)
 800112a:	f993 3000 	ldrsb.w	r3, [r3]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <get_time_dif+0x44>)
 8001132:	f992 2000 	ldrsb.w	r2, [r2]
 8001136:	b2d1      	uxtb	r1, r2
 8001138:	4a0c      	ldr	r2, [pc, #48]	@ (800116c <get_time_dif+0x48>)
 800113a:	f992 2000 	ldrsb.w	r2, [r2]
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ffd3 	bl	80010ec <time_seconds>
 8001146:	4604      	mov	r4, r0
 8001148:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <get_time_dif+0x4c>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <get_time_dif+0x50>)
 800114e:	7811      	ldrb	r1, [r2, #0]
 8001150:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <get_time_dif+0x54>)
 8001152:	7812      	ldrb	r2, [r2, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ffc9 	bl	80010ec <time_seconds>
 800115a:	4603      	mov	r3, r0
 800115c:	1ae3      	subs	r3, r4, r3
}
 800115e:	4618      	mov	r0, r3
 8001160:	bd98      	pop	{r3, r4, r7, pc}
 8001162:	bf00      	nop
 8001164:	200005ac 	.word	0x200005ac
 8001168:	200005ad 	.word	0x200005ad
 800116c:	200005ae 	.word	0x200005ae
 8001170:	200005ec 	.word	0x200005ec
 8001174:	200005ed 	.word	0x200005ed
 8001178:	200005ee 	.word	0x200005ee

0800117c <store_flash_data>:
	mission_time_min = (mission_time % 3600) / 60;
	mission_time -= mission_time_min;
	mission_time_hr = mission_time / 3600;
}

void store_flash_data(){
 800117c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001180:	b092      	sub	sp, #72	@ 0x48
 8001182:	af00      	add	r7, sp, #0
	// Store altitude offset, magnetic offsets, mission time
	HAL_FLASH_Unlock();
 8001184:	f002 ff3c 	bl	8004000 <HAL_FLASH_Unlock>

	FLASH_Erase_Sector(SECTOR, FLASH_VOLTAGE_RANGE_2);
 8001188:	2101      	movs	r1, #1
 800118a:	200b      	movs	r0, #11
 800118c:	f003 f8aa 	bl	80042e4 <FLASH_Erase_Sector>
	HAL_Delay(100);
 8001190:	2064      	movs	r0, #100	@ 0x64
 8001192:	f002 fd19 	bl	8003bc8 <HAL_Delay>

	uint32_t altitude_offset_bits, mag_x_offset_bits, mag_y_offset_bits, mag_z_offset_bits, apogee_altitude_bits;
	uint32_t payload_released_bits = payload_released ? 1 : 0;
 8001196:	4b44      	ldr	r3, [pc, #272]	@ (80012a8 <store_flash_data+0x12c>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	bf14      	ite	ne
 800119e:	2301      	movne	r3, #1
 80011a0:	2300      	moveq	r3, #0
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	643b      	str	r3, [r7, #64]	@ 0x40

	// Copy the float data into the 32-bit unsigned integer variables
	memcpy(&altitude_offset_bits, &altitude_offset, sizeof(altitude_offset));
 80011a6:	4b41      	ldr	r3, [pc, #260]	@ (80012ac <store_flash_data+0x130>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	memcpy(&mag_x_offset_bits, &mag_x_offset, sizeof(mag_x_offset));
 80011ac:	4b40      	ldr	r3, [pc, #256]	@ (80012b0 <store_flash_data+0x134>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	63bb      	str	r3, [r7, #56]	@ 0x38
	memcpy(&mag_y_offset_bits, &mag_y_offset, sizeof(mag_y_offset));
 80011b2:	4b40      	ldr	r3, [pc, #256]	@ (80012b4 <store_flash_data+0x138>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	637b      	str	r3, [r7, #52]	@ 0x34
	memcpy(&mag_z_offset_bits, &mag_z_offset, sizeof(mag_z_offset));
 80011b8:	4b3f      	ldr	r3, [pc, #252]	@ (80012b8 <store_flash_data+0x13c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	633b      	str	r3, [r7, #48]	@ 0x30
	memcpy(&apogee_altitude_bits, &apogee_altitude, sizeof(apogee_altitude));
 80011be:	4b3f      	ldr	r3, [pc, #252]	@ (80012bc <store_flash_data+0x140>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ALTITUDE_OFFSET_ADDRESS, altitude_offset_bits);
 80011c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011c6:	2200      	movs	r2, #0
 80011c8:	461c      	mov	r4, r3
 80011ca:	4615      	mov	r5, r2
 80011cc:	4622      	mov	r2, r4
 80011ce:	462b      	mov	r3, r5
 80011d0:	493b      	ldr	r1, [pc, #236]	@ (80012c0 <store_flash_data+0x144>)
 80011d2:	2002      	movs	r0, #2
 80011d4:	f002 fec0 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_X_OFFSET_ADDRESS, mag_x_offset_bits);
 80011d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011da:	2200      	movs	r2, #0
 80011dc:	4698      	mov	r8, r3
 80011de:	4691      	mov	r9, r2
 80011e0:	4642      	mov	r2, r8
 80011e2:	464b      	mov	r3, r9
 80011e4:	4937      	ldr	r1, [pc, #220]	@ (80012c4 <store_flash_data+0x148>)
 80011e6:	2002      	movs	r0, #2
 80011e8:	f002 feb6 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Y_OFFSET_ADDRESS, mag_y_offset_bits);
 80011ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011ee:	2200      	movs	r2, #0
 80011f0:	469a      	mov	sl, r3
 80011f2:	4693      	mov	fp, r2
 80011f4:	4652      	mov	r2, sl
 80011f6:	465b      	mov	r3, fp
 80011f8:	4933      	ldr	r1, [pc, #204]	@ (80012c8 <store_flash_data+0x14c>)
 80011fa:	2002      	movs	r0, #2
 80011fc:	f002 feac 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Z_OFFSET_ADDRESS, mag_z_offset_bits);
 8001200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001202:	2200      	movs	r2, #0
 8001204:	623b      	str	r3, [r7, #32]
 8001206:	627a      	str	r2, [r7, #36]	@ 0x24
 8001208:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800120c:	492f      	ldr	r1, [pc, #188]	@ (80012cc <store_flash_data+0x150>)
 800120e:	2002      	movs	r0, #2
 8001210:	f002 fea2 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_TIME_DIF_ADDRESS, get_time_dif());
 8001214:	f7ff ff86 	bl	8001124 <get_time_dif>
 8001218:	4603      	mov	r3, r0
 800121a:	17da      	asrs	r2, r3, #31
 800121c:	61bb      	str	r3, [r7, #24]
 800121e:	61fa      	str	r2, [r7, #28]
 8001220:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001224:	492a      	ldr	r1, [pc, #168]	@ (80012d0 <store_flash_data+0x154>)
 8001226:	2002      	movs	r0, #2
 8001228:	f002 fe96 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_APOGEE_ALT_ADDRESS, apogee_altitude_bits);
 800122c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800122e:	2200      	movs	r2, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	617a      	str	r2, [r7, #20]
 8001234:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001238:	4926      	ldr	r1, [pc, #152]	@ (80012d4 <store_flash_data+0x158>)
 800123a:	2002      	movs	r0, #2
 800123c:	f002 fe8c 	bl	8003f58 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_PAYLOAD_RELEASED_ADDRESS, payload_released_bits);
 8001240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001242:	2200      	movs	r2, #0
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	60fa      	str	r2, [r7, #12]
 8001248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800124c:	4922      	ldr	r1, [pc, #136]	@ (80012d8 <store_flash_data+0x15c>)
 800124e:	2002      	movs	r0, #2
 8001250:	f002 fe82 	bl	8003f58 <HAL_FLASH_Program>

	for (uint16_t i = 0; i < 14; i++) {
 8001254:	2300      	movs	r3, #0
 8001256:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800125a:	e016      	b.n	800128a <store_flash_data+0x10e>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_STATE_ADDRESS + i, state[i]);
 800125c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001260:	4b1e      	ldr	r3, [pc, #120]	@ (80012dc <store_flash_data+0x160>)
 8001262:	4413      	add	r3, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800126a:	4a1d      	ldr	r2, [pc, #116]	@ (80012e0 <store_flash_data+0x164>)
 800126c:	5cd3      	ldrb	r3, [r2, r3]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2200      	movs	r2, #0
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	607a      	str	r2, [r7, #4]
 8001276:	e9d7 2300 	ldrd	r2, r3, [r7]
 800127a:	2000      	movs	r0, #0
 800127c:	f002 fe6c 	bl	8003f58 <HAL_FLASH_Program>
	for (uint16_t i = 0; i < 14; i++) {
 8001280:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001284:	3301      	adds	r3, #1
 8001286:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800128a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800128e:	2b0d      	cmp	r3, #13
 8001290:	d9e4      	bls.n	800125c <store_flash_data+0xe0>
	}
	HAL_Delay(100);
 8001292:	2064      	movs	r0, #100	@ 0x64
 8001294:	f002 fc98 	bl	8003bc8 <HAL_Delay>

	HAL_FLASH_Lock();
 8001298:	f002 fed4 	bl	8004044 <HAL_FLASH_Lock>
}
 800129c:	bf00      	nop
 800129e:	3748      	adds	r7, #72	@ 0x48
 80012a0:	46bd      	mov	sp, r7
 80012a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012a6:	bf00      	nop
 80012a8:	20000aa0 	.word	0x20000aa0
 80012ac:	20000990 	.word	0x20000990
 80012b0:	20000974 	.word	0x20000974
 80012b4:	20000978 	.word	0x20000978
 80012b8:	2000097c 	.word	0x2000097c
 80012bc:	20000a9c 	.word	0x20000a9c
 80012c0:	080e0000 	.word	0x080e0000
 80012c4:	080e0004 	.word	0x080e0004
 80012c8:	080e0008 	.word	0x080e0008
 80012cc:	080e000c 	.word	0x080e000c
 80012d0:	080e0010 	.word	0x080e0010
 80012d4:	080e0014 	.word	0x080e0014
 80012d8:	080e0018 	.word	0x080e0018
 80012dc:	080e001c 	.word	0x080e001c
 80012e0:	20000004 	.word	0x20000004

080012e4 <set_gps>:

	HAL_FLASH_Lock();
}

// Sensor Read Functions -----------------------------------------------------------------------------
uint8_t set_gps(char* buf, uint8_t order){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d101      	bne.n	80012fc <set_gps+0x18>
		return 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	e0c8      	b.n	800148e <set_gps+0x1aa>

	switch(order) {
 80012fc:	78fb      	ldrb	r3, [r7, #3]
 80012fe:	2b09      	cmp	r3, #9
 8001300:	f200 80bd 	bhi.w	800147e <set_gps+0x19a>
 8001304:	a201      	add	r2, pc, #4	@ (adr r2, 800130c <set_gps+0x28>)
 8001306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130a:	bf00      	nop
 800130c:	08001335 	.word	0x08001335
 8001310:	0800136d 	.word	0x0800136d
 8001314:	080013c1 	.word	0x080013c1
 8001318:	080013e9 	.word	0x080013e9
 800131c:	0800140b 	.word	0x0800140b
 8001320:	08001433 	.word	0x08001433
 8001324:	0800147f 	.word	0x0800147f
 8001328:	08001455 	.word	0x08001455
 800132c:	0800147f 	.word	0x0800147f
 8001330:	08001465 	.word	0x08001465
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7fe ffbb 	bl	80002b0 <strlen>
 800133a:	4603      	mov	r3, r0
 800133c:	2b04      	cmp	r3, #4
 800133e:	d913      	bls.n	8001368 <set_gps+0x84>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b47      	cmp	r3, #71	@ 0x47
 8001346:	d10f      	bne.n	8001368 <set_gps+0x84>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3302      	adds	r3, #2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b47      	cmp	r3, #71	@ 0x47
 8001350:	d10a      	bne.n	8001368 <set_gps+0x84>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3303      	adds	r3, #3
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b47      	cmp	r3, #71	@ 0x47
 800135a:	d105      	bne.n	8001368 <set_gps+0x84>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3304      	adds	r3, #4
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b41      	cmp	r3, #65	@ 0x41
 8001364:	f000 808d 	beq.w	8001482 <set_gps+0x19e>
			return 1;
 8001368:	2301      	movs	r3, #1
 800136a:	e090      	b.n	800148e <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	b29b      	uxth	r3, r3
 8001372:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	4618      	mov	r0, r3
 800137a:	f007 fb5a 	bl	8008a32 <atoi>
 800137e:	4603      	mov	r3, r0
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b45      	ldr	r3, [pc, #276]	@ (8001498 <set_gps+0x1b4>)
 8001384:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3302      	adds	r3, #2
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b29b      	uxth	r3, r3
 800138e:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 8001390:	f107 030c 	add.w	r3, r7, #12
 8001394:	4618      	mov	r0, r3
 8001396:	f007 fb4c 	bl	8008a32 <atoi>
 800139a:	4603      	mov	r3, r0
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b3f      	ldr	r3, [pc, #252]	@ (800149c <set_gps+0x1b8>)
 80013a0:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3304      	adds	r3, #4
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	4618      	mov	r0, r3
 80013b2:	f007 fb3e 	bl	8008a32 <atoi>
 80013b6:	4603      	mov	r3, r0
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4b39      	ldr	r3, [pc, #228]	@ (80014a0 <set_gps+0x1bc>)
 80013bc:	701a      	strb	r2, [r3, #0]

		break;
 80013be:	e065      	b.n	800148c <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f007 fb33 	bl	8008a2c <atof>
 80013c6:	ec51 0b10 	vmov	r0, r1, d0
 80013ca:	f04f 0200 	mov.w	r2, #0
 80013ce:	4b35      	ldr	r3, [pc, #212]	@ (80014a4 <set_gps+0x1c0>)
 80013d0:	f7ff fa5c 	bl	800088c <__aeabi_ddiv>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	f7ff fc24 	bl	8000c28 <__aeabi_d2f>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a31      	ldr	r2, [pc, #196]	@ (80014a8 <set_gps+0x1c4>)
 80013e4:	6013      	str	r3, [r2, #0]
		break;
 80013e6:	e051      	b.n	800148c <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	781a      	ldrb	r2, [r3, #0]
 80013ec:	4b2f      	ldr	r3, [pc, #188]	@ (80014ac <set_gps+0x1c8>)
 80013ee:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80013f0:	4b2e      	ldr	r3, [pc, #184]	@ (80014ac <set_gps+0x1c8>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b53      	cmp	r3, #83	@ 0x53
 80013f6:	d146      	bne.n	8001486 <set_gps+0x1a2>
			gps_latitude*= -1;
 80013f8:	4b2b      	ldr	r3, [pc, #172]	@ (80014a8 <set_gps+0x1c4>)
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	eef1 7a67 	vneg.f32	s15, s15
 8001402:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <set_gps+0x1c4>)
 8001404:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 8001408:	e03d      	b.n	8001486 <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f007 fb0e 	bl	8008a2c <atof>
 8001410:	ec51 0b10 	vmov	r0, r1, d0
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	4b22      	ldr	r3, [pc, #136]	@ (80014a4 <set_gps+0x1c0>)
 800141a:	f7ff fa37 	bl	800088c <__aeabi_ddiv>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff fbff 	bl	8000c28 <__aeabi_d2f>
 800142a:	4603      	mov	r3, r0
 800142c:	4a20      	ldr	r2, [pc, #128]	@ (80014b0 <set_gps+0x1cc>)
 800142e:	6013      	str	r3, [r2, #0]
		break;
 8001430:	e02c      	b.n	800148c <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	781a      	ldrb	r2, [r3, #0]
 8001436:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <set_gps+0x1d0>)
 8001438:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 800143a:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <set_gps+0x1d0>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b57      	cmp	r3, #87	@ 0x57
 8001440:	d123      	bne.n	800148a <set_gps+0x1a6>
			gps_longitude*= -1;
 8001442:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <set_gps+0x1cc>)
 8001444:	edd3 7a00 	vldr	s15, [r3]
 8001448:	eef1 7a67 	vneg.f32	s15, s15
 800144c:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <set_gps+0x1cc>)
 800144e:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 8001452:	e01a      	b.n	800148a <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f007 faec 	bl	8008a32 <atoi>
 800145a:	4603      	mov	r3, r0
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <set_gps+0x1d4>)
 8001460:	701a      	strb	r2, [r3, #0]
		break;
 8001462:	e013      	b.n	800148c <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f007 fae1 	bl	8008a2c <atof>
 800146a:	ec53 2b10 	vmov	r2, r3, d0
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4603      	mov	r3, r0
 8001478:	4a10      	ldr	r2, [pc, #64]	@ (80014bc <set_gps+0x1d8>)
 800147a:	6013      	str	r3, [r2, #0]
		break;
 800147c:	e006      	b.n	800148c <set_gps+0x1a8>
	default:
		break;
 800147e:	bf00      	nop
 8001480:	e004      	b.n	800148c <set_gps+0x1a8>
		break;
 8001482:	bf00      	nop
 8001484:	e002      	b.n	800148c <set_gps+0x1a8>
		break;
 8001486:	bf00      	nop
 8001488:	e000      	b.n	800148c <set_gps+0x1a8>
		break;
 800148a:	bf00      	nop
	}

	return 0;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200005ec 	.word	0x200005ec
 800149c:	200005ed 	.word	0x200005ed
 80014a0:	200005ee 	.word	0x200005ee
 80014a4:	40590000 	.word	0x40590000
 80014a8:	200005f4 	.word	0x200005f4
 80014ac:	200007ff 	.word	0x200007ff
 80014b0:	200005f8 	.word	0x200005f8
 80014b4:	20000800 	.word	0x20000800
 80014b8:	200005fc 	.word	0x200005fc
 80014bc:	200005f0 	.word	0x200005f0

080014c0 <parse_nmea>:

bool parse_nmea(char *buf){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 80014d0:	2300      	movs	r3, #0
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e032      	b.n	800153c <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	4413      	add	r3, r2
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b2c      	cmp	r3, #44	@ 0x2c
 80014e0:	d123      	bne.n	800152a <parse_nmea+0x6a>
			if (last != i){
 80014e2:	7bba      	ldrb	r2, [r7, #14]
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d018      	beq.n	800151c <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 80014ea:	22ff      	movs	r2, #255	@ 0xff
 80014ec:	2100      	movs	r1, #0
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <parse_nmea+0x90>)
 80014f0:	f008 fec7 	bl	800a282 <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80014f4:	7bbb      	ldrb	r3, [r7, #14]
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	18d1      	adds	r1, r2, r3
 80014fa:	7bfa      	ldrb	r2, [r7, #15]
 80014fc:	7bbb      	ldrb	r3, [r7, #14]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	461a      	mov	r2, r3
 8001502:	4813      	ldr	r0, [pc, #76]	@ (8001550 <parse_nmea+0x90>)
 8001504:	f008 ff79 	bl	800a3fa <memcpy>
				if(set_gps(parse_buf, order)){
 8001508:	7b7b      	ldrb	r3, [r7, #13]
 800150a:	4619      	mov	r1, r3
 800150c:	4810      	ldr	r0, [pc, #64]	@ (8001550 <parse_nmea+0x90>)
 800150e:	f7ff fee9 	bl	80012e4 <set_gps>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <parse_nmea+0x5c>
					return false;
 8001518:	2300      	movs	r3, #0
 800151a:	e015      	b.n	8001548 <parse_nmea+0x88>
				}
			}
			last = i + 1;
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	3301      	adds	r3, #1
 8001520:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 8001522:	7b7b      	ldrb	r3, [r7, #13]
 8001524:	3301      	adds	r3, #1
 8001526:	737b      	strb	r3, [r7, #13]
 8001528:	e005      	b.n	8001536 <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	4413      	add	r3, r2
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b2a      	cmp	r3, #42	@ 0x2a
 8001534:	d006      	beq.n	8001544 <parse_nmea+0x84>
	for(i=0; i<255;i++){
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	3301      	adds	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	2bff      	cmp	r3, #255	@ 0xff
 8001540:	d1c9      	bne.n	80014d6 <parse_nmea+0x16>
 8001542:	e000      	b.n	8001546 <parse_nmea+0x86>
			break;
 8001544:	bf00      	nop
		}
	}

	return true;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000700 	.word	0x20000700
 8001554:	00000000 	.word	0x00000000

08001558 <calculate_altitude>:

float calculate_altitude(float pressure) {
 8001558:	b5b0      	push	{r4, r5, r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
	return 44330.77 * (1 - powf(pressure / 101.326, 0.1902632)) + altitude_offset;
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff f810 	bl	8000588 <__aeabi_f2d>
 8001568:	a323      	add	r3, pc, #140	@ (adr r3, 80015f8 <calculate_altitude+0xa0>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	f7ff f98d 	bl	800088c <__aeabi_ddiv>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4610      	mov	r0, r2
 8001578:	4619      	mov	r1, r3
 800157a:	f7ff fb55 	bl	8000c28 <__aeabi_d2f>
 800157e:	4603      	mov	r3, r0
 8001580:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 80015f0 <calculate_altitude+0x98>
 8001584:	ee00 3a10 	vmov	s0, r3
 8001588:	f00b fbf2 	bl	800cd70 <powf>
 800158c:	eef0 7a40 	vmov.f32	s15, s0
 8001590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001594:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001598:	ee17 0a90 	vmov	r0, s15
 800159c:	f7fe fff4 	bl	8000588 <__aeabi_f2d>
 80015a0:	a311      	add	r3, pc, #68	@ (adr r3, 80015e8 <calculate_altitude+0x90>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff f847 	bl	8000638 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4614      	mov	r4, r2
 80015b0:	461d      	mov	r5, r3
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <calculate_altitude+0x9c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffe6 	bl	8000588 <__aeabi_f2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4620      	mov	r0, r4
 80015c2:	4629      	mov	r1, r5
 80015c4:	f7fe fe82 	bl	80002cc <__adddf3>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4610      	mov	r0, r2
 80015ce:	4619      	mov	r1, r3
 80015d0:	f7ff fb2a 	bl	8000c28 <__aeabi_d2f>
 80015d4:	4603      	mov	r3, r0
 80015d6:	ee07 3a90 	vmov	s15, r3
}
 80015da:	eeb0 0a67 	vmov.f32	s0, s15
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bdb0      	pop	{r4, r5, r7, pc}
 80015e4:	f3af 8000 	nop.w
 80015e8:	a3d70a3d 	.word	0xa3d70a3d
 80015ec:	40e5a558 	.word	0x40e5a558
 80015f0:	3e42d45b 	.word	0x3e42d45b
 80015f4:	20000990 	.word	0x20000990
 80015f8:	2f1a9fbe 	.word	0x2f1a9fbe
 80015fc:	405954dd 	.word	0x405954dd

08001600 <read_MMC5603>:

void read_MMC5603(void) {
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af02      	add	r7, sp, #8
    uint8_t mmc5603_buf[9];
    uint8_t first_reg = 0x00;
 8001606:	2300      	movs	r3, #0
 8001608:	71fb      	strb	r3, [r7, #7]
	int32_t raw_x, raw_y, raw_z;

	// Perform the I2C write (send the register address) then read 9 bytes of data
	HAL_I2C_Master_Transmit(&hi2c1, MMC5603_ADDRESS, &first_reg, 1, HAL_MAX_DELAY);
 800160a:	1dfa      	adds	r2, r7, #7
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2301      	movs	r3, #1
 8001614:	2160      	movs	r1, #96	@ 0x60
 8001616:	4882      	ldr	r0, [pc, #520]	@ (8001820 <read_MMC5603+0x220>)
 8001618:	f003 f9aa 	bl	8004970 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800161c:	4b81      	ldr	r3, [pc, #516]	@ (8001824 <read_MMC5603+0x224>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 80ed 	bne.w	8001800 <read_MMC5603+0x200>
	}

//	HAL_Delay(10);

	// Read 9 bytes of data from the sensor
	if (HAL_I2C_Master_Receive(&hi2c1, MMC5603_ADDRESS, mmc5603_buf, 9, HAL_MAX_DELAY) != HAL_OK) {
 8001626:	f107 0208 	add.w	r2, r7, #8
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2309      	movs	r3, #9
 8001632:	2160      	movs	r1, #96	@ 0x60
 8001634:	487a      	ldr	r0, [pc, #488]	@ (8001820 <read_MMC5603+0x220>)
 8001636:	f003 fa99 	bl	8004b6c <HAL_I2C_Master_Receive>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	f040 80e1 	bne.w	8001804 <read_MMC5603+0x204>
		// Handle reception error
		return;
	}

	// Extract X, Y, Z values from the buffer
	raw_x = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((uint32_t)mmc5603_buf[6] >> 4);
 8001642:	7a3b      	ldrb	r3, [r7, #8]
 8001644:	031a      	lsls	r2, r3, #12
 8001646:	7a7b      	ldrb	r3, [r7, #9]
 8001648:	011b      	lsls	r3, r3, #4
 800164a:	4313      	orrs	r3, r2
 800164c:	7bba      	ldrb	r2, [r7, #14]
 800164e:	0912      	lsrs	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	4313      	orrs	r3, r2
 8001654:	61fb      	str	r3, [r7, #28]
	raw_y = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((uint32_t)mmc5603_buf[7] >> 4);
 8001656:	7abb      	ldrb	r3, [r7, #10]
 8001658:	031a      	lsls	r2, r3, #12
 800165a:	7afb      	ldrb	r3, [r7, #11]
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	4313      	orrs	r3, r2
 8001660:	7bfa      	ldrb	r2, [r7, #15]
 8001662:	0912      	lsrs	r2, r2, #4
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	4313      	orrs	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
	raw_z = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((uint32_t)mmc5603_buf[8] >> 4);
 800166a:	7b3b      	ldrb	r3, [r7, #12]
 800166c:	031a      	lsls	r2, r3, #12
 800166e:	7b7b      	ldrb	r3, [r7, #13]
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	4313      	orrs	r3, r2
 8001674:	7c3a      	ldrb	r2, [r7, #16]
 8001676:	0912      	lsrs	r2, r2, #4
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	4313      	orrs	r3, r2
 800167c:	617b      	str	r3, [r7, #20]

	// Fix center offsets

	raw_x -= (1 << 19);
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001684:	61fb      	str	r3, [r7, #28]
	raw_y -= (1 << 19);
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 800168c:	61bb      	str	r3, [r7, #24]
	raw_z -= (1 << 19);
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001694:	617b      	str	r3, [r7, #20]

	// Scale to Gauss
	mag_x = (float)raw_x * 0.0000625 - mag_x_offset;
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	ee07 3a90 	vmov	s15, r3
 800169c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a0:	ee17 0a90 	vmov	r0, s15
 80016a4:	f7fe ff70 	bl	8000588 <__aeabi_f2d>
 80016a8:	a359      	add	r3, pc, #356	@ (adr r3, 8001810 <read_MMC5603+0x210>)
 80016aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ae:	f7fe ffc3 	bl	8000638 <__aeabi_dmul>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4614      	mov	r4, r2
 80016b8:	461d      	mov	r5, r3
 80016ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001828 <read_MMC5603+0x228>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe ff62 	bl	8000588 <__aeabi_f2d>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4620      	mov	r0, r4
 80016ca:	4629      	mov	r1, r5
 80016cc:	f7fe fdfc 	bl	80002c8 <__aeabi_dsub>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff faa6 	bl	8000c28 <__aeabi_d2f>
 80016dc:	4603      	mov	r3, r0
 80016de:	4a53      	ldr	r2, [pc, #332]	@ (800182c <read_MMC5603+0x22c>)
 80016e0:	6013      	str	r3, [r2, #0]
	mag_y = (float)raw_y * 0.0000625 - mag_y_offset;
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ec:	ee17 0a90 	vmov	r0, s15
 80016f0:	f7fe ff4a 	bl	8000588 <__aeabi_f2d>
 80016f4:	a346      	add	r3, pc, #280	@ (adr r3, 8001810 <read_MMC5603+0x210>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe ff9d 	bl	8000638 <__aeabi_dmul>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4614      	mov	r4, r2
 8001704:	461d      	mov	r5, r3
 8001706:	4b4a      	ldr	r3, [pc, #296]	@ (8001830 <read_MMC5603+0x230>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe ff3c 	bl	8000588 <__aeabi_f2d>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4620      	mov	r0, r4
 8001716:	4629      	mov	r1, r5
 8001718:	f7fe fdd6 	bl	80002c8 <__aeabi_dsub>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4610      	mov	r0, r2
 8001722:	4619      	mov	r1, r3
 8001724:	f7ff fa80 	bl	8000c28 <__aeabi_d2f>
 8001728:	4603      	mov	r3, r0
 800172a:	4a42      	ldr	r2, [pc, #264]	@ (8001834 <read_MMC5603+0x234>)
 800172c:	6013      	str	r3, [r2, #0]
	mag_z = (float)raw_z * 0.0000625 - mag_z_offset;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001738:	ee17 0a90 	vmov	r0, s15
 800173c:	f7fe ff24 	bl	8000588 <__aeabi_f2d>
 8001740:	a333      	add	r3, pc, #204	@ (adr r3, 8001810 <read_MMC5603+0x210>)
 8001742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001746:	f7fe ff77 	bl	8000638 <__aeabi_dmul>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4614      	mov	r4, r2
 8001750:	461d      	mov	r5, r3
 8001752:	4b39      	ldr	r3, [pc, #228]	@ (8001838 <read_MMC5603+0x238>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe ff16 	bl	8000588 <__aeabi_f2d>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4620      	mov	r0, r4
 8001762:	4629      	mov	r1, r5
 8001764:	f7fe fdb0 	bl	80002c8 <__aeabi_dsub>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa5a 	bl	8000c28 <__aeabi_d2f>
 8001774:	4603      	mov	r3, r0
 8001776:	4a31      	ldr	r2, [pc, #196]	@ (800183c <read_MMC5603+0x23c>)
 8001778:	6013      	str	r3, [r2, #0]

	direction = atan2(mag_y, mag_x) * 180 / PI;
 800177a:	4b2e      	ldr	r3, [pc, #184]	@ (8001834 <read_MMC5603+0x234>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe ff02 	bl	8000588 <__aeabi_f2d>
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
 8001788:	4b28      	ldr	r3, [pc, #160]	@ (800182c <read_MMC5603+0x22c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fefb 	bl	8000588 <__aeabi_f2d>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	ec43 2b11 	vmov	d1, r2, r3
 800179a:	ec45 4b10 	vmov	d0, r4, r5
 800179e:	f00b fae5 	bl	800cd6c <atan2>
 80017a2:	ec51 0b10 	vmov	r0, r1, d0
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <read_MMC5603+0x240>)
 80017ac:	f7fe ff44 	bl	8000638 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	a317      	add	r3, pc, #92	@ (adr r3, 8001818 <read_MMC5603+0x218>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7ff f865 	bl	800088c <__aeabi_ddiv>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	491f      	ldr	r1, [pc, #124]	@ (8001844 <read_MMC5603+0x244>)
 80017c8:	e9c1 2300 	strd	r2, r3, [r1]
	if (direction < 0){
 80017cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <read_MMC5603+0x244>)
 80017ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	f7ff f99f 	bl	8000b1c <__aeabi_dcmplt>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d010      	beq.n	8001806 <read_MMC5603+0x206>
		direction += 360;
 80017e4:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <read_MMC5603+0x244>)
 80017e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ea:	f04f 0200 	mov.w	r2, #0
 80017ee:	4b16      	ldr	r3, [pc, #88]	@ (8001848 <read_MMC5603+0x248>)
 80017f0:	f7fe fd6c 	bl	80002cc <__adddf3>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4912      	ldr	r1, [pc, #72]	@ (8001844 <read_MMC5603+0x244>)
 80017fa:	e9c1 2300 	strd	r2, r3, [r1]
 80017fe:	e002      	b.n	8001806 <read_MMC5603+0x206>
		return;
 8001800:	bf00      	nop
 8001802:	e000      	b.n	8001806 <read_MMC5603+0x206>
		return;
 8001804:	bf00      	nop
	}
}
 8001806:	3720      	adds	r7, #32
 8001808:	46bd      	mov	sp, r7
 800180a:	bdb0      	pop	{r4, r5, r7, pc}
 800180c:	f3af 8000 	nop.w
 8001810:	d2f1a9fc 	.word	0xd2f1a9fc
 8001814:	3f10624d 	.word	0x3f10624d
 8001818:	fc8b007a 	.word	0xfc8b007a
 800181c:	400921fa 	.word	0x400921fa
 8001820:	20000474 	.word	0x20000474
 8001824:	20000aa8 	.word	0x20000aa8
 8001828:	20000974 	.word	0x20000974
 800182c:	200005dc 	.word	0x200005dc
 8001830:	20000978 	.word	0x20000978
 8001834:	200005e0 	.word	0x200005e0
 8001838:	2000097c 	.word	0x2000097c
 800183c:	200005e4 	.word	0x200005e4
 8001840:	40668000 	.word	0x40668000
 8001844:	20000818 	.word	0x20000818
 8001848:	40768000 	.word	0x40768000

0800184c <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_I2C_Mem_Read(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	9302      	str	r3, [sp, #8]
 8001858:	2309      	movs	r3, #9
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2301      	movs	r3, #1
 8001862:	2201      	movs	r2, #1
 8001864:	21c0      	movs	r1, #192	@ 0xc0
 8001866:	482b      	ldr	r0, [pc, #172]	@ (8001914 <read_MPL3115A2+0xc8>)
 8001868:	f003 fcac 	bl	80051c4 <HAL_I2C_Mem_Read>

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 800186c:	793b      	ldrb	r3, [r7, #4]
 800186e:	041a      	lsls	r2, r3, #16
 8001870:	797b      	ldrb	r3, [r7, #5]
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	4313      	orrs	r3, r2
 8001876:	79ba      	ldrb	r2, [r7, #6]
 8001878:	4313      	orrs	r3, r2
 800187a:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	091b      	lsrs	r3, r3, #4
 8001880:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	f7fe fe5e 	bl	8000544 <__aeabi_ui2d>
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <read_MPL3115A2+0xcc>)
 800188e:	f7fe fffd 	bl	800088c <__aeabi_ddiv>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	4b1f      	ldr	r3, [pc, #124]	@ (800191c <read_MPL3115A2+0xd0>)
 80018a0:	f7fe fff4 	bl	800088c <__aeabi_ddiv>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff f9bc 	bl	8000c28 <__aeabi_d2f>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001920 <read_MPL3115A2+0xd4>)
 80018b4:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	b21a      	sxth	r2, r3
 80018bc:	7a3b      	ldrb	r3, [r7, #8]
 80018be:	b21b      	sxth	r3, r3
 80018c0:	4313      	orrs	r3, r2
 80018c2:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 80018c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018c8:	111b      	asrs	r3, r3, #4
 80018ca:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 80018cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fe47 	bl	8000564 <__aeabi_i2d>
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <read_MPL3115A2+0xd8>)
 80018dc:	f7fe ffd6 	bl	800088c <__aeabi_ddiv>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f7ff f99e 	bl	8000c28 <__aeabi_d2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001928 <read_MPL3115A2+0xdc>)
 80018f0:	6013      	str	r3, [r2, #0]

    altitude = calculate_altitude(pressure);
 80018f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <read_MPL3115A2+0xd4>)
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	eeb0 0a67 	vmov.f32	s0, s15
 80018fc:	f7ff fe2c 	bl	8001558 <calculate_altitude>
 8001900:	eef0 7a40 	vmov.f32	s15, s0
 8001904:	4b09      	ldr	r3, [pc, #36]	@ (800192c <read_MPL3115A2+0xe0>)
 8001906:	edc3 7a00 	vstr	s15, [r3]
}
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000474 	.word	0x20000474
 8001918:	40100000 	.word	0x40100000
 800191c:	408f4000 	.word	0x408f4000
 8001920:	200005bc 	.word	0x200005bc
 8001924:	40300000 	.word	0x40300000
 8001928:	200005b8 	.word	0x200005b8
 800192c:	200005b4 	.word	0x200005b4

08001930 <read_PA1010D>:
		}
    }
}

bool read_PA1010D()
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af02      	add	r7, sp, #8
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, 5) != HAL_OK) return false;
 8001936:	2305      	movs	r3, #5
 8001938:	2203      	movs	r2, #3
 800193a:	2120      	movs	r1, #32
 800193c:	481d      	ldr	r0, [pc, #116]	@ (80019b4 <read_PA1010D+0x84>)
 800193e:	f003 fe73 	bl	8005628 <HAL_I2C_IsDeviceReady>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <read_PA1010D+0x1c>
 8001948:	2300      	movs	r3, #0
 800194a:	e02f      	b.n	80019ac <read_PA1010D+0x7c>

	uint8_t pa_buf_index = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	71fb      	strb	r3, [r7, #7]
	uint8_t pa_bytebuf = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	717b      	strb	r3, [r7, #5]
    bool ret = false;
 8001954:	2300      	movs	r3, #0
 8001956:	71bb      	strb	r3, [r7, #6]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8001958:	f04f 33ff 	mov.w	r3, #4294967295
 800195c:	2203      	movs	r2, #3
 800195e:	2120      	movs	r1, #32
 8001960:	4814      	ldr	r0, [pc, #80]	@ (80019b4 <read_PA1010D+0x84>)
 8001962:	f003 fe61 	bl	8005628 <HAL_I2C_IsDeviceReady>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d11e      	bne.n	80019aa <read_PA1010D+0x7a>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 800196c:	2300      	movs	r3, #0
 800196e:	71fb      	strb	r3, [r7, #7]
 8001970:	e015      	b.n	800199e <read_PA1010D+0x6e>
			HAL_I2C_Master_Receive(&hi2c1, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8001972:	1d7a      	adds	r2, r7, #5
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	2301      	movs	r3, #1
 800197c:	2120      	movs	r1, #32
 800197e:	480d      	ldr	r0, [pc, #52]	@ (80019b4 <read_PA1010D+0x84>)
 8001980:	f003 f8f4 	bl	8004b6c <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8001984:	797b      	ldrb	r3, [r7, #5]
 8001986:	2b24      	cmp	r3, #36	@ 0x24
 8001988:	d102      	bne.n	8001990 <read_PA1010D+0x60>
				ret = true;
 800198a:	2301      	movs	r3, #1
 800198c:	71bb      	strb	r3, [r7, #6]
				break; // Idea: take away break statement and see what the whole sentence looks like
 800198e:	e009      	b.n	80019a4 <read_PA1010D+0x74>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	7979      	ldrb	r1, [r7, #5]
 8001994:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <read_PA1010D+0x88>)
 8001996:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	3301      	adds	r3, #1
 800199c:	71fb      	strb	r3, [r7, #7]
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2bff      	cmp	r3, #255	@ 0xff
 80019a2:	d1e6      	bne.n	8001972 <read_PA1010D+0x42>
		}
		parse_nmea(pa_buf);
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <read_PA1010D+0x88>)
 80019a6:	f7ff fd8b 	bl	80014c0 <parse_nmea>
	}
	return ret;
 80019aa:	79bb      	ldrb	r3, [r7, #6]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000474 	.word	0x20000474
 80019b8:	20000600 	.word	0x20000600

080019bc <flush_PA1010D>:

void flush_PA1010D(){
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	while(read_PA1010D());
 80019c0:	bf00      	nop
 80019c2:	f7ff ffb5 	bl	8001930 <read_PA1010D>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1fa      	bne.n	80019c2 <flush_PA1010D+0x6>
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
	...

080019d4 <read_INA219>:

void read_INA219(void) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af02      	add	r7, sp, #8
	/* INA219 (CURRENT/VOLTAGE) */
	uint8_t bus_add = 0x02; // need to use separate registers for everything
 80019da:	2302      	movs	r3, #2
 80019dc:	71fb      	strb	r3, [r7, #7]

	ina_ret = HAL_I2C_IsDeviceReady(&hi2c1, INA219_ADDRESS, 3, 5);
 80019de:	2305      	movs	r3, #5
 80019e0:	2203      	movs	r2, #3
 80019e2:	2180      	movs	r1, #128	@ 0x80
 80019e4:	4824      	ldr	r0, [pc, #144]	@ (8001a78 <read_INA219+0xa4>)
 80019e6:	f003 fe1f 	bl	8005628 <HAL_I2C_IsDeviceReady>
 80019ea:	4603      	mov	r3, r0
 80019ec:	461a      	mov	r2, r3
 80019ee:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <read_INA219+0xa8>)
 80019f0:	701a      	strb	r2, [r3, #0]
	if (ina_ret == HAL_OK) {
 80019f2:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <read_INA219+0xa8>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d13a      	bne.n	8001a70 <read_INA219+0x9c>
		ina_ret = HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDRESS, &bus_add, 1, 100);
 80019fa:	1dfa      	adds	r2, r7, #7
 80019fc:	2364      	movs	r3, #100	@ 0x64
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2301      	movs	r3, #1
 8001a02:	2180      	movs	r1, #128	@ 0x80
 8001a04:	481c      	ldr	r0, [pc, #112]	@ (8001a78 <read_INA219+0xa4>)
 8001a06:	f002 ffb3 	bl	8004970 <HAL_I2C_Master_Transmit>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <read_INA219+0xa8>)
 8001a10:	701a      	strb	r2, [r3, #0]
		if (ina_ret == HAL_OK) {
 8001a12:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <read_INA219+0xa8>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d12a      	bne.n	8001a70 <read_INA219+0x9c>
			HAL_I2C_Master_Receive(&hi2c1, INA219_ADDRESS, ina_buf, 2, 10);
 8001a1a:	230a      	movs	r3, #10
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	2302      	movs	r3, #2
 8001a20:	4a17      	ldr	r2, [pc, #92]	@ (8001a80 <read_INA219+0xac>)
 8001a22:	2180      	movs	r1, #128	@ 0x80
 8001a24:	4814      	ldr	r0, [pc, #80]	@ (8001a78 <read_INA219+0xa4>)
 8001a26:	f003 f8a1 	bl	8004b6c <HAL_I2C_Master_Receive>

			//raw_shunt_voltage = abs((int16_t)(ina_buf[0] << 8 | ina_buf[1]));
			raw_bus_voltage = (int16_t)(ina_buf[0] << 8 | ina_buf [1]);
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <read_INA219+0xac>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	b21a      	sxth	r2, r3
 8001a32:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <read_INA219+0xac>)
 8001a34:	785b      	ldrb	r3, [r3, #1]
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	b21a      	sxth	r2, r3
 8001a3c:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <read_INA219+0xb0>)
 8001a3e:	801a      	strh	r2, [r3, #0]
			//raw_power = (int16_t)(ina_buf[4] << 8 | ina_buf [5]);
			//raw_current = (int16_t)(ina_buf[6] << 8 | ina_buf [7]);

			//shunt_voltage = raw_shunt_voltage*10.0;
			bus_voltage = raw_bus_voltage/1600.0;
 8001a40:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <read_INA219+0xb0>)
 8001a42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd8c 	bl	8000564 <__aeabi_i2d>
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <read_INA219+0xb4>)
 8001a52:	f7fe ff1b 	bl	800088c <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff f8e3 	bl	8000c28 <__aeabi_d2f>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4a09      	ldr	r2, [pc, #36]	@ (8001a8c <read_INA219+0xb8>)
 8001a66:	6013      	str	r3, [r2, #0]
			//power = raw_power*20/32768.0;
			//current = raw_current/32768.0;

			voltage = bus_voltage;
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <read_INA219+0xb8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a08      	ldr	r2, [pc, #32]	@ (8001a90 <read_INA219+0xbc>)
 8001a6e:	6013      	str	r3, [r2, #0]
		}

	}

}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000474 	.word	0x20000474
 8001a7c:	20000801 	.word	0x20000801
 8001a80:	20000804 	.word	0x20000804
 8001a84:	2000080c 	.word	0x2000080c
 8001a88:	40990000 	.word	0x40990000
 8001a8c:	20000810 	.word	0x20000810
 8001a90:	200005c0 	.word	0x200005c0

08001a94 <calibrate_mmc>:

void calibrate_mmc(){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	read_MMC5603();
 8001a98:	f7ff fdb2 	bl	8001600 <read_MMC5603>
	if (mag_x < mag_x_min){
 8001a9c:	4b44      	ldr	r3, [pc, #272]	@ (8001bb0 <calibrate_mmc+0x11c>)
 8001a9e:	ed93 7a00 	vldr	s14, [r3]
 8001aa2:	4b44      	ldr	r3, [pc, #272]	@ (8001bb4 <calibrate_mmc+0x120>)
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab0:	d503      	bpl.n	8001aba <calibrate_mmc+0x26>
		mag_x_min = mag_x;
 8001ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8001bb0 <calibrate_mmc+0x11c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8001bb4 <calibrate_mmc+0x120>)
 8001ab8:	6013      	str	r3, [r2, #0]
	}
	if (mag_x > mag_x_max){
 8001aba:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb0 <calibrate_mmc+0x11c>)
 8001abc:	ed93 7a00 	vldr	s14, [r3]
 8001ac0:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb8 <calibrate_mmc+0x124>)
 8001ac2:	edd3 7a00 	vldr	s15, [r3]
 8001ac6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ace:	dd03      	ble.n	8001ad8 <calibrate_mmc+0x44>
		mag_x_max = mag_x;
 8001ad0:	4b37      	ldr	r3, [pc, #220]	@ (8001bb0 <calibrate_mmc+0x11c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a38      	ldr	r2, [pc, #224]	@ (8001bb8 <calibrate_mmc+0x124>)
 8001ad6:	6013      	str	r3, [r2, #0]
	}
	if (mag_y < mag_y_min){
 8001ad8:	4b38      	ldr	r3, [pc, #224]	@ (8001bbc <calibrate_mmc+0x128>)
 8001ada:	ed93 7a00 	vldr	s14, [r3]
 8001ade:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <calibrate_mmc+0x12c>)
 8001ae0:	edd3 7a00 	vldr	s15, [r3]
 8001ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	d503      	bpl.n	8001af6 <calibrate_mmc+0x62>
		mag_y_min = mag_y;
 8001aee:	4b33      	ldr	r3, [pc, #204]	@ (8001bbc <calibrate_mmc+0x128>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a33      	ldr	r2, [pc, #204]	@ (8001bc0 <calibrate_mmc+0x12c>)
 8001af4:	6013      	str	r3, [r2, #0]
	}
	if (mag_y > mag_y_max){
 8001af6:	4b31      	ldr	r3, [pc, #196]	@ (8001bbc <calibrate_mmc+0x128>)
 8001af8:	ed93 7a00 	vldr	s14, [r3]
 8001afc:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <calibrate_mmc+0x130>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0a:	dd03      	ble.n	8001b14 <calibrate_mmc+0x80>
		mag_y_max = mag_y;
 8001b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bbc <calibrate_mmc+0x128>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a2c      	ldr	r2, [pc, #176]	@ (8001bc4 <calibrate_mmc+0x130>)
 8001b12:	6013      	str	r3, [r2, #0]
	}
	if (mag_z < mag_z_min){
 8001b14:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc8 <calibrate_mmc+0x134>)
 8001b16:	ed93 7a00 	vldr	s14, [r3]
 8001b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bcc <calibrate_mmc+0x138>)
 8001b1c:	edd3 7a00 	vldr	s15, [r3]
 8001b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b28:	d503      	bpl.n	8001b32 <calibrate_mmc+0x9e>
		mag_z_min = mag_z;
 8001b2a:	4b27      	ldr	r3, [pc, #156]	@ (8001bc8 <calibrate_mmc+0x134>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a27      	ldr	r2, [pc, #156]	@ (8001bcc <calibrate_mmc+0x138>)
 8001b30:	6013      	str	r3, [r2, #0]
	}
	if (mag_z > mag_z_max){
 8001b32:	4b25      	ldr	r3, [pc, #148]	@ (8001bc8 <calibrate_mmc+0x134>)
 8001b34:	ed93 7a00 	vldr	s14, [r3]
 8001b38:	4b25      	ldr	r3, [pc, #148]	@ (8001bd0 <calibrate_mmc+0x13c>)
 8001b3a:	edd3 7a00 	vldr	s15, [r3]
 8001b3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	dd03      	ble.n	8001b50 <calibrate_mmc+0xbc>
		mag_z_max = mag_z;
 8001b48:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc8 <calibrate_mmc+0x134>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a20      	ldr	r2, [pc, #128]	@ (8001bd0 <calibrate_mmc+0x13c>)
 8001b4e:	6013      	str	r3, [r2, #0]
	}

	mag_x_offset = (mag_x_min + mag_x_max) / 2;
 8001b50:	4b18      	ldr	r3, [pc, #96]	@ (8001bb4 <calibrate_mmc+0x120>)
 8001b52:	ed93 7a00 	vldr	s14, [r3]
 8001b56:	4b18      	ldr	r3, [pc, #96]	@ (8001bb8 <calibrate_mmc+0x124>)
 8001b58:	edd3 7a00 	vldr	s15, [r3]
 8001b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b68:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <calibrate_mmc+0x140>)
 8001b6a:	edc3 7a00 	vstr	s15, [r3]
	mag_y_offset = (mag_y_min + mag_y_max) / 2;
 8001b6e:	4b14      	ldr	r3, [pc, #80]	@ (8001bc0 <calibrate_mmc+0x12c>)
 8001b70:	ed93 7a00 	vldr	s14, [r3]
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <calibrate_mmc+0x130>)
 8001b76:	edd3 7a00 	vldr	s15, [r3]
 8001b7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b7e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b86:	4b14      	ldr	r3, [pc, #80]	@ (8001bd8 <calibrate_mmc+0x144>)
 8001b88:	edc3 7a00 	vstr	s15, [r3]
	mag_z_offset = (mag_z_min + mag_z_max) / 2;
 8001b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bcc <calibrate_mmc+0x138>)
 8001b8e:	ed93 7a00 	vldr	s14, [r3]
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <calibrate_mmc+0x13c>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b9c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001ba0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <calibrate_mmc+0x148>)
 8001ba6:	edc3 7a00 	vstr	s15, [r3]
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200005dc 	.word	0x200005dc
 8001bb4:	20000980 	.word	0x20000980
 8001bb8:	2000098c 	.word	0x2000098c
 8001bbc:	200005e0 	.word	0x200005e0
 8001bc0:	20000984 	.word	0x20000984
 8001bc4:	20000058 	.word	0x20000058
 8001bc8:	200005e4 	.word	0x200005e4
 8001bcc:	20000988 	.word	0x20000988
 8001bd0:	2000005c 	.word	0x2000005c
 8001bd4:	20000974 	.word	0x20000974
 8001bd8:	20000978 	.word	0x20000978
 8001bdc:	2000097c 	.word	0x2000097c

08001be0 <init_MPL3115A2>:
	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
}

void init_MPL3115A2(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
 8001bee:	9302      	str	r3, [sp, #8]
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	1dfb      	adds	r3, r7, #7
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	21c0      	movs	r1, #192	@ 0xc0
 8001bfe:	480c      	ldr	r0, [pc, #48]	@ (8001c30 <init_MPL3115A2+0x50>)
 8001c00:	f003 fae0 	bl	80051c4 <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	2bc4      	cmp	r3, #196	@ 0xc4
 8001c08:	d10e      	bne.n	8001c28 <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9; // Altimeter mode
		uint8_t data = 0x39; // Barometer mode
 8001c0a:	2339      	movs	r3, #57	@ 0x39
 8001c0c:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c12:	9302      	str	r3, [sp, #8]
 8001c14:	2301      	movs	r3, #1
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	1dbb      	adds	r3, r7, #6
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	2226      	movs	r2, #38	@ 0x26
 8001c20:	21c0      	movs	r1, #192	@ 0xc0
 8001c22:	4803      	ldr	r0, [pc, #12]	@ (8001c30 <init_MPL3115A2+0x50>)
 8001c24:	f003 f9d4 	bl	8004fd0 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000474 	.word	0x20000474

08001c34 <init_INA219>:
		HAL_Delay(500);
	}
}

void init_INA219(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af04      	add	r7, sp, #16
	uint8_t ina_config[2] = {0b00000001, 0b00011101};
 8001c3a:	f641 5301 	movw	r3, #7425	@ 0x1d01
 8001c3e:	80bb      	strh	r3, [r7, #4]
	result2 = HAL_I2C_Mem_Write(&hi2c1, (uint16_t) INA219_ADDRESS, 0x05, 1, ina_config, 2, 1000);
 8001c40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	2302      	movs	r3, #2
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	2301      	movs	r3, #1
 8001c50:	2205      	movs	r2, #5
 8001c52:	2180      	movs	r1, #128	@ 0x80
 8001c54:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <init_INA219+0x38>)
 8001c56:	f003 f9bb 	bl	8004fd0 <HAL_I2C_Mem_Write>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4b04      	ldr	r3, [pc, #16]	@ (8001c70 <init_INA219+0x3c>)
 8001c60:	701a      	strb	r2, [r3, #0]
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000474 	.word	0x20000474
 8001c70:	20000aa9 	.word	0x20000aa9

08001c74 <read_sensors>:

void read_sensors(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
//	read_MPU6050(); // Accel/ tilt
	read_MPL3115A2(); // Temperature/ Pressure
 8001c78:	f7ff fde8 	bl	800184c <read_MPL3115A2>
//	if (!north_cam_on) read_MMC5603(); // Magnetic Field
//	for (int i = 0; i < 10; ++i){
//		read_PA1010D(); // GPS
//	}
	calculate_auto_gyro_speed();
 8001c7c:	f7ff f9dc 	bl	8001038 <calculate_auto_gyro_speed>
	read_INA219(); // Voltage
 8001c80:	f7ff fea8 	bl	80019d4 <read_INA219>
}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <init_sensors>:
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x6B, 1, &reset_command, 1, HAL_MAX_DELAY);
    HAL_Delay(100); // Wait for reset to complete
}

void init_sensors(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
//	if (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
//		reset_MPU6050();
//	}

//	init_MPU6050(); // Must be first
	init_MPL3115A2();
 8001c8c:	f7ff ffa8 	bl	8001be0 <init_MPL3115A2>
//	init_MMC5603();
//	init_PA1010D();
	init_INA219();
 8001c90:	f7ff ffd0 	bl	8001c34 <init_INA219>

//	read_PA1010D();
//	get_mission_time();
//
//	flush_PA1010D();
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <init_commands>:

void init_commands(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8001c9c:	4b30      	ldr	r3, [pc, #192]	@ (8001d60 <init_commands+0xc8>)
 8001c9e:	4a31      	ldr	r2, [pc, #196]	@ (8001d64 <init_commands+0xcc>)
 8001ca0:	210e      	movs	r1, #14
 8001ca2:	4831      	ldr	r0, [pc, #196]	@ (8001d68 <init_commands+0xd0>)
 8001ca4:	f008 fa76 	bl	800a194 <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8001ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d60 <init_commands+0xc8>)
 8001caa:	4a30      	ldr	r2, [pc, #192]	@ (8001d6c <init_commands+0xd4>)
 8001cac:	210f      	movs	r1, #15
 8001cae:	4830      	ldr	r0, [pc, #192]	@ (8001d70 <init_commands+0xd8>)
 8001cb0:	f008 fa70 	bl	800a194 <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8001cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d60 <init_commands+0xc8>)
 8001cb6:	4a2f      	ldr	r2, [pc, #188]	@ (8001d74 <init_commands+0xdc>)
 8001cb8:	210d      	movs	r1, #13
 8001cba:	482f      	ldr	r0, [pc, #188]	@ (8001d78 <init_commands+0xe0>)
 8001cbc:	f008 fa6a 	bl	800a194 <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8001cc0:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <init_commands+0xc8>)
 8001cc2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d7c <init_commands+0xe4>)
 8001cc4:	210e      	movs	r1, #14
 8001cc6:	482e      	ldr	r0, [pc, #184]	@ (8001d80 <init_commands+0xe8>)
 8001cc8:	f008 fa64 	bl	800a194 <sniprintf>
	snprintf(bcn_on_command, sizeof(bcn_on_command), "CMD,%s,BCN,ON", TEAM_ID);
 8001ccc:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <init_commands+0xc8>)
 8001cce:	4a2d      	ldr	r2, [pc, #180]	@ (8001d84 <init_commands+0xec>)
 8001cd0:	2110      	movs	r1, #16
 8001cd2:	482d      	ldr	r0, [pc, #180]	@ (8001d88 <init_commands+0xf0>)
 8001cd4:	f008 fa5e 	bl	800a194 <sniprintf>
	snprintf(bcn_off_command, sizeof(bcn_off_command), "CMD,%s,BCN,OFF", TEAM_ID);
 8001cd8:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <init_commands+0xc8>)
 8001cda:	4a2c      	ldr	r2, [pc, #176]	@ (8001d8c <init_commands+0xf4>)
 8001cdc:	2111      	movs	r1, #17
 8001cde:	482c      	ldr	r0, [pc, #176]	@ (8001d90 <init_commands+0xf8>)
 8001ce0:	f008 fa58 	bl	800a194 <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8001ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d60 <init_commands+0xc8>)
 8001ce6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d94 <init_commands+0xfc>)
 8001ce8:	210f      	movs	r1, #15
 8001cea:	482b      	ldr	r0, [pc, #172]	@ (8001d98 <init_commands+0x100>)
 8001cec:	f008 fa52 	bl	800a194 <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <init_commands+0xc8>)
 8001cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8001d9c <init_commands+0x104>)
 8001cf4:	2110      	movs	r1, #16
 8001cf6:	482a      	ldr	r0, [pc, #168]	@ (8001da0 <init_commands+0x108>)
 8001cf8:	f008 fa4c 	bl	800a194 <sniprintf>
	snprintf(cal_comp_on_command, sizeof(cal_comp_on_command), "CMD,%s,CC,ON", TEAM_ID);
 8001cfc:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <init_commands+0xc8>)
 8001cfe:	4a29      	ldr	r2, [pc, #164]	@ (8001da4 <init_commands+0x10c>)
 8001d00:	210f      	movs	r1, #15
 8001d02:	4829      	ldr	r0, [pc, #164]	@ (8001da8 <init_commands+0x110>)
 8001d04:	f008 fa46 	bl	800a194 <sniprintf>
	snprintf(cal_comp_off_command, sizeof(cal_comp_off_command), "CMD,%s,CC,OFF", TEAM_ID);
 8001d08:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <init_commands+0xc8>)
 8001d0a:	4a28      	ldr	r2, [pc, #160]	@ (8001dac <init_commands+0x114>)
 8001d0c:	2110      	movs	r1, #16
 8001d0e:	4828      	ldr	r0, [pc, #160]	@ (8001db0 <init_commands+0x118>)
 8001d10:	f008 fa40 	bl	800a194 <sniprintf>
	snprintf(set_camera_north_command, sizeof(set_camera_north_command), "CMD,%s,SCN", TEAM_ID);
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <init_commands+0xc8>)
 8001d16:	4a27      	ldr	r2, [pc, #156]	@ (8001db4 <init_commands+0x11c>)
 8001d18:	210e      	movs	r1, #14
 8001d1a:	4827      	ldr	r0, [pc, #156]	@ (8001db8 <init_commands+0x120>)
 8001d1c:	f008 fa3a 	bl	800a194 <sniprintf>
	snprintf(activate_north_cam_command, sizeof(activate_north_cam_command), "CMD,%s,MEC,CAM,ON", TEAM_ID);
 8001d20:	4b0f      	ldr	r3, [pc, #60]	@ (8001d60 <init_commands+0xc8>)
 8001d22:	4a26      	ldr	r2, [pc, #152]	@ (8001dbc <init_commands+0x124>)
 8001d24:	2115      	movs	r1, #21
 8001d26:	4826      	ldr	r0, [pc, #152]	@ (8001dc0 <init_commands+0x128>)
 8001d28:	f008 fa34 	bl	800a194 <sniprintf>
	snprintf(deactivate_north_cam_command, sizeof(deactivate_north_cam_command), "CMD,%s,MEC,CAM,OFF", TEAM_ID);
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <init_commands+0xc8>)
 8001d2e:	4a25      	ldr	r2, [pc, #148]	@ (8001dc4 <init_commands+0x12c>)
 8001d30:	2116      	movs	r1, #22
 8001d32:	4825      	ldr	r0, [pc, #148]	@ (8001dc8 <init_commands+0x130>)
 8001d34:	f008 fa2e 	bl	800a194 <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 8001d38:	4b09      	ldr	r3, [pc, #36]	@ (8001d60 <init_commands+0xc8>)
 8001d3a:	4a24      	ldr	r2, [pc, #144]	@ (8001dcc <init_commands+0x134>)
 8001d3c:	2119      	movs	r1, #25
 8001d3e:	4824      	ldr	r0, [pc, #144]	@ (8001dd0 <init_commands+0x138>)
 8001d40:	f008 fa28 	bl	800a194 <sniprintf>
	snprintf(reset_release_payload_command, sizeof(reset_release_payload_command), "CMD,%s,MEC,PAYLOAD,OFF", TEAM_ID);
 8001d44:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <init_commands+0xc8>)
 8001d46:	4a23      	ldr	r2, [pc, #140]	@ (8001dd4 <init_commands+0x13c>)
 8001d48:	211a      	movs	r1, #26
 8001d4a:	4823      	ldr	r0, [pc, #140]	@ (8001dd8 <init_commands+0x140>)
 8001d4c:	f008 fa22 	bl	800a194 <sniprintf>
	snprintf(reset_state_command, sizeof(reset_state_command), "CMD,%s,RST", TEAM_ID);
 8001d50:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <init_commands+0xc8>)
 8001d52:	4a22      	ldr	r2, [pc, #136]	@ (8001ddc <init_commands+0x144>)
 8001d54:	210e      	movs	r1, #14
 8001d56:	4822      	ldr	r0, [pc, #136]	@ (8001de0 <init_commands+0x148>)
 8001d58:	f008 fa1c 	bl	800a194 <sniprintf>
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	0800da78 	.word	0x0800da78
 8001d64:	0800da80 	.word	0x0800da80
 8001d68:	2000082c 	.word	0x2000082c
 8001d6c:	0800da8c 	.word	0x0800da8c
 8001d70:	2000083c 	.word	0x2000083c
 8001d74:	0800da9c 	.word	0x0800da9c
 8001d78:	2000084c 	.word	0x2000084c
 8001d7c:	0800daa8 	.word	0x0800daa8
 8001d80:	2000085c 	.word	0x2000085c
 8001d84:	0800dab4 	.word	0x0800dab4
 8001d88:	200008ac 	.word	0x200008ac
 8001d8c:	0800dac4 	.word	0x0800dac4
 8001d90:	200008bc 	.word	0x200008bc
 8001d94:	0800dad4 	.word	0x0800dad4
 8001d98:	200008d0 	.word	0x200008d0
 8001d9c:	0800dae4 	.word	0x0800dae4
 8001da0:	200008e0 	.word	0x200008e0
 8001da4:	0800daf4 	.word	0x0800daf4
 8001da8:	200008f0 	.word	0x200008f0
 8001dac:	0800db04 	.word	0x0800db04
 8001db0:	20000900 	.word	0x20000900
 8001db4:	0800db14 	.word	0x0800db14
 8001db8:	2000086c 	.word	0x2000086c
 8001dbc:	0800db20 	.word	0x0800db20
 8001dc0:	2000087c 	.word	0x2000087c
 8001dc4:	0800db34 	.word	0x0800db34
 8001dc8:	20000894 	.word	0x20000894
 8001dcc:	0800db48 	.word	0x0800db48
 8001dd0:	20000910 	.word	0x20000910
 8001dd4:	0800db60 	.word	0x0800db60
 8001dd8:	2000092c 	.word	0x2000092c
 8001ddc:	0800db78 	.word	0x0800db78
 8001de0:	20000948 	.word	0x20000948

08001de4 <Stepper_SetStep>:

// Stepper Motor Functions ---------------------------------------------------------------------------
void Stepper_SetStep(uint8_t i) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, steps[i][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e70 <Stepper_SetStep+0x8c>)
 8001df2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	bf14      	ite	ne
 8001dfa:	2301      	movne	r3, #1
 8001dfc:	2300      	moveq	r3, #0
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	461a      	mov	r2, r3
 8001e02:	2140      	movs	r1, #64	@ 0x40
 8001e04:	481b      	ldr	r0, [pc, #108]	@ (8001e74 <Stepper_SetStep+0x90>)
 8001e06:	f002 fc31 	bl	800466c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, steps[i][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	4a18      	ldr	r2, [pc, #96]	@ (8001e70 <Stepper_SetStep+0x8c>)
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	785b      	ldrb	r3, [r3, #1]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	bf14      	ite	ne
 8001e18:	2301      	movne	r3, #1
 8001e1a:	2300      	moveq	r3, #0
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	2180      	movs	r1, #128	@ 0x80
 8001e22:	4814      	ldr	r0, [pc, #80]	@ (8001e74 <Stepper_SetStep+0x90>)
 8001e24:	f002 fc22 	bl	800466c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, steps[i][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	4a11      	ldr	r2, [pc, #68]	@ (8001e70 <Stepper_SetStep+0x8c>)
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4413      	add	r3, r2
 8001e30:	789b      	ldrb	r3, [r3, #2]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	bf14      	ite	ne
 8001e36:	2301      	movne	r3, #1
 8001e38:	2300      	moveq	r3, #0
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e42:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <Stepper_SetStep+0x90>)
 8001e44:	f002 fc12 	bl	800466c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, steps[i][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	4a09      	ldr	r2, [pc, #36]	@ (8001e70 <Stepper_SetStep+0x8c>)
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	78db      	ldrb	r3, [r3, #3]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	bf14      	ite	ne
 8001e56:	2301      	movne	r3, #1
 8001e58:	2300      	moveq	r3, #0
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e62:	4804      	ldr	r0, [pc, #16]	@ (8001e74 <Stepper_SetStep+0x90>)
 8001e64:	f002 fc02 	bl	800466c <HAL_GPIO_WritePin>
}
 8001e68:	bf00      	nop
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000064 	.word	0x20000064
 8001e74:	40020800 	.word	0x40020800

08001e78 <Stepper_Rotate>:

// Rotate the motor a specified number of steps
void Stepper_Rotate(int stepsCount, int delayMs) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
    int direction = (stepsCount > 0) ? 1 : -1;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	dd01      	ble.n	8001e8c <Stepper_Rotate+0x14>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e001      	b.n	8001e90 <Stepper_Rotate+0x18>
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e90:	60bb      	str	r3, [r7, #8]
    stepsCount = abs(stepsCount);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	bfb8      	it	lt
 8001e98:	425b      	neglt	r3, r3
 8001e9a:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < stepsCount; i++) {
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	e021      	b.n	8001ee6 <Stepper_Rotate+0x6e>
        Stepper_SetStep(stepIndex);
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff9b 	bl	8001de4 <Stepper_SetStep>
        HAL_Delay(delayMs);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f001 fe89 	bl	8003bc8 <HAL_Delay>

        stepIndex += direction;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001ec0:	6013      	str	r3, [r2, #0]
        if (stepIndex >= 8) stepIndex = 0;
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2b07      	cmp	r3, #7
 8001ec8:	dd03      	ble.n	8001ed2 <Stepper_Rotate+0x5a>
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	e006      	b.n	8001ee0 <Stepper_Rotate+0x68>
        else if (stepIndex < 0) stepIndex = 7;
 8001ed2:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	da02      	bge.n	8001ee0 <Stepper_Rotate+0x68>
 8001eda:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <Stepper_Rotate+0x80>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < stepsCount; i++) {
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	dbd9      	blt.n	8001ea2 <Stepper_Rotate+0x2a>
    }
}
 8001eee:	bf00      	nop
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000054 	.word	0x20000054

08001efc <Stepper_Correction>:

// Rotate the motor to correct its direction to all way to the North
void Stepper_Correction(){
 8001efc:	b5b0      	push	{r4, r5, r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
	read_MMC5603();
 8001f02:	f7ff fb7d 	bl	8001600 <read_MMC5603>
	float dir_change = stepper_direction - direction;
 8001f06:	4b54      	ldr	r3, [pc, #336]	@ (8002058 <Stepper_Correction+0x15c>)
 8001f08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f0c:	4b53      	ldr	r3, [pc, #332]	@ (800205c <Stepper_Correction+0x160>)
 8001f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f12:	f7fe f9d9 	bl	80002c8 <__aeabi_dsub>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7fe fe83 	bl	8000c28 <__aeabi_d2f>
 8001f22:	4603      	mov	r3, r0
 8001f24:	607b      	str	r3, [r7, #4]
	if (dir_change > 180) dir_change -= 360;
 8001f26:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f2a:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8002060 <Stepper_Correction+0x164>
 8001f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f36:	dd08      	ble.n	8001f4a <Stepper_Correction+0x4e>
 8001f38:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f3c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002064 <Stepper_Correction+0x168>
 8001f40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f44:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f48:	e010      	b.n	8001f6c <Stepper_Correction+0x70>
	else if (dir_change < -180) dir_change += 360;
 8001f4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f4e:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002068 <Stepper_Correction+0x16c>
 8001f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5a:	d507      	bpl.n	8001f6c <Stepper_Correction+0x70>
 8001f5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f60:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002064 <Stepper_Correction+0x168>
 8001f64:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f68:	edc7 7a01 	vstr	s15, [r7, #4]

	int num_steps = round(dir_change * STEPS_PER_REV / 360);
 8001f6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f70:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800206c <Stepper_Correction+0x170>
 8001f74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f78:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002064 <Stepper_Correction+0x168>
 8001f7c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f80:	ee16 0a90 	vmov	r0, s13
 8001f84:	f7fe fb00 	bl	8000588 <__aeabi_f2d>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	ec43 2b10 	vmov	d0, r2, r3
 8001f90:	f00a ff50 	bl	800ce34 <round>
 8001f94:	ec53 2b10 	vmov	r2, r3, d0
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fdfc 	bl	8000b98 <__aeabi_d2iz>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	603b      	str	r3, [r7, #0]

	stepper_direction -= (double)num_steps * 360 / STEPS_PER_REV;
 8001fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8002058 <Stepper_Correction+0x15c>)
 8001fa6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001faa:	6838      	ldr	r0, [r7, #0]
 8001fac:	f7fe fada 	bl	8000564 <__aeabi_i2d>
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002070 <Stepper_Correction+0x174>)
 8001fb6:	f7fe fb3f 	bl	8000638 <__aeabi_dmul>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4610      	mov	r0, r2
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	4b2b      	ldr	r3, [pc, #172]	@ (8002074 <Stepper_Correction+0x178>)
 8001fc8:	f7fe fc60 	bl	800088c <__aeabi_ddiv>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe f978 	bl	80002c8 <__aeabi_dsub>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	491e      	ldr	r1, [pc, #120]	@ (8002058 <Stepper_Correction+0x15c>)
 8001fde:	e9c1 2300 	strd	r2, r3, [r1]
	if (stepper_direction > 360) stepper_direction -= 360;
 8001fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8002058 <Stepper_Correction+0x15c>)
 8001fe4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	4b20      	ldr	r3, [pc, #128]	@ (8002070 <Stepper_Correction+0x174>)
 8001fee:	f7fe fdb3 	bl	8000b58 <__aeabi_dcmpgt>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00d      	beq.n	8002014 <Stepper_Correction+0x118>
 8001ff8:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <Stepper_Correction+0x15c>)
 8001ffa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <Stepper_Correction+0x174>)
 8002004:	f7fe f960 	bl	80002c8 <__aeabi_dsub>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4912      	ldr	r1, [pc, #72]	@ (8002058 <Stepper_Correction+0x15c>)
 800200e:	e9c1 2300 	strd	r2, r3, [r1]
 8002012:	e018      	b.n	8002046 <Stepper_Correction+0x14a>
	else if (stepper_direction < 0) stepper_direction += 360;
 8002014:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <Stepper_Correction+0x15c>)
 8002016:	e9d3 0100 	ldrd	r0, r1, [r3]
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	f7fe fd7b 	bl	8000b1c <__aeabi_dcmplt>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00c      	beq.n	8002046 <Stepper_Correction+0x14a>
 800202c:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <Stepper_Correction+0x15c>)
 800202e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <Stepper_Correction+0x174>)
 8002038:	f7fe f948 	bl	80002cc <__adddf3>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4905      	ldr	r1, [pc, #20]	@ (8002058 <Stepper_Correction+0x15c>)
 8002042:	e9c1 2300 	strd	r2, r3, [r1]

	Stepper_Rotate(num_steps, 0);
 8002046:	2100      	movs	r1, #0
 8002048:	6838      	ldr	r0, [r7, #0]
 800204a:	f7ff ff15 	bl	8001e78 <Stepper_Rotate>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bdb0      	pop	{r4, r5, r7, pc}
 8002056:	bf00      	nop
 8002058:	20000820 	.word	0x20000820
 800205c:	20000818 	.word	0x20000818
 8002060:	43340000 	.word	0x43340000
 8002064:	43b40000 	.word	0x43b40000
 8002068:	c3340000 	.word	0xc3340000
 800206c:	45800000 	.word	0x45800000
 8002070:	40768000 	.word	0x40768000
 8002074:	40b00000 	.word	0x40b00000

08002078 <set_stepper_north>:

void set_stepper_north(){
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
	stepper_direction = direction;
 800207c:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <set_stepper_north+0x1c>)
 800207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002082:	4905      	ldr	r1, [pc, #20]	@ (8002098 <set_stepper_north+0x20>)
 8002084:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000818 	.word	0x20000818
 8002098:	20000820 	.word	0x20000820

0800209c <calculate_checksum>:

// Xbee and Command Functions ----------------------------------------------------------------
uint8_t calculate_checksum(const char *data) {
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 80020a8:	e006      	b.n	80020b8 <calculate_checksum+0x1c>
		checksum += *data++;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	4413      	add	r3, r2
 80020b6:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f4      	bne.n	80020aa <calculate_checksum+0xe>
	}
	return checksum % 256;
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <send_packet>:

void send_packet(){
 80020d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020d4:	f2ad 5d3c 	subw	sp, sp, #1340	@ 0x53c
 80020d8:	af30      	add	r7, sp, #192	@ 0xc0

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	packet_count += 1;
 80020da:	4b9a      	ldr	r3, [pc, #616]	@ (8002344 <send_packet+0x274>)
 80020dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	4b96      	ldr	r3, [pc, #600]	@ (8002344 <send_packet+0x274>)
 80020ea:	801a      	strh	r2, [r3, #0]

	snprintf(data, sizeof(data),
 80020ec:	4b96      	ldr	r3, [pc, #600]	@ (8002348 <send_packet+0x278>)
 80020ee:	f993 3000 	ldrsb.w	r3, [r3]
 80020f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80020f6:	4b95      	ldr	r3, [pc, #596]	@ (800234c <send_packet+0x27c>)
 80020f8:	f993 3000 	ldrsb.w	r3, [r3]
 80020fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002100:	4b93      	ldr	r3, [pc, #588]	@ (8002350 <send_packet+0x280>)
 8002102:	f993 3000 	ldrsb.w	r3, [r3]
 8002106:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800210a:	4b8e      	ldr	r3, [pc, #568]	@ (8002344 <send_packet+0x274>)
 800210c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002114:	4b8f      	ldr	r3, [pc, #572]	@ (8002354 <send_packet+0x284>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800211a:	4b8f      	ldr	r3, [pc, #572]	@ (8002358 <send_packet+0x288>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa32 	bl	8000588 <__aeabi_f2d>
 8002124:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
 8002128:	4b8c      	ldr	r3, [pc, #560]	@ (800235c <send_packet+0x28c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe fa2b 	bl	8000588 <__aeabi_f2d>
 8002132:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 8002136:	4b8a      	ldr	r3, [pc, #552]	@ (8002360 <send_packet+0x290>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f7fe fa24 	bl	8000588 <__aeabi_f2d>
 8002140:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 8002144:	4b87      	ldr	r3, [pc, #540]	@ (8002364 <send_packet+0x294>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f7fe fa1d 	bl	8000588 <__aeabi_f2d>
 800214e:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002152:	4b85      	ldr	r3, [pc, #532]	@ (8002368 <send_packet+0x298>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe fa16 	bl	8000588 <__aeabi_f2d>
 800215c:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 8002160:	4b82      	ldr	r3, [pc, #520]	@ (800236c <send_packet+0x29c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe fa0f 	bl	8000588 <__aeabi_f2d>
 800216a:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 800216e:	4b80      	ldr	r3, [pc, #512]	@ (8002370 <send_packet+0x2a0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7fe fa08 	bl	8000588 <__aeabi_f2d>
 8002178:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 800217c:	4b7d      	ldr	r3, [pc, #500]	@ (8002374 <send_packet+0x2a4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe fa01 	bl	8000588 <__aeabi_f2d>
 8002186:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 800218a:	4b7b      	ldr	r3, [pc, #492]	@ (8002378 <send_packet+0x2a8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe f9fa 	bl	8000588 <__aeabi_f2d>
 8002194:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8002198:	4b78      	ldr	r3, [pc, #480]	@ (800237c <send_packet+0x2ac>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9f3 	bl	8000588 <__aeabi_f2d>
 80021a2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80021a6:	4b76      	ldr	r3, [pc, #472]	@ (8002380 <send_packet+0x2b0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f9ec 	bl	8000588 <__aeabi_f2d>
 80021b0:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80021b4:	4b73      	ldr	r3, [pc, #460]	@ (8002384 <send_packet+0x2b4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7fe f9e5 	bl	8000588 <__aeabi_f2d>
 80021be:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80021c2:	4b71      	ldr	r3, [pc, #452]	@ (8002388 <send_packet+0x2b8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9de 	bl	8000588 <__aeabi_f2d>
 80021cc:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80021d0:	4b6e      	ldr	r3, [pc, #440]	@ (800238c <send_packet+0x2bc>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fe f9d7 	bl	8000588 <__aeabi_f2d>
 80021da:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80021de:	4b6c      	ldr	r3, [pc, #432]	@ (8002390 <send_packet+0x2c0>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80021e4:	4b6b      	ldr	r3, [pc, #428]	@ (8002394 <send_packet+0x2c4>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	4b6b      	ldr	r3, [pc, #428]	@ (8002398 <send_packet+0x2c8>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	4b6a      	ldr	r3, [pc, #424]	@ (800239c <send_packet+0x2cc>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe f9c7 	bl	8000588 <__aeabi_f2d>
 80021fa:	4682      	mov	sl, r0
 80021fc:	468b      	mov	fp, r1
 80021fe:	4b68      	ldr	r3, [pc, #416]	@ (80023a0 <send_packet+0x2d0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe f9c0 	bl	8000588 <__aeabi_f2d>
 8002208:	4680      	mov	r8, r0
 800220a:	4689      	mov	r9, r1
 800220c:	4b65      	ldr	r3, [pc, #404]	@ (80023a4 <send_packet+0x2d4>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f9b9 	bl	8000588 <__aeabi_f2d>
 8002216:	4604      	mov	r4, r0
 8002218:	460d      	mov	r5, r1
 800221a:	4b63      	ldr	r3, [pc, #396]	@ (80023a8 <send_packet+0x2d8>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	461e      	mov	r6, r3
 8002220:	4b62      	ldr	r3, [pc, #392]	@ (80023ac <send_packet+0x2dc>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	4610      	mov	r0, r2
 8002228:	4619      	mov	r1, r3
 800222a:	f7fe fcb5 	bl	8000b98 <__aeabi_d2iz>
 800222e:	4603      	mov	r3, r0
 8002230:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8002234:	932e      	str	r3, [sp, #184]	@ 0xb8
 8002236:	4b5e      	ldr	r3, [pc, #376]	@ (80023b0 <send_packet+0x2e0>)
 8002238:	932d      	str	r3, [sp, #180]	@ 0xb4
 800223a:	962c      	str	r6, [sp, #176]	@ 0xb0
 800223c:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 8002240:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8002244:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	9224      	str	r2, [sp, #144]	@ 0x90
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	9223      	str	r2, [sp, #140]	@ 0x8c
 8002250:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002252:	9222      	str	r2, [sp, #136]	@ 0x88
 8002254:	ed97 7b02 	vldr	d7, [r7, #8]
 8002258:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 800225c:	ed97 7b04 	vldr	d7, [r7, #16]
 8002260:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 8002264:	ed97 7b06 	vldr	d7, [r7, #24]
 8002268:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 800226c:	ed97 7b08 	vldr	d7, [r7, #32]
 8002270:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8002274:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002278:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 800227c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8002280:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8002284:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8002288:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800228c:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8002290:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8002294:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8002298:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 800229c:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80022a0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80022a4:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80022a8:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80022ac:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80022b0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80022b4:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80022b8:	ed8d 7b08 	vstr	d7, [sp, #32]
 80022bc:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80022c0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80022c4:	4b3b      	ldr	r3, [pc, #236]	@ (80023b4 <send_packet+0x2e4>)
 80022c6:	9305      	str	r3, [sp, #20]
 80022c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80022ca:	9204      	str	r2, [sp, #16]
 80022cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80022d0:	9203      	str	r2, [sp, #12]
 80022d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80022d6:	9202      	str	r2, [sp, #8]
 80022d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80022dc:	9201      	str	r2, [sp, #4]
 80022de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	4b34      	ldr	r3, [pc, #208]	@ (80023b8 <send_packet+0x2e8>)
 80022e6:	4a35      	ldr	r2, [pc, #212]	@ (80023bc <send_packet+0x2ec>)
 80022e8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80022ec:	f007 ff52 	bl	800a194 <sniprintf>
		 mode, state, altitude, temperature, pressure, voltage,
		 gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z, mag_x, mag_y, mag_z,
		 auto_gyro_rotation_rate, gps_time_hr, gps_time_min, gps_time_sec,
		 gps_altitude, gps_latitude, gps_longitude, gps_sats, cmd_echo, (int)direction);

	uint8_t checksum = calculate_checksum(data);
 80022f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff fed1 	bl	800209c <calculate_checksum>
 80022fa:	4603      	mov	r3, r0
 80022fc:	f887 3477 	strb.w	r3, [r7, #1143]	@ 0x477
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8002300:	f897 3477 	ldrb.w	r3, [r7, #1143]	@ 0x477
 8002304:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8002308:	f507 701d 	add.w	r0, r7, #628	@ 0x274
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	4613      	mov	r3, r2
 8002310:	4a2b      	ldr	r2, [pc, #172]	@ (80023c0 <send_packet+0x2f0>)
 8002312:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002316:	f007 ff3d 	bl	800a194 <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 800231a:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800231e:	4618      	mov	r0, r3
 8002320:	f7fd ffc6 	bl	80002b0 <strlen>
 8002324:	4603      	mov	r3, r0
 8002326:	b29a      	uxth	r2, r3
 8002328:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 800232c:	f04f 33ff 	mov.w	r3, #4294967295
 8002330:	4824      	ldr	r0, [pc, #144]	@ (80023c4 <send_packet+0x2f4>)
 8002332:	f005 fb3f 	bl	80079b4 <HAL_UART_Transmit>
}
 8002336:	bf00      	nop
 8002338:	f207 477c 	addw	r7, r7, #1148	@ 0x47c
 800233c:	46bd      	mov	sp, r7
 800233e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002342:	bf00      	nop
 8002344:	200005b0 	.word	0x200005b0
 8002348:	200005ac 	.word	0x200005ac
 800234c:	200005ad 	.word	0x200005ad
 8002350:	200005ae 	.word	0x200005ae
 8002354:	20000000 	.word	0x20000000
 8002358:	200005b4 	.word	0x200005b4
 800235c:	200005b8 	.word	0x200005b8
 8002360:	200005bc 	.word	0x200005bc
 8002364:	200005c0 	.word	0x200005c0
 8002368:	200005c4 	.word	0x200005c4
 800236c:	200005c8 	.word	0x200005c8
 8002370:	200005cc 	.word	0x200005cc
 8002374:	200005d0 	.word	0x200005d0
 8002378:	200005d4 	.word	0x200005d4
 800237c:	200005d8 	.word	0x200005d8
 8002380:	200005dc 	.word	0x200005dc
 8002384:	200005e0 	.word	0x200005e0
 8002388:	200005e4 	.word	0x200005e4
 800238c:	200005e8 	.word	0x200005e8
 8002390:	200005ec 	.word	0x200005ec
 8002394:	200005ed 	.word	0x200005ed
 8002398:	200005ee 	.word	0x200005ee
 800239c:	200005f0 	.word	0x200005f0
 80023a0:	200005f4 	.word	0x200005f4
 80023a4:	200005f8 	.word	0x200005f8
 80023a8:	200005fc 	.word	0x200005fc
 80023ac:	20000818 	.word	0x20000818
 80023b0:	20000014 	.word	0x20000014
 80023b4:	20000004 	.word	0x20000004
 80023b8:	0800da78 	.word	0x0800da78
 80023bc:	0800db84 	.word	0x0800db84
 80023c0:	0800dc0c 	.word	0x0800dc0c
 80023c4:	20000564 	.word	0x20000564

080023c8 <send_mmc_plot_packet>:

void send_mmc_plot_packet(){
 80023c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023cc:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 80023d0:	af12      	add	r7, sp, #72	@ 0x48

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	snprintf(data, sizeof(data),
 80023d2:	4b45      	ldr	r3, [pc, #276]	@ (80024e8 <send_mmc_plot_packet+0x120>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe f8d6 	bl	8000588 <__aeabi_f2d>
 80023dc:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80023e0:	4b42      	ldr	r3, [pc, #264]	@ (80024ec <send_mmc_plot_packet+0x124>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f8cf 	bl	8000588 <__aeabi_f2d>
 80023ea:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80023ee:	4b40      	ldr	r3, [pc, #256]	@ (80024f0 <send_mmc_plot_packet+0x128>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f8c8 	bl	8000588 <__aeabi_f2d>
 80023f8:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80023fc:	4b3d      	ldr	r3, [pc, #244]	@ (80024f4 <send_mmc_plot_packet+0x12c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe f8c1 	bl	8000588 <__aeabi_f2d>
 8002406:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800240a:	4b3b      	ldr	r3, [pc, #236]	@ (80024f8 <send_mmc_plot_packet+0x130>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe f8ba 	bl	8000588 <__aeabi_f2d>
 8002414:	e9c7 0100 	strd	r0, r1, [r7]
 8002418:	4b38      	ldr	r3, [pc, #224]	@ (80024fc <send_mmc_plot_packet+0x134>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8b3 	bl	8000588 <__aeabi_f2d>
 8002422:	4682      	mov	sl, r0
 8002424:	468b      	mov	fp, r1
 8002426:	4b36      	ldr	r3, [pc, #216]	@ (8002500 <send_mmc_plot_packet+0x138>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe f8ac 	bl	8000588 <__aeabi_f2d>
 8002430:	4680      	mov	r8, r0
 8002432:	4689      	mov	r9, r1
 8002434:	4b33      	ldr	r3, [pc, #204]	@ (8002504 <send_mmc_plot_packet+0x13c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe f8a5 	bl	8000588 <__aeabi_f2d>
 800243e:	4604      	mov	r4, r0
 8002440:	460d      	mov	r5, r1
 8002442:	4b31      	ldr	r3, [pc, #196]	@ (8002508 <send_mmc_plot_packet+0x140>)
 8002444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002448:	4610      	mov	r0, r2
 800244a:	4619      	mov	r1, r3
 800244c:	f7fe fba4 	bl	8000b98 <__aeabi_d2iz>
 8002450:	4603      	mov	r3, r0
 8002452:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002456:	9310      	str	r3, [sp, #64]	@ 0x40
 8002458:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 800245c:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8002460:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8002464:	ed97 7b00 	vldr	d7, [r7]
 8002468:	ed8d 7b08 	vstr	d7, [sp, #32]
 800246c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002470:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002474:	ed97 7b04 	vldr	d7, [r7, #16]
 8002478:	ed8d 7b04 	vstr	d7, [sp, #16]
 800247c:	ed97 7b06 	vldr	d7, [r7, #24]
 8002480:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002484:	ed97 7b08 	vldr	d7, [r7, #32]
 8002488:	ed8d 7b00 	vstr	d7, [sp]
 800248c:	4a1f      	ldr	r2, [pc, #124]	@ (800250c <send_mmc_plot_packet+0x144>)
 800248e:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002492:	f007 fe7f 	bl	800a194 <sniprintf>
		"%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%d",
		 mag_x, mag_y, mag_x_offset, mag_y_offset, mag_x_min, mag_x_max, mag_y_min, mag_y_max, (int)direction);

	uint8_t checksum = calculate_checksum(data);
 8002496:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fdfe 	bl	800209c <calculate_checksum>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 80024a6:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 80024aa:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80024ae:	f507 7003 	add.w	r0, r7, #524	@ 0x20c
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	4613      	mov	r3, r2
 80024b6:	4a16      	ldr	r2, [pc, #88]	@ (8002510 <send_mmc_plot_packet+0x148>)
 80024b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024bc:	f007 fe6a 	bl	800a194 <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 80024c0:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fd fef3 	bl	80002b0 <strlen>
 80024ca:	4603      	mov	r3, r0
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
 80024d6:	480f      	ldr	r0, [pc, #60]	@ (8002514 <send_mmc_plot_packet+0x14c>)
 80024d8:	f005 fa6c 	bl	80079b4 <HAL_UART_Transmit>
}
 80024dc:	bf00      	nop
 80024de:	f507 6782 	add.w	r7, r7, #1040	@ 0x410
 80024e2:	46bd      	mov	sp, r7
 80024e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024e8:	200005dc 	.word	0x200005dc
 80024ec:	200005e0 	.word	0x200005e0
 80024f0:	20000974 	.word	0x20000974
 80024f4:	20000978 	.word	0x20000978
 80024f8:	20000980 	.word	0x20000980
 80024fc:	2000098c 	.word	0x2000098c
 8002500:	20000984 	.word	0x20000984
 8002504:	20000058 	.word	0x20000058
 8002508:	20000818 	.word	0x20000818
 800250c:	0800dc14 	.word	0x0800dc14
 8002510:	0800dc0c 	.word	0x0800dc0c
 8002514:	20000564 	.word	0x20000564

08002518 <reset_delta_buffer>:

void reset_delta_buffer(){
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
	for(int i = 0; i < DELTA_BUFFER_SIZE; ++i){
 800251e:	2300      	movs	r3, #0
 8002520:	607b      	str	r3, [r7, #4]
 8002522:	e009      	b.n	8002538 <reset_delta_buffer+0x20>
		delta_buffer[i] = 0;
 8002524:	4a09      	ldr	r2, [pc, #36]	@ (800254c <reset_delta_buffer+0x34>)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < DELTA_BUFFER_SIZE; ++i){
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3301      	adds	r3, #1
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b04      	cmp	r3, #4
 800253c:	ddf2      	ble.n	8002524 <reset_delta_buffer+0xc>
	}
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	2000095c 	.word	0x2000095c

08002550 <handle_state>:

void handle_state(){
 8002550:	b5b0      	push	{r4, r5, r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
	// States: LAUNCH_PAD,ASCENT, APOGEE, DESCENT, PROBE_RELEASE, LANDED
	float noise_threshold = 0.75;
 8002556:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 800255a:	60fb      	str	r3, [r7, #12]
	float landing_threshold = 0.2;
 800255c:	4b91      	ldr	r3, [pc, #580]	@ (80027a4 <handle_state+0x254>)
 800255e:	60bb      	str	r3, [r7, #8]

	float delta = altitude - prev_alt;
 8002560:	4b91      	ldr	r3, [pc, #580]	@ (80027a8 <handle_state+0x258>)
 8002562:	ed93 7a00 	vldr	s14, [r3]
 8002566:	4b91      	ldr	r3, [pc, #580]	@ (80027ac <handle_state+0x25c>)
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002570:	edc7 7a01 	vstr	s15, [r7, #4]

	// Update delta buffer
	delta_buffer[delta_index] = delta;
 8002574:	4b8e      	ldr	r3, [pc, #568]	@ (80027b0 <handle_state+0x260>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a8e      	ldr	r2, [pc, #568]	@ (80027b4 <handle_state+0x264>)
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	601a      	str	r2, [r3, #0]
	delta_index = (delta_index + 1) % DELTA_BUFFER_SIZE;  // Circular buffer index
 8002582:	4b8b      	ldr	r3, [pc, #556]	@ (80027b0 <handle_state+0x260>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	1c59      	adds	r1, r3, #1
 8002588:	4b8b      	ldr	r3, [pc, #556]	@ (80027b8 <handle_state+0x268>)
 800258a:	fb83 2301 	smull	r2, r3, r3, r1
 800258e:	105a      	asrs	r2, r3, #1
 8002590:	17cb      	asrs	r3, r1, #31
 8002592:	1ad2      	subs	r2, r2, r3
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	1aca      	subs	r2, r1, r3
 800259c:	4b84      	ldr	r3, [pc, #528]	@ (80027b0 <handle_state+0x260>)
 800259e:	601a      	str	r2, [r3, #0]

	// Compute rolling average of deltas
	float avg_delta = 0;
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < DELTA_BUFFER_SIZE; i++) {
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	e00e      	b.n	80025ca <handle_state+0x7a>
		avg_delta += delta_buffer[i];
 80025ac:	4a81      	ldr	r2, [pc, #516]	@ (80027b4 <handle_state+0x264>)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	edd3 7a00 	vldr	s15, [r3]
 80025b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80025bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025c0:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int i = 0; i < DELTA_BUFFER_SIZE; i++) {
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	3301      	adds	r3, #1
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	dded      	ble.n	80025ac <handle_state+0x5c>
	}
	avg_delta /= DELTA_BUFFER_SIZE;  // Take the average
 80025d0:	ed97 7a05 	vldr	s14, [r7, #20]
 80025d4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80025d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025dc:	edc7 7a05 	vstr	s15, [r7, #20]

	if (strncmp(state, "LAUNCH_PAD", strlen("LAUNCH_PAD")) == 0){
 80025e0:	220a      	movs	r2, #10
 80025e2:	4976      	ldr	r1, [pc, #472]	@ (80027bc <handle_state+0x26c>)
 80025e4:	4876      	ldr	r0, [pc, #472]	@ (80027c0 <handle_state+0x270>)
 80025e6:	f007 fe63 	bl	800a2b0 <strncmp>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d116      	bne.n	800261e <handle_state+0xce>
		if (avg_delta > noise_threshold){
 80025f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80025f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002600:	f340 80c7 	ble.w	8002792 <handle_state+0x242>
			memset(state, 0, sizeof(state));
 8002604:	220e      	movs	r2, #14
 8002606:	2100      	movs	r1, #0
 8002608:	486d      	ldr	r0, [pc, #436]	@ (80027c0 <handle_state+0x270>)
 800260a:	f007 fe3a 	bl	800a282 <memset>
			strncpy(state, "ASCENDING", strlen("ASCENDING"));
 800260e:	4b6c      	ldr	r3, [pc, #432]	@ (80027c0 <handle_state+0x270>)
 8002610:	4a6c      	ldr	r2, [pc, #432]	@ (80027c4 <handle_state+0x274>)
 8002612:	ca07      	ldmia	r2, {r0, r1, r2}
 8002614:	c303      	stmia	r3!, {r0, r1}
 8002616:	701a      	strb	r2, [r3, #0]
			store_flash_data();
 8002618:	f7fe fdb0 	bl	800117c <store_flash_data>
 800261c:	e0b9      	b.n	8002792 <handle_state+0x242>
		}
	}
	else if (strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0){
 800261e:	2209      	movs	r2, #9
 8002620:	4968      	ldr	r1, [pc, #416]	@ (80027c4 <handle_state+0x274>)
 8002622:	4867      	ldr	r0, [pc, #412]	@ (80027c0 <handle_state+0x270>)
 8002624:	f007 fe44 	bl	800a2b0 <strncmp>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d11a      	bne.n	8002664 <handle_state+0x114>
		if (avg_delta < -noise_threshold){
 800262e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002632:	eef1 7a67 	vneg.f32	s15, s15
 8002636:	ed97 7a05 	vldr	s14, [r7, #20]
 800263a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800263e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002642:	f140 80a6 	bpl.w	8002792 <handle_state+0x242>
			memset(state, 0, sizeof(state));
 8002646:	220e      	movs	r2, #14
 8002648:	2100      	movs	r1, #0
 800264a:	485d      	ldr	r0, [pc, #372]	@ (80027c0 <handle_state+0x270>)
 800264c:	f007 fe19 	bl	800a282 <memset>
			strncpy(state, "APOGEE", strlen("APOGEE"));
 8002650:	4b5b      	ldr	r3, [pc, #364]	@ (80027c0 <handle_state+0x270>)
 8002652:	4a5d      	ldr	r2, [pc, #372]	@ (80027c8 <handle_state+0x278>)
 8002654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002658:	6018      	str	r0, [r3, #0]
 800265a:	3304      	adds	r3, #4
 800265c:	8019      	strh	r1, [r3, #0]
			store_flash_data();
 800265e:	f7fe fd8d 	bl	800117c <store_flash_data>
 8002662:	e096      	b.n	8002792 <handle_state+0x242>
		}
	}
	else if (strncmp(state, "APOGEE", strlen("APOGEE")) == 0){
 8002664:	2206      	movs	r2, #6
 8002666:	4958      	ldr	r1, [pc, #352]	@ (80027c8 <handle_state+0x278>)
 8002668:	4855      	ldr	r0, [pc, #340]	@ (80027c0 <handle_state+0x270>)
 800266a:	f007 fe21 	bl	800a2b0 <strncmp>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d110      	bne.n	8002696 <handle_state+0x146>
		memset(state, 0, sizeof(state));
 8002674:	220e      	movs	r2, #14
 8002676:	2100      	movs	r1, #0
 8002678:	4851      	ldr	r0, [pc, #324]	@ (80027c0 <handle_state+0x270>)
 800267a:	f007 fe02 	bl	800a282 <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 800267e:	4b50      	ldr	r3, [pc, #320]	@ (80027c0 <handle_state+0x270>)
 8002680:	4a52      	ldr	r2, [pc, #328]	@ (80027cc <handle_state+0x27c>)
 8002682:	ca07      	ldmia	r2, {r0, r1, r2}
 8002684:	c303      	stmia	r3!, {r0, r1}
 8002686:	801a      	strh	r2, [r3, #0]
		apogee_altitude = altitude;
 8002688:	4b47      	ldr	r3, [pc, #284]	@ (80027a8 <handle_state+0x258>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a50      	ldr	r2, [pc, #320]	@ (80027d0 <handle_state+0x280>)
 800268e:	6013      	str	r3, [r2, #0]
		store_flash_data();
 8002690:	f7fe fd74 	bl	800117c <store_flash_data>
 8002694:	e07d      	b.n	8002792 <handle_state+0x242>
	}
	else if (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0){
 8002696:	220a      	movs	r2, #10
 8002698:	494c      	ldr	r1, [pc, #304]	@ (80027cc <handle_state+0x27c>)
 800269a:	4849      	ldr	r0, [pc, #292]	@ (80027c0 <handle_state+0x270>)
 800269c:	f007 fe08 	bl	800a2b0 <strncmp>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d154      	bne.n	8002750 <handle_state+0x200>
		if (altitude <= apogee_altitude * 0.75 && !payload_released){
 80026a6:	4b40      	ldr	r3, [pc, #256]	@ (80027a8 <handle_state+0x258>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd ff6c 	bl	8000588 <__aeabi_f2d>
 80026b0:	4604      	mov	r4, r0
 80026b2:	460d      	mov	r5, r1
 80026b4:	4b46      	ldr	r3, [pc, #280]	@ (80027d0 <handle_state+0x280>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd ff65 	bl	8000588 <__aeabi_f2d>
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	4b44      	ldr	r3, [pc, #272]	@ (80027d4 <handle_state+0x284>)
 80026c4:	f7fd ffb8 	bl	8000638 <__aeabi_dmul>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4620      	mov	r0, r4
 80026ce:	4629      	mov	r1, r5
 80026d0:	f7fe fa2e 	bl	8000b30 <__aeabi_dcmple>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d017      	beq.n	800270a <handle_state+0x1ba>
 80026da:	4b3f      	ldr	r3, [pc, #252]	@ (80027d8 <handle_state+0x288>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d113      	bne.n	800270a <handle_state+0x1ba>
			memset(state, 0, sizeof(state));
 80026e2:	220e      	movs	r2, #14
 80026e4:	2100      	movs	r1, #0
 80026e6:	4836      	ldr	r0, [pc, #216]	@ (80027c0 <handle_state+0x270>)
 80026e8:	f007 fdcb 	bl	800a282 <memset>
			strncpy(state, "PROBE_RELEASE", strlen("PROBE_RELEASE"));
 80026ec:	4a34      	ldr	r2, [pc, #208]	@ (80027c0 <handle_state+0x270>)
 80026ee:	4b3b      	ldr	r3, [pc, #236]	@ (80027dc <handle_state+0x28c>)
 80026f0:	4614      	mov	r4, r2
 80026f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f4:	c407      	stmia	r4!, {r0, r1, r2}
 80026f6:	7023      	strb	r3, [r4, #0]
			// Deploy Auto Gyro
			Set_Servo_Angle(SERVO_ANGLE_OPEN);
 80026f8:	2087      	movs	r0, #135	@ 0x87
 80026fa:	f7fe fcbf 	bl	800107c <Set_Servo_Angle>
			payload_released = true;
 80026fe:	4b36      	ldr	r3, [pc, #216]	@ (80027d8 <handle_state+0x288>)
 8002700:	2201      	movs	r2, #1
 8002702:	701a      	strb	r2, [r3, #0]
			north_cam_on = true;
 8002704:	4b36      	ldr	r3, [pc, #216]	@ (80027e0 <handle_state+0x290>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
		}
		if (abs(avg_delta) < landing_threshold){
 800270a:	edd7 7a05 	vldr	s15, [r7, #20]
 800270e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002712:	ee17 3a90 	vmov	r3, s15
 8002716:	2b00      	cmp	r3, #0
 8002718:	bfb8      	it	lt
 800271a:	425b      	neglt	r3, r3
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002724:	ed97 7a02 	vldr	s14, [r7, #8]
 8002728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002730:	dd2f      	ble.n	8002792 <handle_state+0x242>
			memset(state, 0, sizeof(state));
 8002732:	220e      	movs	r2, #14
 8002734:	2100      	movs	r1, #0
 8002736:	4822      	ldr	r0, [pc, #136]	@ (80027c0 <handle_state+0x270>)
 8002738:	f007 fda3 	bl	800a282 <memset>
			strncpy(state, "LANDED", strlen("LANDED"));
 800273c:	4b20      	ldr	r3, [pc, #128]	@ (80027c0 <handle_state+0x270>)
 800273e:	4a29      	ldr	r2, [pc, #164]	@ (80027e4 <handle_state+0x294>)
 8002740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002744:	6018      	str	r0, [r3, #0]
 8002746:	3304      	adds	r3, #4
 8002748:	8019      	strh	r1, [r3, #0]
			store_flash_data();
 800274a:	f7fe fd17 	bl	800117c <store_flash_data>
 800274e:	e020      	b.n	8002792 <handle_state+0x242>
		}
	}
	else if (strncmp(state, "PROBE_RELEASE", strlen("PROBE_RELEASE")) == 0){
 8002750:	220d      	movs	r2, #13
 8002752:	4922      	ldr	r1, [pc, #136]	@ (80027dc <handle_state+0x28c>)
 8002754:	481a      	ldr	r0, [pc, #104]	@ (80027c0 <handle_state+0x270>)
 8002756:	f007 fdab 	bl	800a2b0 <strncmp>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10a      	bne.n	8002776 <handle_state+0x226>
		memset(state, 0, sizeof(state));
 8002760:	220e      	movs	r2, #14
 8002762:	2100      	movs	r1, #0
 8002764:	4816      	ldr	r0, [pc, #88]	@ (80027c0 <handle_state+0x270>)
 8002766:	f007 fd8c 	bl	800a282 <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <handle_state+0x270>)
 800276c:	4a17      	ldr	r2, [pc, #92]	@ (80027cc <handle_state+0x27c>)
 800276e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002770:	c303      	stmia	r3!, {r0, r1}
 8002772:	801a      	strh	r2, [r3, #0]
 8002774:	e00d      	b.n	8002792 <handle_state+0x242>
	}
	else if (strncmp(state, "LANDED", strlen("LANDED")) == 0){
 8002776:	2206      	movs	r2, #6
 8002778:	491a      	ldr	r1, [pc, #104]	@ (80027e4 <handle_state+0x294>)
 800277a:	4811      	ldr	r0, [pc, #68]	@ (80027c0 <handle_state+0x270>)
 800277c:	f007 fd98 	bl	800a2b0 <strncmp>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d105      	bne.n	8002792 <handle_state+0x242>
		// stop telemetry transmission
		telemetry_status = 0;
 8002786:	4b18      	ldr	r3, [pc, #96]	@ (80027e8 <handle_state+0x298>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
		// Turn off north cam
		north_cam_on = false;
 800278c:	4b14      	ldr	r3, [pc, #80]	@ (80027e0 <handle_state+0x290>)
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
	}

	prev_alt = altitude;
 8002792:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <handle_state+0x258>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a05      	ldr	r2, [pc, #20]	@ (80027ac <handle_state+0x25c>)
 8002798:	6013      	str	r3, [r2, #0]
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bdb0      	pop	{r4, r5, r7, pc}
 80027a2:	bf00      	nop
 80027a4:	3e4ccccd 	.word	0x3e4ccccd
 80027a8:	200005b4 	.word	0x200005b4
 80027ac:	20000958 	.word	0x20000958
 80027b0:	20000970 	.word	0x20000970
 80027b4:	2000095c 	.word	0x2000095c
 80027b8:	66666667 	.word	0x66666667
 80027bc:	0800dc40 	.word	0x0800dc40
 80027c0:	20000004 	.word	0x20000004
 80027c4:	0800dc4c 	.word	0x0800dc4c
 80027c8:	0800dc58 	.word	0x0800dc58
 80027cc:	0800dc60 	.word	0x0800dc60
 80027d0:	20000a9c 	.word	0x20000a9c
 80027d4:	3fe80000 	.word	0x3fe80000
 80027d8:	20000aa0 	.word	0x20000aa0
 80027dc:	0800dc6c 	.word	0x0800dc6c
 80027e0:	20000828 	.word	0x20000828
 80027e4:	0800dc7c 	.word	0x0800dc7c
 80027e8:	20000060 	.word	0x20000060

080027ec <read_transmit_telemetry>:

void read_transmit_telemetry (){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	if (mode == 'F') {
 80027f0:	4b04      	ldr	r3, [pc, #16]	@ (8002804 <read_transmit_telemetry+0x18>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b46      	cmp	r3, #70	@ 0x46
 80027f6:	d101      	bne.n	80027fc <read_transmit_telemetry+0x10>
		read_sensors();
 80027f8:	f7ff fa3c 	bl	8001c74 <read_sensors>
	}

	send_packet();
 80027fc:	f7ff fc68 	bl	80020d0 <send_packet>
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000000 	.word	0x20000000

08002808 <set_cmd_echo>:

void set_cmd_echo(const char *cmd)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	memset(cmd_echo, '\0', sizeof(cmd_echo));
 8002810:	2240      	movs	r2, #64	@ 0x40
 8002812:	2100      	movs	r1, #0
 8002814:	4807      	ldr	r0, [pc, #28]	@ (8002834 <set_cmd_echo+0x2c>)
 8002816:	f007 fd34 	bl	800a282 <memset>
	strncpy(cmd_echo, cmd, strlen(cmd));
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7fd fd48 	bl	80002b0 <strlen>
 8002820:	4603      	mov	r3, r0
 8002822:	461a      	mov	r2, r3
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4803      	ldr	r0, [pc, #12]	@ (8002834 <set_cmd_echo+0x2c>)
 8002828:	f007 fd54 	bl	800a2d4 <strncpy>
}
 800282c:	bf00      	nop
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000014 	.word	0x20000014

08002838 <handle_command>:

void handle_command(const char *cmd) {
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	@ 0x28
 800283c:	af02      	add	r7, sp, #8
 800283e:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 8002840:	48b8      	ldr	r0, [pc, #736]	@ (8002b24 <handle_command+0x2ec>)
 8002842:	f7fd fd35 	bl	80002b0 <strlen>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	49b6      	ldr	r1, [pc, #728]	@ (8002b24 <handle_command+0x2ec>)
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f007 fd2f 	bl	800a2b0 <strncmp>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d12a      	bne.n	80028ae <handle_command+0x76>

		// disable
		if (cmd[13] == 'D'){
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	330d      	adds	r3, #13
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b44      	cmp	r3, #68	@ 0x44
 8002860:	d108      	bne.n	8002874 <handle_command+0x3c>
			set_cmd_echo("SIMDISABLE");
 8002862:	48b1      	ldr	r0, [pc, #708]	@ (8002b28 <handle_command+0x2f0>)
 8002864:	f7ff ffd0 	bl	8002808 <set_cmd_echo>
			mode = 'F';
 8002868:	4bb0      	ldr	r3, [pc, #704]	@ (8002b2c <handle_command+0x2f4>)
 800286a:	2246      	movs	r2, #70	@ 0x46
 800286c:	701a      	strb	r2, [r3, #0]
			sim_enabled = false;
 800286e:	4bb0      	ldr	r3, [pc, #704]	@ (8002b30 <handle_command+0x2f8>)
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
		}

		// enable
		if (cmd[13] == 'E'){
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	330d      	adds	r3, #13
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	2b45      	cmp	r3, #69	@ 0x45
 800287c:	d105      	bne.n	800288a <handle_command+0x52>
			set_cmd_echo("SIMENABLE");
 800287e:	48ad      	ldr	r0, [pc, #692]	@ (8002b34 <handle_command+0x2fc>)
 8002880:	f7ff ffc2 	bl	8002808 <set_cmd_echo>
			sim_enabled = true;
 8002884:	4baa      	ldr	r3, [pc, #680]	@ (8002b30 <handle_command+0x2f8>)
 8002886:	2201      	movs	r2, #1
 8002888:	701a      	strb	r2, [r3, #0]
		}

		// activate
		if (cmd[13] == 'A' && sim_enabled == true){
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	330d      	adds	r3, #13
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b41      	cmp	r3, #65	@ 0x41
 8002892:	f040 8268 	bne.w	8002d66 <handle_command+0x52e>
 8002896:	4ba6      	ldr	r3, [pc, #664]	@ (8002b30 <handle_command+0x2f8>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b01      	cmp	r3, #1
 800289c:	f040 8263 	bne.w	8002d66 <handle_command+0x52e>
			mode = 'S';
 80028a0:	4ba2      	ldr	r3, [pc, #648]	@ (8002b2c <handle_command+0x2f4>)
 80028a2:	2253      	movs	r2, #83	@ 0x53
 80028a4:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("SIMACTIVATE");
 80028a6:	48a4      	ldr	r0, [pc, #656]	@ (8002b38 <handle_command+0x300>)
 80028a8:	f7ff ffae 	bl	8002808 <set_cmd_echo>
		// Update variable
		set_cmd_echo("RST");
		reset_state();
		sim_enabled = false;
	}
}
 80028ac:	e25b      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 80028ae:	48a3      	ldr	r0, [pc, #652]	@ (8002b3c <handle_command+0x304>)
 80028b0:	f7fd fcfe 	bl	80002b0 <strlen>
 80028b4:	4603      	mov	r3, r0
 80028b6:	461a      	mov	r2, r3
 80028b8:	49a0      	ldr	r1, [pc, #640]	@ (8002b3c <handle_command+0x304>)
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f007 fcf8 	bl	800a2b0 <strncmp>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d157      	bne.n	8002976 <handle_command+0x13e>
		if (mode == 'S') {
 80028c6:	4b99      	ldr	r3, [pc, #612]	@ (8002b2c <handle_command+0x2f4>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b53      	cmp	r3, #83	@ 0x53
 80028cc:	d14f      	bne.n	800296e <handle_command+0x136>
			strncpy(pressure_str, &cmd[14], 6);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f103 010e 	add.w	r1, r3, #14
 80028d4:	f107 0318 	add.w	r3, r7, #24
 80028d8:	2206      	movs	r2, #6
 80028da:	4618      	mov	r0, r3
 80028dc:	f007 fcfa 	bl	800a2d4 <strncpy>
			pressure_str[6] = '\0';
 80028e0:	2300      	movs	r3, #0
 80028e2:	77bb      	strb	r3, [r7, #30]
			read_sensors();
 80028e4:	f7ff f9c6 	bl	8001c74 <read_sensors>
			pressure = atof(pressure_str)/1000;
 80028e8:	f107 0318 	add.w	r3, r7, #24
 80028ec:	4618      	mov	r0, r3
 80028ee:	f006 f89d 	bl	8008a2c <atof>
 80028f2:	ec51 0b10 	vmov	r0, r1, d0
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	4b91      	ldr	r3, [pc, #580]	@ (8002b40 <handle_command+0x308>)
 80028fc:	f7fd ffc6 	bl	800088c <__aeabi_ddiv>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	4610      	mov	r0, r2
 8002906:	4619      	mov	r1, r3
 8002908:	f7fe f98e 	bl	8000c28 <__aeabi_d2f>
 800290c:	4603      	mov	r3, r0
 800290e:	4a8d      	ldr	r2, [pc, #564]	@ (8002b44 <handle_command+0x30c>)
 8002910:	6013      	str	r3, [r2, #0]
			altitude = calculate_altitude(pressure);
 8002912:	4b8c      	ldr	r3, [pc, #560]	@ (8002b44 <handle_command+0x30c>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	eeb0 0a67 	vmov.f32	s0, s15
 800291c:	f7fe fe1c 	bl	8001558 <calculate_altitude>
 8002920:	eef0 7a40 	vmov.f32	s15, s0
 8002924:	4b88      	ldr	r3, [pc, #544]	@ (8002b48 <handle_command+0x310>)
 8002926:	edc3 7a00 	vstr	s15, [r3]
			char temp[12] = "SIMP";
 800292a:	4a88      	ldr	r2, [pc, #544]	@ (8002b4c <handle_command+0x314>)
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002934:	6018      	str	r0, [r3, #0]
 8002936:	3304      	adds	r3, #4
 8002938:	7019      	strb	r1, [r3, #0]
 800293a:	f107 0311 	add.w	r3, r7, #17
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 8002946:	f107 0218 	add.w	r2, r7, #24
 800294a:	f107 030c 	add.w	r3, r7, #12
 800294e:	4611      	mov	r1, r2
 8002950:	4618      	mov	r0, r3
 8002952:	f007 fc9e 	bl	800a292 <strcat>
			set_cmd_echo(temp);
 8002956:	f107 030c 	add.w	r3, r7, #12
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff ff54 	bl	8002808 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8002960:	f107 0318 	add.w	r3, r7, #24
 8002964:	2207      	movs	r2, #7
 8002966:	2100      	movs	r1, #0
 8002968:	4618      	mov	r0, r3
 800296a:	f007 fc8a 	bl	800a282 <memset>
		sim_enabled = false;
 800296e:	4b70      	ldr	r3, [pc, #448]	@ (8002b30 <handle_command+0x2f8>)
 8002970:	2200      	movs	r2, #0
 8002972:	701a      	strb	r2, [r3, #0]
}
 8002974:	e1f7      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8002976:	4876      	ldr	r0, [pc, #472]	@ (8002b50 <handle_command+0x318>)
 8002978:	f7fd fc9a 	bl	80002b0 <strlen>
 800297c:	4603      	mov	r3, r0
 800297e:	461a      	mov	r2, r3
 8002980:	4973      	ldr	r1, [pc, #460]	@ (8002b50 <handle_command+0x318>)
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f007 fc94 	bl	800a2b0 <strncmp>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d17a      	bne.n	8002a84 <handle_command+0x24c>
		if (cmd[12]=='G') {
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	330c      	adds	r3, #12
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b47      	cmp	r3, #71	@ 0x47
 8002996:	d112      	bne.n	80029be <handle_command+0x186>
			mission_time_hr = (int16_t)gps_time_hr;
 8002998:	4b6e      	ldr	r3, [pc, #440]	@ (8002b54 <handle_command+0x31c>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b25a      	sxtb	r2, r3
 800299e:	4b6e      	ldr	r3, [pc, #440]	@ (8002b58 <handle_command+0x320>)
 80029a0:	701a      	strb	r2, [r3, #0]
			mission_time_min = (int16_t)gps_time_min;
 80029a2:	4b6e      	ldr	r3, [pc, #440]	@ (8002b5c <handle_command+0x324>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	b25a      	sxtb	r2, r3
 80029a8:	4b6d      	ldr	r3, [pc, #436]	@ (8002b60 <handle_command+0x328>)
 80029aa:	701a      	strb	r2, [r3, #0]
			mission_time_sec = (int16_t)gps_time_sec;
 80029ac:	4b6d      	ldr	r3, [pc, #436]	@ (8002b64 <handle_command+0x32c>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	b25a      	sxtb	r2, r3
 80029b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002b68 <handle_command+0x330>)
 80029b4:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("STGPS");
 80029b6:	486d      	ldr	r0, [pc, #436]	@ (8002b6c <handle_command+0x334>)
 80029b8:	f7ff ff26 	bl	8002808 <set_cmd_echo>
 80029bc:	e05f      	b.n	8002a7e <handle_command+0x246>
			memset(temp, 0, sizeof(temp));
 80029be:	f107 0308 	add.w	r3, r7, #8
 80029c2:	2203      	movs	r2, #3
 80029c4:	2100      	movs	r1, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f007 fc5b 	bl	800a282 <memset>
			temp[0] = cmd[12];
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	330c      	adds	r3, #12
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	330d      	adds	r3, #13
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	727b      	strb	r3, [r7, #9]
			mission_time_hr = atoi(temp);
 80029dc:	f107 0308 	add.w	r3, r7, #8
 80029e0:	4618      	mov	r0, r3
 80029e2:	f006 f826 	bl	8008a32 <atoi>
 80029e6:	4603      	mov	r3, r0
 80029e8:	b25a      	sxtb	r2, r3
 80029ea:	4b5b      	ldr	r3, [pc, #364]	@ (8002b58 <handle_command+0x320>)
 80029ec:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 80029ee:	f107 0308 	add.w	r3, r7, #8
 80029f2:	2203      	movs	r2, #3
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f007 fc43 	bl	800a282 <memset>
			temp[0] = cmd[15];
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	330f      	adds	r3, #15
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3310      	adds	r3, #16
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	727b      	strb	r3, [r7, #9]
			mission_time_min = atoi(temp);
 8002a0c:	f107 0308 	add.w	r3, r7, #8
 8002a10:	4618      	mov	r0, r3
 8002a12:	f006 f80e 	bl	8008a32 <atoi>
 8002a16:	4603      	mov	r3, r0
 8002a18:	b25a      	sxtb	r2, r3
 8002a1a:	4b51      	ldr	r3, [pc, #324]	@ (8002b60 <handle_command+0x328>)
 8002a1c:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8002a1e:	f107 0308 	add.w	r3, r7, #8
 8002a22:	2203      	movs	r2, #3
 8002a24:	2100      	movs	r1, #0
 8002a26:	4618      	mov	r0, r3
 8002a28:	f007 fc2b 	bl	800a282 <memset>
			temp[0] = cmd[18];
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3312      	adds	r3, #18
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3313      	adds	r3, #19
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	727b      	strb	r3, [r7, #9]
			mission_time_sec = atoi(temp);
 8002a3c:	f107 0308 	add.w	r3, r7, #8
 8002a40:	4618      	mov	r0, r3
 8002a42:	f005 fff6 	bl	8008a32 <atoi>
 8002a46:	4603      	mov	r3, r0
 8002a48:	b25a      	sxtb	r2, r3
 8002a4a:	4b47      	ldr	r3, [pc, #284]	@ (8002b68 <handle_command+0x330>)
 8002a4c:	701a      	strb	r2, [r3, #0]
			memset(cmd_echo, '\0', sizeof(cmd_echo));
 8002a4e:	2240      	movs	r2, #64	@ 0x40
 8002a50:	2100      	movs	r1, #0
 8002a52:	4847      	ldr	r0, [pc, #284]	@ (8002b70 <handle_command+0x338>)
 8002a54:	f007 fc15 	bl	800a282 <memset>
			snprintf(cmd_echo, 11, "ST%02d:%02d:%02d", mission_time_hr, mission_time_min, mission_time_sec);
 8002a58:	4b3f      	ldr	r3, [pc, #252]	@ (8002b58 <handle_command+0x320>)
 8002a5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4b3f      	ldr	r3, [pc, #252]	@ (8002b60 <handle_command+0x328>)
 8002a62:	f993 3000 	ldrsb.w	r3, [r3]
 8002a66:	461a      	mov	r2, r3
 8002a68:	4b3f      	ldr	r3, [pc, #252]	@ (8002b68 <handle_command+0x330>)
 8002a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	9200      	str	r2, [sp, #0]
 8002a72:	460b      	mov	r3, r1
 8002a74:	4a3f      	ldr	r2, [pc, #252]	@ (8002b74 <handle_command+0x33c>)
 8002a76:	210b      	movs	r1, #11
 8002a78:	483d      	ldr	r0, [pc, #244]	@ (8002b70 <handle_command+0x338>)
 8002a7a:	f007 fb8b 	bl	800a194 <sniprintf>
		store_flash_data();
 8002a7e:	f7fe fb7d 	bl	800117c <store_flash_data>
}
 8002a82:	e170      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8002a84:	483c      	ldr	r0, [pc, #240]	@ (8002b78 <handle_command+0x340>)
 8002a86:	f7fd fc13 	bl	80002b0 <strlen>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	493a      	ldr	r1, [pc, #232]	@ (8002b78 <handle_command+0x340>)
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f007 fc0d 	bl	800a2b0 <strncmp>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d12b      	bne.n	8002af4 <handle_command+0x2bc>
		altitude_offset -= altitude;
 8002a9c:	4b37      	ldr	r3, [pc, #220]	@ (8002b7c <handle_command+0x344>)
 8002a9e:	ed93 7a00 	vldr	s14, [r3]
 8002aa2:	4b29      	ldr	r3, [pc, #164]	@ (8002b48 <handle_command+0x310>)
 8002aa4:	edd3 7a00 	vldr	s15, [r3]
 8002aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aac:	4b33      	ldr	r3, [pc, #204]	@ (8002b7c <handle_command+0x344>)
 8002aae:	edc3 7a00 	vstr	s15, [r3]
		store_flash_data();
 8002ab2:	f7fe fb63 	bl	800117c <store_flash_data>
		set_cmd_echo("CAL");
 8002ab6:	4832      	ldr	r0, [pc, #200]	@ (8002b80 <handle_command+0x348>)
 8002ab8:	f7ff fea6 	bl	8002808 <set_cmd_echo>
		if (strncmp(state, "PRE-LAUNCH", strlen("PRE-LAUNCH")) == 0) {
 8002abc:	220a      	movs	r2, #10
 8002abe:	4931      	ldr	r1, [pc, #196]	@ (8002b84 <handle_command+0x34c>)
 8002ac0:	4831      	ldr	r0, [pc, #196]	@ (8002b88 <handle_command+0x350>)
 8002ac2:	f007 fbf5 	bl	800a2b0 <strncmp>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d109      	bne.n	8002ae0 <handle_command+0x2a8>
			memset(state, 0, sizeof(state));
 8002acc:	220e      	movs	r2, #14
 8002ace:	2100      	movs	r1, #0
 8002ad0:	482d      	ldr	r0, [pc, #180]	@ (8002b88 <handle_command+0x350>)
 8002ad2:	f007 fbd6 	bl	800a282 <memset>
			strncpy(state, "LAUNCH-READY", strlen("LAUNCH-READY"));
 8002ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b88 <handle_command+0x350>)
 8002ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8002b8c <handle_command+0x354>)
 8002ada:	ca07      	ldmia	r2, {r0, r1, r2}
 8002adc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		prev_alt = 0;
 8002ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b90 <handle_command+0x358>)
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
		reset_delta_buffer();
 8002ae8:	f7ff fd16 	bl	8002518 <reset_delta_buffer>
		sim_enabled = false;
 8002aec:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <handle_command+0x2f8>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	701a      	strb	r2, [r3, #0]
}
 8002af2:	e138      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8002af4:	4827      	ldr	r0, [pc, #156]	@ (8002b94 <handle_command+0x35c>)
 8002af6:	f7fd fbdb 	bl	80002b0 <strlen>
 8002afa:	4603      	mov	r3, r0
 8002afc:	461a      	mov	r2, r3
 8002afe:	4925      	ldr	r1, [pc, #148]	@ (8002b94 <handle_command+0x35c>)
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f007 fbd5 	bl	800a2b0 <strncmp>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d149      	bne.n	8002ba0 <handle_command+0x368>
		telemetry_status = 1;
 8002b0c:	4b22      	ldr	r3, [pc, #136]	@ (8002b98 <handle_command+0x360>)
 8002b0e:	2201      	movs	r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXON");
 8002b12:	4822      	ldr	r0, [pc, #136]	@ (8002b9c <handle_command+0x364>)
 8002b14:	f7ff fe78 	bl	8002808 <set_cmd_echo>
		sim_enabled = false;
 8002b18:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <handle_command+0x2f8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	701a      	strb	r2, [r3, #0]
		flush_PA1010D();
 8002b1e:	f7fe ff4d 	bl	80019bc <flush_PA1010D>
}
 8002b22:	e120      	b.n	8002d66 <handle_command+0x52e>
 8002b24:	2000082c 	.word	0x2000082c
 8002b28:	0800dc84 	.word	0x0800dc84
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	20000994 	.word	0x20000994
 8002b34:	0800dc90 	.word	0x0800dc90
 8002b38:	0800dc9c 	.word	0x0800dc9c
 8002b3c:	2000083c 	.word	0x2000083c
 8002b40:	408f4000 	.word	0x408f4000
 8002b44:	200005bc 	.word	0x200005bc
 8002b48:	200005b4 	.word	0x200005b4
 8002b4c:	0800dd44 	.word	0x0800dd44
 8002b50:	2000084c 	.word	0x2000084c
 8002b54:	200005ec 	.word	0x200005ec
 8002b58:	200005ac 	.word	0x200005ac
 8002b5c:	200005ed 	.word	0x200005ed
 8002b60:	200005ad 	.word	0x200005ad
 8002b64:	200005ee 	.word	0x200005ee
 8002b68:	200005ae 	.word	0x200005ae
 8002b6c:	0800dca8 	.word	0x0800dca8
 8002b70:	20000014 	.word	0x20000014
 8002b74:	0800dcb0 	.word	0x0800dcb0
 8002b78:	2000085c 	.word	0x2000085c
 8002b7c:	20000990 	.word	0x20000990
 8002b80:	0800dcc4 	.word	0x0800dcc4
 8002b84:	0800dcc8 	.word	0x0800dcc8
 8002b88:	20000004 	.word	0x20000004
 8002b8c:	0800dcd4 	.word	0x0800dcd4
 8002b90:	20000958 	.word	0x20000958
 8002b94:	200008d0 	.word	0x200008d0
 8002b98:	20000060 	.word	0x20000060
 8002b9c:	0800dce4 	.word	0x0800dce4
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8002ba0:	4873      	ldr	r0, [pc, #460]	@ (8002d70 <handle_command+0x538>)
 8002ba2:	f7fd fb85 	bl	80002b0 <strlen>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4971      	ldr	r1, [pc, #452]	@ (8002d70 <handle_command+0x538>)
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f007 fb7f 	bl	800a2b0 <strncmp>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d109      	bne.n	8002bcc <handle_command+0x394>
		telemetry_status = 0;
 8002bb8:	4b6e      	ldr	r3, [pc, #440]	@ (8002d74 <handle_command+0x53c>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXOFF");
 8002bbe:	486e      	ldr	r0, [pc, #440]	@ (8002d78 <handle_command+0x540>)
 8002bc0:	f7ff fe22 	bl	8002808 <set_cmd_echo>
		sim_enabled = false;
 8002bc4:	4b6d      	ldr	r3, [pc, #436]	@ (8002d7c <handle_command+0x544>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
}
 8002bca:	e0cc      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, cal_comp_on_command, strlen(cal_comp_on_command)) == 0) {
 8002bcc:	486c      	ldr	r0, [pc, #432]	@ (8002d80 <handle_command+0x548>)
 8002bce:	f7fd fb6f 	bl	80002b0 <strlen>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	496a      	ldr	r1, [pc, #424]	@ (8002d80 <handle_command+0x548>)
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f007 fb69 	bl	800a2b0 <strncmp>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d121      	bne.n	8002c28 <handle_command+0x3f0>
		mag_x_min = mag_x;
 8002be4:	4b67      	ldr	r3, [pc, #412]	@ (8002d84 <handle_command+0x54c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a67      	ldr	r2, [pc, #412]	@ (8002d88 <handle_command+0x550>)
 8002bea:	6013      	str	r3, [r2, #0]
		mag_x_max = mag_x;
 8002bec:	4b65      	ldr	r3, [pc, #404]	@ (8002d84 <handle_command+0x54c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a66      	ldr	r2, [pc, #408]	@ (8002d8c <handle_command+0x554>)
 8002bf2:	6013      	str	r3, [r2, #0]
		mag_y_min = mag_y;
 8002bf4:	4b66      	ldr	r3, [pc, #408]	@ (8002d90 <handle_command+0x558>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a66      	ldr	r2, [pc, #408]	@ (8002d94 <handle_command+0x55c>)
 8002bfa:	6013      	str	r3, [r2, #0]
		mag_y_max = mag_y;
 8002bfc:	4b64      	ldr	r3, [pc, #400]	@ (8002d90 <handle_command+0x558>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a65      	ldr	r2, [pc, #404]	@ (8002d98 <handle_command+0x560>)
 8002c02:	6013      	str	r3, [r2, #0]
		mag_z_min = mag_z;
 8002c04:	4b65      	ldr	r3, [pc, #404]	@ (8002d9c <handle_command+0x564>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a65      	ldr	r2, [pc, #404]	@ (8002da0 <handle_command+0x568>)
 8002c0a:	6013      	str	r3, [r2, #0]
		mag_z_max = mag_z;
 8002c0c:	4b63      	ldr	r3, [pc, #396]	@ (8002d9c <handle_command+0x564>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a64      	ldr	r2, [pc, #400]	@ (8002da4 <handle_command+0x56c>)
 8002c12:	6013      	str	r3, [r2, #0]
		calibrating_compass = 1;
 8002c14:	4b64      	ldr	r3, [pc, #400]	@ (8002da8 <handle_command+0x570>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
		set_cmd_echo("CCON");
 8002c1a:	4864      	ldr	r0, [pc, #400]	@ (8002dac <handle_command+0x574>)
 8002c1c:	f7ff fdf4 	bl	8002808 <set_cmd_echo>
		sim_enabled = false;
 8002c20:	4b56      	ldr	r3, [pc, #344]	@ (8002d7c <handle_command+0x544>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]
}
 8002c26:	e09e      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, cal_comp_off_command, strlen(cal_comp_off_command)) == 0) {
 8002c28:	4861      	ldr	r0, [pc, #388]	@ (8002db0 <handle_command+0x578>)
 8002c2a:	f7fd fb41 	bl	80002b0 <strlen>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	461a      	mov	r2, r3
 8002c32:	495f      	ldr	r1, [pc, #380]	@ (8002db0 <handle_command+0x578>)
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f007 fb3b 	bl	800a2b0 <strncmp>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10b      	bne.n	8002c58 <handle_command+0x420>
		calibrating_compass = 0;
 8002c40:	4b59      	ldr	r3, [pc, #356]	@ (8002da8 <handle_command+0x570>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	701a      	strb	r2, [r3, #0]
		store_flash_data();
 8002c46:	f7fe fa99 	bl	800117c <store_flash_data>
		set_cmd_echo("CCOFF");
 8002c4a:	485a      	ldr	r0, [pc, #360]	@ (8002db4 <handle_command+0x57c>)
 8002c4c:	f7ff fddc 	bl	8002808 <set_cmd_echo>
		sim_enabled = false;
 8002c50:	4b4a      	ldr	r3, [pc, #296]	@ (8002d7c <handle_command+0x544>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
}
 8002c56:	e086      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, set_camera_north_command, strlen(set_camera_north_command)) == 0) {
 8002c58:	4857      	ldr	r0, [pc, #348]	@ (8002db8 <handle_command+0x580>)
 8002c5a:	f7fd fb29 	bl	80002b0 <strlen>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	461a      	mov	r2, r3
 8002c62:	4955      	ldr	r1, [pc, #340]	@ (8002db8 <handle_command+0x580>)
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f007 fb23 	bl	800a2b0 <strncmp>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d108      	bne.n	8002c82 <handle_command+0x44a>
		set_cmd_echo("SCN");
 8002c70:	4852      	ldr	r0, [pc, #328]	@ (8002dbc <handle_command+0x584>)
 8002c72:	f7ff fdc9 	bl	8002808 <set_cmd_echo>
		set_stepper_north();
 8002c76:	f7ff f9ff 	bl	8002078 <set_stepper_north>
		sim_enabled = false;
 8002c7a:	4b40      	ldr	r3, [pc, #256]	@ (8002d7c <handle_command+0x544>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
}
 8002c80:	e071      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, activate_north_cam_command, strlen(activate_north_cam_command)) == 0) {
 8002c82:	484f      	ldr	r0, [pc, #316]	@ (8002dc0 <handle_command+0x588>)
 8002c84:	f7fd fb14 	bl	80002b0 <strlen>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	494c      	ldr	r1, [pc, #304]	@ (8002dc0 <handle_command+0x588>)
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f007 fb0e 	bl	800a2b0 <strncmp>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <handle_command+0x476>
		set_cmd_echo("MECCAMON");
 8002c9a:	484a      	ldr	r0, [pc, #296]	@ (8002dc4 <handle_command+0x58c>)
 8002c9c:	f7ff fdb4 	bl	8002808 <set_cmd_echo>
		north_cam_on = true;
 8002ca0:	4b49      	ldr	r3, [pc, #292]	@ (8002dc8 <handle_command+0x590>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002ca6:	4b35      	ldr	r3, [pc, #212]	@ (8002d7c <handle_command+0x544>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	701a      	strb	r2, [r3, #0]
}
 8002cac:	e05b      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, deactivate_north_cam_command, strlen(deactivate_north_cam_command)) == 0) {
 8002cae:	4847      	ldr	r0, [pc, #284]	@ (8002dcc <handle_command+0x594>)
 8002cb0:	f7fd fafe 	bl	80002b0 <strlen>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	4944      	ldr	r1, [pc, #272]	@ (8002dcc <handle_command+0x594>)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f007 faf8 	bl	800a2b0 <strncmp>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d109      	bne.n	8002cda <handle_command+0x4a2>
		set_cmd_echo("MECCAMOFF");
 8002cc6:	4842      	ldr	r0, [pc, #264]	@ (8002dd0 <handle_command+0x598>)
 8002cc8:	f7ff fd9e 	bl	8002808 <set_cmd_echo>
		north_cam_on = false;
 8002ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8002dc8 <handle_command+0x590>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d7c <handle_command+0x544>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	701a      	strb	r2, [r3, #0]
}
 8002cd8:	e045      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 8002cda:	483e      	ldr	r0, [pc, #248]	@ (8002dd4 <handle_command+0x59c>)
 8002cdc:	f7fd fae8 	bl	80002b0 <strlen>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	493b      	ldr	r1, [pc, #236]	@ (8002dd4 <handle_command+0x59c>)
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f007 fae2 	bl	800a2b0 <strncmp>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10c      	bne.n	8002d0c <handle_command+0x4d4>
		set_cmd_echo("MECPAYLOADON");
 8002cf2:	4839      	ldr	r0, [pc, #228]	@ (8002dd8 <handle_command+0x5a0>)
 8002cf4:	f7ff fd88 	bl	8002808 <set_cmd_echo>
		Set_Servo_Angle(SERVO_ANGLE_OPEN);
 8002cf8:	2087      	movs	r0, #135	@ 0x87
 8002cfa:	f7fe f9bf 	bl	800107c <Set_Servo_Angle>
		payload_released = true;
 8002cfe:	4b37      	ldr	r3, [pc, #220]	@ (8002ddc <handle_command+0x5a4>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002d04:	4b1d      	ldr	r3, [pc, #116]	@ (8002d7c <handle_command+0x544>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	701a      	strb	r2, [r3, #0]
}
 8002d0a:	e02c      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, reset_release_payload_command, strlen(reset_release_payload_command)) == 0) {
 8002d0c:	4834      	ldr	r0, [pc, #208]	@ (8002de0 <handle_command+0x5a8>)
 8002d0e:	f7fd facf 	bl	80002b0 <strlen>
 8002d12:	4603      	mov	r3, r0
 8002d14:	461a      	mov	r2, r3
 8002d16:	4932      	ldr	r1, [pc, #200]	@ (8002de0 <handle_command+0x5a8>)
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f007 fac9 	bl	800a2b0 <strncmp>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10c      	bne.n	8002d3e <handle_command+0x506>
		set_cmd_echo("MECPAYLOADOFF");
 8002d24:	482f      	ldr	r0, [pc, #188]	@ (8002de4 <handle_command+0x5ac>)
 8002d26:	f7ff fd6f 	bl	8002808 <set_cmd_echo>
		Set_Servo_Angle(SERVO_ANGLE_CLOSED);
 8002d2a:	20b4      	movs	r0, #180	@ 0xb4
 8002d2c:	f7fe f9a6 	bl	800107c <Set_Servo_Angle>
		payload_released = false;
 8002d30:	4b2a      	ldr	r3, [pc, #168]	@ (8002ddc <handle_command+0x5a4>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002d36:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <handle_command+0x544>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
}
 8002d3c:	e013      	b.n	8002d66 <handle_command+0x52e>
	else if (strncmp(cmd, reset_state_command, strlen(reset_state_command)) == 0) {
 8002d3e:	482a      	ldr	r0, [pc, #168]	@ (8002de8 <handle_command+0x5b0>)
 8002d40:	f7fd fab6 	bl	80002b0 <strlen>
 8002d44:	4603      	mov	r3, r0
 8002d46:	461a      	mov	r2, r3
 8002d48:	4927      	ldr	r1, [pc, #156]	@ (8002de8 <handle_command+0x5b0>)
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f007 fab0 	bl	800a2b0 <strncmp>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d107      	bne.n	8002d66 <handle_command+0x52e>
		set_cmd_echo("RST");
 8002d56:	4825      	ldr	r0, [pc, #148]	@ (8002dec <handle_command+0x5b4>)
 8002d58:	f7ff fd56 	bl	8002808 <set_cmd_echo>
		reset_state();
 8002d5c:	f000 f848 	bl	8002df0 <reset_state>
		sim_enabled = false;
 8002d60:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <handle_command+0x544>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
}
 8002d66:	bf00      	nop
 8002d68:	3720      	adds	r7, #32
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200008e0 	.word	0x200008e0
 8002d74:	20000060 	.word	0x20000060
 8002d78:	0800dcec 	.word	0x0800dcec
 8002d7c:	20000994 	.word	0x20000994
 8002d80:	200008f0 	.word	0x200008f0
 8002d84:	200005dc 	.word	0x200005dc
 8002d88:	20000980 	.word	0x20000980
 8002d8c:	2000098c 	.word	0x2000098c
 8002d90:	200005e0 	.word	0x200005e0
 8002d94:	20000984 	.word	0x20000984
 8002d98:	20000058 	.word	0x20000058
 8002d9c:	200005e4 	.word	0x200005e4
 8002da0:	20000988 	.word	0x20000988
 8002da4:	2000005c 	.word	0x2000005c
 8002da8:	20000a98 	.word	0x20000a98
 8002dac:	0800dcf4 	.word	0x0800dcf4
 8002db0:	20000900 	.word	0x20000900
 8002db4:	0800dcfc 	.word	0x0800dcfc
 8002db8:	2000086c 	.word	0x2000086c
 8002dbc:	0800dd04 	.word	0x0800dd04
 8002dc0:	2000087c 	.word	0x2000087c
 8002dc4:	0800dd08 	.word	0x0800dd08
 8002dc8:	20000828 	.word	0x20000828
 8002dcc:	20000894 	.word	0x20000894
 8002dd0:	0800dd14 	.word	0x0800dd14
 8002dd4:	20000910 	.word	0x20000910
 8002dd8:	0800dd20 	.word	0x0800dd20
 8002ddc:	20000aa0 	.word	0x20000aa0
 8002de0:	2000092c 	.word	0x2000092c
 8002de4:	0800dd30 	.word	0x0800dd30
 8002de8:	20000948 	.word	0x20000948
 8002dec:	0800dd40 	.word	0x0800dd40

08002df0 <reset_state>:

void reset_state(){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
	Set_Servo_Angle(SERVO_ANGLE_CLOSED);
 8002df4:	20b4      	movs	r0, #180	@ 0xb4
 8002df6:	f7fe f941 	bl	800107c <Set_Servo_Angle>
	payload_released = false;
 8002dfa:	4b10      	ldr	r3, [pc, #64]	@ (8002e3c <reset_state+0x4c>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
	north_cam_on = false;
 8002e00:	4b0f      	ldr	r3, [pc, #60]	@ (8002e40 <reset_state+0x50>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
	prev_alt = altitude;
 8002e06:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <reset_state+0x54>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e48 <reset_state+0x58>)
 8002e0c:	6013      	str	r3, [r2, #0]
	reset_delta_buffer();
 8002e0e:	f7ff fb83 	bl	8002518 <reset_delta_buffer>
	telemetry_status = 1;
 8002e12:	4b0e      	ldr	r3, [pc, #56]	@ (8002e4c <reset_state+0x5c>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	601a      	str	r2, [r3, #0]
	memset(state, 0, sizeof(state));
 8002e18:	220e      	movs	r2, #14
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	480c      	ldr	r0, [pc, #48]	@ (8002e50 <reset_state+0x60>)
 8002e1e:	f007 fa30 	bl	800a282 <memset>
	strncpy(state, "LAUNCH_PAD", strlen("LAUNCH_PAD"));
 8002e22:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <reset_state+0x60>)
 8002e24:	4a0b      	ldr	r2, [pc, #44]	@ (8002e54 <reset_state+0x64>)
 8002e26:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e28:	c303      	stmia	r3!, {r0, r1}
 8002e2a:	801a      	strh	r2, [r3, #0]
	apogee_altitude = DEFAULT_APOGEE_ALT;
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <reset_state+0x68>)
 8002e2e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e5c <reset_state+0x6c>)
 8002e30:	601a      	str	r2, [r3, #0]
	store_flash_data();
 8002e32:	f7fe f9a3 	bl	800117c <store_flash_data>
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000aa0 	.word	0x20000aa0
 8002e40:	20000828 	.word	0x20000828
 8002e44:	200005b4 	.word	0x200005b4
 8002e48:	20000958 	.word	0x20000958
 8002e4c:	20000060 	.word	0x20000060
 8002e50:	20000004 	.word	0x20000004
 8002e54:	0800dc40 	.word	0x0800dc40
 8002e58:	20000a9c 	.word	0x20000a9c
 8002e5c:	447a0000 	.word	0x447a0000

08002e60 <initial_state_reset>:

void initial_state_reset(){
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
//	read_MPL3115A2();
	prev_alt = altitude;
 8002e64:	4b23      	ldr	r3, [pc, #140]	@ (8002ef4 <initial_state_reset+0x94>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a23      	ldr	r2, [pc, #140]	@ (8002ef8 <initial_state_reset+0x98>)
 8002e6a:	6013      	str	r3, [r2, #0]
	reset_delta_buffer();
 8002e6c:	f7ff fb54 	bl	8002518 <reset_delta_buffer>

	// Set North Direction Offset
//	read_MMC5603();
	set_stepper_north();
 8002e70:	f7ff f902 	bl	8002078 <set_stepper_north>

	if (altitude > MIN_STATE_MAINTAINED_ALT){
 8002e74:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef4 <initial_state_reset+0x94>)
 8002e76:	edd3 7a00 	vldr	s15, [r3]
 8002e7a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002e7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e86:	dd30      	ble.n	8002eea <initial_state_reset+0x8a>
		// Assume there was a power reset during flight. Use configurations from flash
		if (payload_released)
 8002e88:	4b1c      	ldr	r3, [pc, #112]	@ (8002efc <initial_state_reset+0x9c>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <initial_state_reset+0x38>
			Set_Servo_Angle(SERVO_ANGLE_OPEN);
 8002e90:	2087      	movs	r0, #135	@ 0x87
 8002e92:	f7fe f8f3 	bl	800107c <Set_Servo_Angle>
 8002e96:	e002      	b.n	8002e9e <initial_state_reset+0x3e>
		else
			Set_Servo_Angle(SERVO_ANGLE_CLOSED);
 8002e98:	20b4      	movs	r0, #180	@ 0xb4
 8002e9a:	f7fe f8ef 	bl	800107c <Set_Servo_Angle>

		// Lost Power during flight. Reseting to previous state
		if (strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0){
 8002e9e:	2209      	movs	r2, #9
 8002ea0:	4917      	ldr	r1, [pc, #92]	@ (8002f00 <initial_state_reset+0xa0>)
 8002ea2:	4818      	ldr	r0, [pc, #96]	@ (8002f04 <initial_state_reset+0xa4>)
 8002ea4:	f007 fa04 	bl	800a2b0 <strncmp>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d106      	bne.n	8002ebc <initial_state_reset+0x5c>
			Set_Servo_Angle(SERVO_ANGLE_CLOSED);
 8002eae:	20b4      	movs	r0, #180	@ 0xb4
 8002eb0:	f7fe f8e4 	bl	800107c <Set_Servo_Angle>
			north_cam_on = false;
 8002eb4:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <initial_state_reset+0xa8>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	701a      	strb	r2, [r3, #0]
 8002eba:	e00a      	b.n	8002ed2 <initial_state_reset+0x72>
		}
		else if (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0){
 8002ebc:	220a      	movs	r2, #10
 8002ebe:	4913      	ldr	r1, [pc, #76]	@ (8002f0c <initial_state_reset+0xac>)
 8002ec0:	4810      	ldr	r0, [pc, #64]	@ (8002f04 <initial_state_reset+0xa4>)
 8002ec2:	f007 f9f5 	bl	800a2b0 <strncmp>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d102      	bne.n	8002ed2 <initial_state_reset+0x72>
			Set_Servo_Angle(SERVO_ANGLE_OPEN);
 8002ecc:	2087      	movs	r0, #135	@ 0x87
 8002ece:	f7fe f8d5 	bl	800107c <Set_Servo_Angle>
		}

		prev_alt = altitude;
 8002ed2:	4b08      	ldr	r3, [pc, #32]	@ (8002ef4 <initial_state_reset+0x94>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a08      	ldr	r2, [pc, #32]	@ (8002ef8 <initial_state_reset+0x98>)
 8002ed8:	6013      	str	r3, [r2, #0]
		reset_delta_buffer();
 8002eda:	f7ff fb1d 	bl	8002518 <reset_delta_buffer>
		telemetry_status = 1;
 8002ede:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <initial_state_reset+0xb0>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
		store_flash_data();
 8002ee4:	f7fe f94a 	bl	800117c <store_flash_data>
	}
	else{
		reset_state();
	}
}
 8002ee8:	e001      	b.n	8002eee <initial_state_reset+0x8e>
		reset_state();
 8002eea:	f7ff ff81 	bl	8002df0 <reset_state>
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	200005b4 	.word	0x200005b4
 8002ef8:	20000958 	.word	0x20000958
 8002efc:	20000aa0 	.word	0x20000aa0
 8002f00:	0800dc4c 	.word	0x0800dc4c
 8002f04:	20000004 	.word	0x20000004
 8002f08:	20000828 	.word	0x20000828
 8002f0c:	0800dc60 	.word	0x0800dc60
 8002f10:	20000060 	.word	0x20000060

08002f14 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, RX_BFR_SIZE);
 8002f20:	4a24      	ldr	r2, [pc, #144]	@ (8002fb4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f22:	4b25      	ldr	r3, [pc, #148]	@ (8002fb8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	23ff      	movs	r3, #255	@ 0xff
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f007 fa65 	bl	800a3fa <memcpy>

	memset(rx_data, 0, sizeof(rx_data));
 8002f30:	22ff      	movs	r2, #255	@ 0xff
 8002f32:	2100      	movs	r1, #0
 8002f34:	4820      	ldr	r0, [pc, #128]	@ (8002fb8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f36:	f007 f9a4 	bl	800a282 <memset>

	if (rx_packet[0] == '~') {
 8002f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002f40:	d12b      	bne.n	8002f9a <HAL_UARTEx_RxEventCallback+0x86>
		// Calculate where the comma and checksum should be
		char *comma_pos = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 8002f42:	887b      	ldrh	r3, [r7, #2]
 8002f44:	3b03      	subs	r3, #3
 8002f46:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f48:	4413      	add	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*comma_pos == ',') {
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	2b2c      	cmp	r3, #44	@ 0x2c
 8002f52:	d122      	bne.n	8002f9a <HAL_UARTEx_RxEventCallback+0x86>
			// Null-terminate the data part (exclude comma and checksum)
			*comma_pos = '\0';
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 8002f5a:	887b      	ldrh	r3, [r7, #2]
 8002f5c:	3b02      	subs	r3, #2
 8002f5e:	4a15      	ldr	r2, [pc, #84]	@ (8002fb4 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f60:	4413      	add	r3, r2
 8002f62:	2210      	movs	r2, #16
 8002f64:	2100      	movs	r1, #0
 8002f66:	4618      	mov	r0, r3
 8002f68:	f006 fbf0 	bl	800974c <strtol>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 8002f70:	4812      	ldr	r0, [pc, #72]	@ (8002fbc <HAL_UARTEx_RxEventCallback+0xa8>)
 8002f72:	f7ff f893 	bl	800209c <calculate_checksum>
 8002f76:	4603      	mov	r3, r0
 8002f78:	72bb      	strb	r3, [r7, #10]
			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == false) {
 8002f7a:	7aba      	ldrb	r2, [r7, #10]
 8002f7c:	7afb      	ldrb	r3, [r7, #11]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d10b      	bne.n	8002f9a <HAL_UARTEx_RxEventCallback+0x86>
 8002f82:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <HAL_UARTEx_RxEventCallback+0xac>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d106      	bne.n	8002f9a <HAL_UARTEx_RxEventCallback+0x86>
				// Checksum is valid, process the command
				strcpy(command_buffer, &rx_packet[1]);
 8002f8c:	490b      	ldr	r1, [pc, #44]	@ (8002fbc <HAL_UARTEx_RxEventCallback+0xa8>)
 8002f8e:	480d      	ldr	r0, [pc, #52]	@ (8002fc4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8002f90:	f007 fa2b 	bl	800a3ea <strcpy>
				command_ready = true;
 8002f94:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc0 <HAL_UARTEx_RxEventCallback+0xac>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	// Call function for next packet
	uart_received = HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8002f9a:	22ff      	movs	r2, #255	@ 0xff
 8002f9c:	4906      	ldr	r1, [pc, #24]	@ (8002fb8 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f004 fd93 	bl	8007aca <HAL_UARTEx_ReceiveToIdle_IT>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	4b07      	ldr	r3, [pc, #28]	@ (8002fc8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002faa:	701a      	strb	r2, [r3, #0]

}
 8002fac:	bf00      	nop
 8002fae:	3710      	adds	r7, #16
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000274 	.word	0x20000274
 8002fb8:	20000998 	.word	0x20000998
 8002fbc:	20000275 	.word	0x20000275
 8002fc0:	20000373 	.word	0x20000373
 8002fc4:	20000374 	.word	0x20000374
 8002fc8:	20000a97 	.word	0x20000a97

08002fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fd2:	f000 fd87 	bl	8003ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fd6:	f000 f8db 	bl	8003190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fda:	f000 fa33 	bl	8003444 <MX_GPIO_Init>
  MX_I2C3_Init();
 8002fde:	f000 f963 	bl	80032a8 <MX_I2C3_Init>
  MX_TIM2_Init();
 8002fe2:	f000 f98f 	bl	8003304 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002fe6:	f000 fa03 	bl	80033f0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002fea:	f000 f92f 	bl	800324c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  uint32_t ctrl = SysTick->CTRL;
 8002fee:	4b59      	ldr	r3, [pc, #356]	@ (8003154 <main+0x188>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	60fb      	str	r3, [r7, #12]
  uint32_t load = SysTick->LOAD;
 8002ff4:	4b57      	ldr	r3, [pc, #348]	@ (8003154 <main+0x188>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	60bb      	str	r3, [r7, #8]
  uint32_t val  = SysTick->VAL;
 8002ffa:	4b56      	ldr	r3, [pc, #344]	@ (8003154 <main+0x188>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	607b      	str	r3, [r7, #4]

  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003000:	2201      	movs	r2, #1
 8003002:	2110      	movs	r1, #16
 8003004:	4854      	ldr	r0, [pc, #336]	@ (8003158 <main+0x18c>)
 8003006:	f001 fb31 	bl	800466c <HAL_GPIO_WritePin>

//  load_flash_data();

  HAL_Delay(100);
 800300a:	2064      	movs	r0, #100	@ 0x64
 800300c:	f000 fddc 	bl	8003bc8 <HAL_Delay>
  init_sensors();
 8003010:	f7fe fe3a 	bl	8001c88 <init_sensors>
  HAL_Delay(100);
 8003014:	2064      	movs	r0, #100	@ 0x64
 8003016:	f000 fdd7 	bl	8003bc8 <HAL_Delay>

  init_commands();
 800301a:	f7fe fe3d 	bl	8001c98 <init_commands>
  Servo_Init();
 800301e:	f7fe f85b 	bl	80010d8 <Servo_Init>

  // Initialize Xbee receiving
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003022:	2025      	movs	r0, #37	@ 0x25
 8003024:	f000 feeb 	bl	8003dfe <HAL_NVIC_EnableIRQ>
  uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart1, rx_data, RX_BFR_SIZE);
 8003028:	22ff      	movs	r2, #255	@ 0xff
 800302a:	494c      	ldr	r1, [pc, #304]	@ (800315c <main+0x190>)
 800302c:	484c      	ldr	r0, [pc, #304]	@ (8003160 <main+0x194>)
 800302e:	f004 fd4c 	bl	8007aca <HAL_UARTEx_ReceiveToIdle_IT>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4b4b      	ldr	r3, [pc, #300]	@ (8003164 <main+0x198>)
 8003038:	701a      	strb	r2, [r3, #0]

  initial_state_reset();
 800303a:	f7ff ff11 	bl	8002e60 <initial_state_reset>

  Stepper_Rotate(500, 0);
 800303e:	2100      	movs	r1, #0
 8003040:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003044:	f7fe ff18 	bl	8001e78 <Stepper_Rotate>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (command_ready){
 8003048:	4b47      	ldr	r3, [pc, #284]	@ (8003168 <main+0x19c>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <main+0x92>
		  handle_command(command_buffer);
 8003052:	4846      	ldr	r0, [pc, #280]	@ (800316c <main+0x1a0>)
 8003054:	f7ff fbf0 	bl	8002838 <handle_command>
		  command_ready = false;
 8003058:	4b43      	ldr	r3, [pc, #268]	@ (8003168 <main+0x19c>)
 800305a:	2200      	movs	r2, #0
 800305c:	701a      	strb	r2, [r3, #0]
	  }

	  // Correction of Camera Angle
	  if (north_cam_on){
 800305e:	4b44      	ldr	r3, [pc, #272]	@ (8003170 <main+0x1a4>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <main+0x9e>
		  Stepper_Correction();
 8003066:	f7fe ff49 	bl	8001efc <Stepper_Correction>
	  }

	  if (calibrating_compass == 1){
 800306a:	4b42      	ldr	r3, [pc, #264]	@ (8003174 <main+0x1a8>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d10c      	bne.n	800308c <main+0xc0>
		  calibrate_mmc();
 8003072:	f7fe fd0f 	bl	8001a94 <calibrate_mmc>
		  if (msCounter >= 250){
 8003076:	4b40      	ldr	r3, [pc, #256]	@ (8003178 <main+0x1ac>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2bf9      	cmp	r3, #249	@ 0xf9
 800307c:	d906      	bls.n	800308c <main+0xc0>
			  send_mmc_plot_packet();
 800307e:	f7ff f9a3 	bl	80023c8 <send_mmc_plot_packet>
			  msCounter -= 250;
 8003082:	4b3d      	ldr	r3, [pc, #244]	@ (8003178 <main+0x1ac>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	3bfa      	subs	r3, #250	@ 0xfa
 8003088:	4a3b      	ldr	r2, [pc, #236]	@ (8003178 <main+0x1ac>)
 800308a:	6013      	str	r3, [r2, #0]
		  }
	  }

	  // Happens 1 time per second
	  if (msCounter >= 1000){
 800308c:	4b3a      	ldr	r3, [pc, #232]	@ (8003178 <main+0x1ac>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003094:	d35a      	bcc.n	800314c <main+0x180>
		  msCounter -= 1000;
 8003096:	4b38      	ldr	r3, [pc, #224]	@ (8003178 <main+0x1ac>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800309e:	4a36      	ldr	r2, [pc, #216]	@ (8003178 <main+0x1ac>)
 80030a0:	6013      	str	r3, [r2, #0]

		  if (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80030a2:	4836      	ldr	r0, [pc, #216]	@ (800317c <main+0x1b0>)
 80030a4:	f002 fbee 	bl	8005884 <HAL_I2C_GetState>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d001      	beq.n	80030b2 <main+0xe6>
			  init_sensors();
 80030ae:	f7fe fdeb 	bl	8001c88 <init_sensors>
		  }

		  // Handle Mission Time
		  mission_time_sec++;
 80030b2:	4b33      	ldr	r3, [pc, #204]	@ (8003180 <main+0x1b4>)
 80030b4:	f993 3000 	ldrsb.w	r3, [r3]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	3301      	adds	r3, #1
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	b25a      	sxtb	r2, r3
 80030c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003180 <main+0x1b4>)
 80030c2:	701a      	strb	r2, [r3, #0]
		  if ( mission_time_sec >= 60 ){
 80030c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <main+0x1b4>)
 80030c6:	f993 3000 	ldrsb.w	r3, [r3]
 80030ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80030cc:	dd11      	ble.n	80030f2 <main+0x126>
			  mission_time_sec -= 60;
 80030ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003180 <main+0x1b4>)
 80030d0:	f993 3000 	ldrsb.w	r3, [r3]
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	3b3c      	subs	r3, #60	@ 0x3c
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	b25a      	sxtb	r2, r3
 80030dc:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <main+0x1b4>)
 80030de:	701a      	strb	r2, [r3, #0]
			  mission_time_min += 1;
 80030e0:	4b28      	ldr	r3, [pc, #160]	@ (8003184 <main+0x1b8>)
 80030e2:	f993 3000 	ldrsb.w	r3, [r3]
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	3301      	adds	r3, #1
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	b25a      	sxtb	r2, r3
 80030ee:	4b25      	ldr	r3, [pc, #148]	@ (8003184 <main+0x1b8>)
 80030f0:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_min >= 60 ){
 80030f2:	4b24      	ldr	r3, [pc, #144]	@ (8003184 <main+0x1b8>)
 80030f4:	f993 3000 	ldrsb.w	r3, [r3]
 80030f8:	2b3b      	cmp	r3, #59	@ 0x3b
 80030fa:	dd11      	ble.n	8003120 <main+0x154>
			  mission_time_min -= 60;
 80030fc:	4b21      	ldr	r3, [pc, #132]	@ (8003184 <main+0x1b8>)
 80030fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	3b3c      	subs	r3, #60	@ 0x3c
 8003106:	b2db      	uxtb	r3, r3
 8003108:	b25a      	sxtb	r2, r3
 800310a:	4b1e      	ldr	r3, [pc, #120]	@ (8003184 <main+0x1b8>)
 800310c:	701a      	strb	r2, [r3, #0]
			  mission_time_hr += 1;
 800310e:	4b1e      	ldr	r3, [pc, #120]	@ (8003188 <main+0x1bc>)
 8003110:	f993 3000 	ldrsb.w	r3, [r3]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	3301      	adds	r3, #1
 8003118:	b2db      	uxtb	r3, r3
 800311a:	b25a      	sxtb	r2, r3
 800311c:	4b1a      	ldr	r3, [pc, #104]	@ (8003188 <main+0x1bc>)
 800311e:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_hr >= 24 ){
 8003120:	4b19      	ldr	r3, [pc, #100]	@ (8003188 <main+0x1bc>)
 8003122:	f993 3000 	ldrsb.w	r3, [r3]
 8003126:	2b17      	cmp	r3, #23
 8003128:	dd08      	ble.n	800313c <main+0x170>
			  mission_time_hr -= 24;
 800312a:	4b17      	ldr	r3, [pc, #92]	@ (8003188 <main+0x1bc>)
 800312c:	f993 3000 	ldrsb.w	r3, [r3]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	3b18      	subs	r3, #24
 8003134:	b2db      	uxtb	r3, r3
 8003136:	b25a      	sxtb	r2, r3
 8003138:	4b13      	ldr	r3, [pc, #76]	@ (8003188 <main+0x1bc>)
 800313a:	701a      	strb	r2, [r3, #0]
		  }

		  handle_state();
 800313c:	f7ff fa08 	bl	8002550 <handle_state>

		  // Control Telemetry
		  if (telemetry_status == 1){
 8003140:	4b12      	ldr	r3, [pc, #72]	@ (800318c <main+0x1c0>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d101      	bne.n	800314c <main+0x180>
			  read_transmit_telemetry();
 8003148:	f7ff fb50 	bl	80027ec <read_transmit_telemetry>
		  }
	  }

	  HAL_Delay(50);
 800314c:	2032      	movs	r0, #50	@ 0x32
 800314e:	f000 fd3b 	bl	8003bc8 <HAL_Delay>
	  if (command_ready){
 8003152:	e779      	b.n	8003048 <main+0x7c>
 8003154:	e000e010 	.word	0xe000e010
 8003158:	40020400 	.word	0x40020400
 800315c:	20000998 	.word	0x20000998
 8003160:	20000564 	.word	0x20000564
 8003164:	20000a97 	.word	0x20000a97
 8003168:	20000373 	.word	0x20000373
 800316c:	20000374 	.word	0x20000374
 8003170:	20000828 	.word	0x20000828
 8003174:	20000a98 	.word	0x20000a98
 8003178:	20000aa4 	.word	0x20000aa4
 800317c:	20000474 	.word	0x20000474
 8003180:	200005ae 	.word	0x200005ae
 8003184:	200005ad 	.word	0x200005ad
 8003188:	200005ac 	.word	0x200005ac
 800318c:	20000060 	.word	0x20000060

08003190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b094      	sub	sp, #80	@ 0x50
 8003194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003196:	f107 031c 	add.w	r3, r7, #28
 800319a:	2234      	movs	r2, #52	@ 0x34
 800319c:	2100      	movs	r1, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	f007 f86f 	bl	800a282 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031a4:	f107 0308 	add.w	r3, r7, #8
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80031b4:	2300      	movs	r3, #0
 80031b6:	607b      	str	r3, [r7, #4]
 80031b8:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <SystemClock_Config+0xb4>)
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	4a21      	ldr	r2, [pc, #132]	@ (8003244 <SystemClock_Config+0xb4>)
 80031be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80031c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003244 <SystemClock_Config+0xb4>)
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	607b      	str	r3, [r7, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031d0:	2300      	movs	r3, #0
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003248 <SystemClock_Config+0xb8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003248 <SystemClock_Config+0xb8>)
 80031da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b19      	ldr	r3, [pc, #100]	@ (8003248 <SystemClock_Config+0xb8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80031e8:	603b      	str	r3, [r7, #0]
 80031ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80031ec:	2302      	movs	r3, #2
 80031ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031f0:	2301      	movs	r3, #1
 80031f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031f4:	2310      	movs	r3, #16
 80031f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80031f8:	2300      	movs	r3, #0
 80031fa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031fc:	f107 031c 	add.w	r3, r7, #28
 8003200:	4618      	mov	r0, r3
 8003202:	f003 fa71 	bl	80066e8 <HAL_RCC_OscConfig>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800320c:	f000 f9a4 	bl	8003558 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003210:	230f      	movs	r3, #15
 8003212:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003218:	2300      	movs	r3, #0
 800321a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800321c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003220:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003226:	f107 0308 	add.w	r3, r7, #8
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f003 f83b 	bl	80062a8 <HAL_RCC_ClockConfig>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003238:	f000 f98e 	bl	8003558 <Error_Handler>
  }
}
 800323c:	bf00      	nop
 800323e:	3750      	adds	r7, #80	@ 0x50
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40023800 	.word	0x40023800
 8003248:	40007000 	.word	0x40007000

0800324c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003250:	4b12      	ldr	r3, [pc, #72]	@ (800329c <MX_I2C1_Init+0x50>)
 8003252:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <MX_I2C1_Init+0x54>)
 8003254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003256:	4b11      	ldr	r3, [pc, #68]	@ (800329c <MX_I2C1_Init+0x50>)
 8003258:	4a12      	ldr	r2, [pc, #72]	@ (80032a4 <MX_I2C1_Init+0x58>)
 800325a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800325c:	4b0f      	ldr	r3, [pc, #60]	@ (800329c <MX_I2C1_Init+0x50>)
 800325e:	2200      	movs	r2, #0
 8003260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003262:	4b0e      	ldr	r3, [pc, #56]	@ (800329c <MX_I2C1_Init+0x50>)
 8003264:	2200      	movs	r2, #0
 8003266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003268:	4b0c      	ldr	r3, [pc, #48]	@ (800329c <MX_I2C1_Init+0x50>)
 800326a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800326e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003270:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <MX_I2C1_Init+0x50>)
 8003272:	2200      	movs	r2, #0
 8003274:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003276:	4b09      	ldr	r3, [pc, #36]	@ (800329c <MX_I2C1_Init+0x50>)
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800327c:	4b07      	ldr	r3, [pc, #28]	@ (800329c <MX_I2C1_Init+0x50>)
 800327e:	2200      	movs	r2, #0
 8003280:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003282:	4b06      	ldr	r3, [pc, #24]	@ (800329c <MX_I2C1_Init+0x50>)
 8003284:	2200      	movs	r2, #0
 8003286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003288:	4804      	ldr	r0, [pc, #16]	@ (800329c <MX_I2C1_Init+0x50>)
 800328a:	f001 fa2d 	bl	80046e8 <HAL_I2C_Init>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003294:	f000 f960 	bl	8003558 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003298:	bf00      	nop
 800329a:	bd80      	pop	{r7, pc}
 800329c:	20000474 	.word	0x20000474
 80032a0:	40005400 	.word	0x40005400
 80032a4:	000186a0 	.word	0x000186a0

080032a8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80032ac:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032ae:	4a13      	ldr	r2, [pc, #76]	@ (80032fc <MX_I2C3_Init+0x54>)
 80032b0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80032b2:	4b11      	ldr	r3, [pc, #68]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032b4:	4a12      	ldr	r2, [pc, #72]	@ (8003300 <MX_I2C3_Init+0x58>)
 80032b6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80032b8:	4b0f      	ldr	r3, [pc, #60]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80032be:	4b0e      	ldr	r3, [pc, #56]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80032ca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032cc:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80032d2:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032d8:	4b07      	ldr	r3, [pc, #28]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032da:	2200      	movs	r2, #0
 80032dc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032de:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80032e4:	4804      	ldr	r0, [pc, #16]	@ (80032f8 <MX_I2C3_Init+0x50>)
 80032e6:	f001 f9ff 	bl	80046e8 <HAL_I2C_Init>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80032f0:	f000 f932 	bl	8003558 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80032f4:	bf00      	nop
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	200004c8 	.word	0x200004c8
 80032fc:	40005c00 	.word	0x40005c00
 8003300:	000186a0 	.word	0x000186a0

08003304 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08e      	sub	sp, #56	@ 0x38
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800330a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
 8003316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003318:	f107 0320 	add.w	r3, r7, #32
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003322:	1d3b      	adds	r3, r7, #4
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	611a      	str	r2, [r3, #16]
 8003330:	615a      	str	r2, [r3, #20]
 8003332:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003334:	4b2d      	ldr	r3, [pc, #180]	@ (80033ec <MX_TIM2_Init+0xe8>)
 8003336:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800333a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800333c:	4b2b      	ldr	r3, [pc, #172]	@ (80033ec <MX_TIM2_Init+0xe8>)
 800333e:	220f      	movs	r2, #15
 8003340:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003342:	4b2a      	ldr	r3, [pc, #168]	@ (80033ec <MX_TIM2_Init+0xe8>)
 8003344:	2200      	movs	r2, #0
 8003346:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8003348:	4b28      	ldr	r3, [pc, #160]	@ (80033ec <MX_TIM2_Init+0xe8>)
 800334a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800334e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003350:	4b26      	ldr	r3, [pc, #152]	@ (80033ec <MX_TIM2_Init+0xe8>)
 8003352:	2200      	movs	r2, #0
 8003354:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003356:	4b25      	ldr	r3, [pc, #148]	@ (80033ec <MX_TIM2_Init+0xe8>)
 8003358:	2200      	movs	r2, #0
 800335a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800335c:	4823      	ldr	r0, [pc, #140]	@ (80033ec <MX_TIM2_Init+0xe8>)
 800335e:	f003 fc47 	bl	8006bf0 <HAL_TIM_Base_Init>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003368:	f000 f8f6 	bl	8003558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800336c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003370:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003372:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003376:	4619      	mov	r1, r3
 8003378:	481c      	ldr	r0, [pc, #112]	@ (80033ec <MX_TIM2_Init+0xe8>)
 800337a:	f003 fe6b 	bl	8007054 <HAL_TIM_ConfigClockSource>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003384:	f000 f8e8 	bl	8003558 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003388:	4818      	ldr	r0, [pc, #96]	@ (80033ec <MX_TIM2_Init+0xe8>)
 800338a:	f003 fc80 	bl	8006c8e <HAL_TIM_PWM_Init>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003394:	f000 f8e0 	bl	8003558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800339c:	2300      	movs	r3, #0
 800339e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033a0:	f107 0320 	add.w	r3, r7, #32
 80033a4:	4619      	mov	r1, r3
 80033a6:	4811      	ldr	r0, [pc, #68]	@ (80033ec <MX_TIM2_Init+0xe8>)
 80033a8:	f004 fa38 	bl	800781c <HAL_TIMEx_MasterConfigSynchronization>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80033b2:	f000 f8d1 	bl	8003558 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b6:	2360      	movs	r3, #96	@ 0x60
 80033b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033c6:	1d3b      	adds	r3, r7, #4
 80033c8:	2208      	movs	r2, #8
 80033ca:	4619      	mov	r1, r3
 80033cc:	4807      	ldr	r0, [pc, #28]	@ (80033ec <MX_TIM2_Init+0xe8>)
 80033ce:	f003 fd7f 	bl	8006ed0 <HAL_TIM_PWM_ConfigChannel>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80033d8:	f000 f8be 	bl	8003558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80033dc:	4803      	ldr	r0, [pc, #12]	@ (80033ec <MX_TIM2_Init+0xe8>)
 80033de:	f000 f9a7 	bl	8003730 <HAL_TIM_MspPostInit>

}
 80033e2:	bf00      	nop
 80033e4:	3738      	adds	r7, #56	@ 0x38
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	2000051c 	.word	0x2000051c

080033f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80033f4:	4b11      	ldr	r3, [pc, #68]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 80033f6:	4a12      	ldr	r2, [pc, #72]	@ (8003440 <MX_USART1_UART_Init+0x50>)
 80033f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 80033fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003400:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003402:	4b0e      	ldr	r3, [pc, #56]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 8003404:	2200      	movs	r2, #0
 8003406:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003408:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 800340a:	2200      	movs	r2, #0
 800340c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800340e:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 8003410:	2200      	movs	r2, #0
 8003412:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003414:	4b09      	ldr	r3, [pc, #36]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 8003416:	220c      	movs	r2, #12
 8003418:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800341a:	4b08      	ldr	r3, [pc, #32]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 800341c:	2200      	movs	r2, #0
 800341e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003420:	4b06      	ldr	r3, [pc, #24]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 8003422:	2200      	movs	r2, #0
 8003424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003426:	4805      	ldr	r0, [pc, #20]	@ (800343c <MX_USART1_UART_Init+0x4c>)
 8003428:	f004 fa74 	bl	8007914 <HAL_UART_Init>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003432:	f000 f891 	bl	8003558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000564 	.word	0x20000564
 8003440:	40011000 	.word	0x40011000

08003444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b08a      	sub	sp, #40	@ 0x28
 8003448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344a:	f107 0314 	add.w	r3, r7, #20
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	605a      	str	r2, [r3, #4]
 8003454:	609a      	str	r2, [r3, #8]
 8003456:	60da      	str	r2, [r3, #12]
 8003458:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	4b3b      	ldr	r3, [pc, #236]	@ (800354c <MX_GPIO_Init+0x108>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	4a3a      	ldr	r2, [pc, #232]	@ (800354c <MX_GPIO_Init+0x108>)
 8003464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003468:	6313      	str	r3, [r2, #48]	@ 0x30
 800346a:	4b38      	ldr	r3, [pc, #224]	@ (800354c <MX_GPIO_Init+0x108>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	4b34      	ldr	r3, [pc, #208]	@ (800354c <MX_GPIO_Init+0x108>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347e:	4a33      	ldr	r2, [pc, #204]	@ (800354c <MX_GPIO_Init+0x108>)
 8003480:	f043 0301 	orr.w	r3, r3, #1
 8003484:	6313      	str	r3, [r2, #48]	@ 0x30
 8003486:	4b31      	ldr	r3, [pc, #196]	@ (800354c <MX_GPIO_Init+0x108>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	4b2d      	ldr	r3, [pc, #180]	@ (800354c <MX_GPIO_Init+0x108>)
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	4a2c      	ldr	r2, [pc, #176]	@ (800354c <MX_GPIO_Init+0x108>)
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034a2:	4b2a      	ldr	r3, [pc, #168]	@ (800354c <MX_GPIO_Init+0x108>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	4b26      	ldr	r3, [pc, #152]	@ (800354c <MX_GPIO_Init+0x108>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	4a25      	ldr	r2, [pc, #148]	@ (800354c <MX_GPIO_Init+0x108>)
 80034b8:	f043 0302 	orr.w	r3, r3, #2
 80034bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034be:	4b23      	ldr	r3, [pc, #140]	@ (800354c <MX_GPIO_Init+0x108>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	607b      	str	r3, [r7, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step1_Pin|Step2_Pin|Step3_Pin|Step4_Pin, GPIO_PIN_RESET);
 80034ca:	2200      	movs	r2, #0
 80034cc:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 80034d0:	481f      	ldr	r0, [pc, #124]	@ (8003550 <MX_GPIO_Init+0x10c>)
 80034d2:	f001 f8cb 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80034d6:	2200      	movs	r2, #0
 80034d8:	2110      	movs	r1, #16
 80034da:	481e      	ldr	r0, [pc, #120]	@ (8003554 <MX_GPIO_Init+0x110>)
 80034dc:	f001 f8c6 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step1_Pin Step2_Pin Step3_Pin Step4_Pin */
  GPIO_InitStruct.Pin = Step1_Pin|Step2_Pin|Step3_Pin|Step4_Pin;
 80034e0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80034e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034e6:	2301      	movs	r3, #1
 80034e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ee:	2300      	movs	r3, #0
 80034f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034f2:	f107 0314 	add.w	r3, r7, #20
 80034f6:	4619      	mov	r1, r3
 80034f8:	4815      	ldr	r0, [pc, #84]	@ (8003550 <MX_GPIO_Init+0x10c>)
 80034fa:	f000 ff3b 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80034fe:	2310      	movs	r3, #16
 8003500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003502:	2301      	movs	r3, #1
 8003504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350a:	2300      	movs	r3, #0
 800350c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800350e:	f107 0314 	add.w	r3, r7, #20
 8003512:	4619      	mov	r1, r3
 8003514:	480f      	ldr	r0, [pc, #60]	@ (8003554 <MX_GPIO_Init+0x110>)
 8003516:	f000 ff2d 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_Sensor_Pin */
  GPIO_InitStruct.Pin = IR_Sensor_Pin;
 800351a:	2320      	movs	r3, #32
 800351c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800351e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003524:	2300      	movs	r3, #0
 8003526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR_Sensor_GPIO_Port, &GPIO_InitStruct);
 8003528:	f107 0314 	add.w	r3, r7, #20
 800352c:	4619      	mov	r1, r3
 800352e:	4809      	ldr	r0, [pc, #36]	@ (8003554 <MX_GPIO_Init+0x110>)
 8003530:	f000 ff20 	bl	8004374 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003534:	2200      	movs	r2, #0
 8003536:	2100      	movs	r1, #0
 8003538:	2017      	movs	r0, #23
 800353a:	f000 fc44 	bl	8003dc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800353e:	2017      	movs	r0, #23
 8003540:	f000 fc5d 	bl	8003dfe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003544:	bf00      	nop
 8003546:	3728      	adds	r7, #40	@ 0x28
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800
 8003550:	40020800 	.word	0x40020800
 8003554:	40020400 	.word	0x40020400

08003558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800355c:	b672      	cpsid	i
}
 800355e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003560:	bf00      	nop
 8003562:	e7fd      	b.n	8003560 <Error_Handler+0x8>

08003564 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	607b      	str	r3, [r7, #4]
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	4a0f      	ldr	r2, [pc, #60]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003574:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003578:	6453      	str	r3, [r2, #68]	@ 0x44
 800357a:	4b0d      	ldr	r3, [pc, #52]	@ (80035b0 <HAL_MspInit+0x4c>)
 800357c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003582:	607b      	str	r3, [r7, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	603b      	str	r3, [r7, #0]
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <HAL_MspInit+0x4c>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	4a08      	ldr	r2, [pc, #32]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003594:	6413      	str	r3, [r2, #64]	@ 0x40
 8003596:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800359e:	603b      	str	r3, [r7, #0]
 80035a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08c      	sub	sp, #48	@ 0x30
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a42      	ldr	r2, [pc, #264]	@ (80036dc <HAL_I2C_MspInit+0x128>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d12c      	bne.n	8003630 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	4b41      	ldr	r3, [pc, #260]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	4a40      	ldr	r2, [pc, #256]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80035e0:	f043 0302 	orr.w	r3, r3, #2
 80035e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035e6:	4b3e      	ldr	r3, [pc, #248]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035f2:	23c0      	movs	r3, #192	@ 0xc0
 80035f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035f6:	2312      	movs	r3, #18
 80035f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	2300      	movs	r3, #0
 80035fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035fe:	2303      	movs	r3, #3
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003602:	2304      	movs	r3, #4
 8003604:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003606:	f107 031c 	add.w	r3, r7, #28
 800360a:	4619      	mov	r1, r3
 800360c:	4835      	ldr	r0, [pc, #212]	@ (80036e4 <HAL_I2C_MspInit+0x130>)
 800360e:	f000 feb1 	bl	8004374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	4b32      	ldr	r3, [pc, #200]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	4a31      	ldr	r2, [pc, #196]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 800361c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003620:	6413      	str	r3, [r2, #64]	@ 0x40
 8003622:	4b2f      	ldr	r3, [pc, #188]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800362e:	e050      	b.n	80036d2 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a2c      	ldr	r2, [pc, #176]	@ (80036e8 <HAL_I2C_MspInit+0x134>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d14b      	bne.n	80036d2 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	4b28      	ldr	r3, [pc, #160]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	4a27      	ldr	r2, [pc, #156]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	6313      	str	r3, [r2, #48]	@ 0x30
 800364a:	4b25      	ldr	r3, [pc, #148]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]
 800365a:	4b21      	ldr	r3, [pc, #132]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	4a20      	ldr	r2, [pc, #128]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003660:	f043 0302 	orr.w	r3, r3, #2
 8003664:	6313      	str	r3, [r2, #48]	@ 0x30
 8003666:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003672:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003678:	2312      	movs	r3, #18
 800367a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800367c:	2301      	movs	r3, #1
 800367e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003680:	2303      	movs	r3, #3
 8003682:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003684:	2304      	movs	r3, #4
 8003686:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003688:	f107 031c 	add.w	r3, r7, #28
 800368c:	4619      	mov	r1, r3
 800368e:	4817      	ldr	r0, [pc, #92]	@ (80036ec <HAL_I2C_MspInit+0x138>)
 8003690:	f000 fe70 	bl	8004374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800369a:	2312      	movs	r3, #18
 800369c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800369e:	2301      	movs	r3, #1
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a2:	2303      	movs	r3, #3
 80036a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80036a6:	2309      	movs	r3, #9
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036aa:	f107 031c 	add.w	r3, r7, #28
 80036ae:	4619      	mov	r1, r3
 80036b0:	480c      	ldr	r0, [pc, #48]	@ (80036e4 <HAL_I2C_MspInit+0x130>)
 80036b2:	f000 fe5f 	bl	8004374 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036be:	4a08      	ldr	r2, [pc, #32]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80036c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036c6:	4b06      	ldr	r3, [pc, #24]	@ (80036e0 <HAL_I2C_MspInit+0x12c>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036ce:	60bb      	str	r3, [r7, #8]
 80036d0:	68bb      	ldr	r3, [r7, #8]
}
 80036d2:	bf00      	nop
 80036d4:	3730      	adds	r7, #48	@ 0x30
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40005400 	.word	0x40005400
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40020400 	.word	0x40020400
 80036e8:	40005c00 	.word	0x40005c00
 80036ec:	40020000 	.word	0x40020000

080036f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003700:	d10d      	bne.n	800371e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b09      	ldr	r3, [pc, #36]	@ (800372c <HAL_TIM_Base_MspInit+0x3c>)
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	4a08      	ldr	r2, [pc, #32]	@ (800372c <HAL_TIM_Base_MspInit+0x3c>)
 800370c:	f043 0301 	orr.w	r3, r3, #1
 8003710:	6413      	str	r3, [r2, #64]	@ 0x40
 8003712:	4b06      	ldr	r3, [pc, #24]	@ (800372c <HAL_TIM_Base_MspInit+0x3c>)
 8003714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800371e:	bf00      	nop
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40023800 	.word	0x40023800

08003730 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003738:	f107 030c 	add.w	r3, r7, #12
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	605a      	str	r2, [r3, #4]
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	60da      	str	r2, [r3, #12]
 8003746:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003750:	d11d      	bne.n	800378e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	4b10      	ldr	r3, [pc, #64]	@ (8003798 <HAL_TIM_MspPostInit+0x68>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	4a0f      	ldr	r2, [pc, #60]	@ (8003798 <HAL_TIM_MspPostInit+0x68>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6313      	str	r3, [r2, #48]	@ 0x30
 8003762:	4b0d      	ldr	r3, [pc, #52]	@ (8003798 <HAL_TIM_MspPostInit+0x68>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	60bb      	str	r3, [r7, #8]
 800376c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 800376e:	2304      	movs	r3, #4
 8003770:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003772:	2302      	movs	r3, #2
 8003774:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003776:	2300      	movs	r3, #0
 8003778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800377a:	2300      	movs	r3, #0
 800377c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800377e:	2301      	movs	r3, #1
 8003780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 8003782:	f107 030c 	add.w	r3, r7, #12
 8003786:	4619      	mov	r1, r3
 8003788:	4804      	ldr	r0, [pc, #16]	@ (800379c <HAL_TIM_MspPostInit+0x6c>)
 800378a:	f000 fdf3 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800378e:	bf00      	nop
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40023800 	.word	0x40023800
 800379c:	40020000 	.word	0x40020000

080037a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08a      	sub	sp, #40	@ 0x28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a8:	f107 0314 	add.w	r3, r7, #20
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	60da      	str	r2, [r3, #12]
 80037b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a19      	ldr	r2, [pc, #100]	@ (8003824 <HAL_UART_MspInit+0x84>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d12c      	bne.n	800381c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ca:	4a17      	ldr	r2, [pc, #92]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037cc:	f043 0310 	orr.w	r3, r3, #16
 80037d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037d2:	4b15      	ldr	r3, [pc, #84]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	f003 0310 	and.w	r3, r3, #16
 80037da:	613b      	str	r3, [r7, #16]
 80037dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037de:	2300      	movs	r3, #0
 80037e0:	60fb      	str	r3, [r7, #12]
 80037e2:	4b11      	ldr	r3, [pc, #68]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e6:	4a10      	ldr	r2, [pc, #64]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003828 <HAL_UART_MspInit+0x88>)
 80037f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80037fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80037fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003800:	2302      	movs	r3, #2
 8003802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003804:	2300      	movs	r3, #0
 8003806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003808:	2303      	movs	r3, #3
 800380a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800380c:	2307      	movs	r3, #7
 800380e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	4619      	mov	r1, r3
 8003816:	4805      	ldr	r0, [pc, #20]	@ (800382c <HAL_UART_MspInit+0x8c>)
 8003818:	f000 fdac 	bl	8004374 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800381c:	bf00      	nop
 800381e:	3728      	adds	r7, #40	@ 0x28
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40011000 	.word	0x40011000
 8003828:	40023800 	.word	0x40023800
 800382c:	40020000 	.word	0x40020000

08003830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003834:	bf00      	nop
 8003836:	e7fd      	b.n	8003834 <NMI_Handler+0x4>

08003838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800383c:	bf00      	nop
 800383e:	e7fd      	b.n	800383c <HardFault_Handler+0x4>

08003840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003844:	bf00      	nop
 8003846:	e7fd      	b.n	8003844 <MemManage_Handler+0x4>

08003848 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800384c:	bf00      	nop
 800384e:	e7fd      	b.n	800384c <BusFault_Handler+0x4>

08003850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003854:	bf00      	nop
 8003856:	e7fd      	b.n	8003854 <UsageFault_Handler+0x4>

08003858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003866:	b480      	push	{r7}
 8003868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800386a:	bf00      	nop
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
	...

08003884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003888:	f000 f97e 	bl	8003b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  msCounter++;
 800388c:	4b03      	ldr	r3, [pc, #12]	@ (800389c <SysTick_Handler+0x18>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	3301      	adds	r3, #1
 8003892:	4a02      	ldr	r2, [pc, #8]	@ (800389c <SysTick_Handler+0x18>)
 8003894:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8003896:	bf00      	nop
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	20000aa4 	.word	0x20000aa4

080038a0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	uint32_t current_time = HAL_GetTick(); // Get current system time in milliseconds
 80038a6:	f000 f983 	bl	8003bb0 <HAL_GetTick>
 80038aa:	6078      	str	r0, [r7, #4]

	// Check if the interrupt is within the debounce period
	if (current_time - last_interrupt_time > 5)  // 10 ms debounce time
 80038ac:	4b0a      	ldr	r3, [pc, #40]	@ (80038d8 <EXTI9_5_IRQHandler+0x38>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b05      	cmp	r3, #5
 80038b6:	d907      	bls.n	80038c8 <EXTI9_5_IRQHandler+0x28>
	{
		pulse_count++;   // Increment pulse count only if outside debounce period
 80038b8:	4b08      	ldr	r3, [pc, #32]	@ (80038dc <EXTI9_5_IRQHandler+0x3c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3301      	adds	r3, #1
 80038be:	4a07      	ldr	r2, [pc, #28]	@ (80038dc <EXTI9_5_IRQHandler+0x3c>)
 80038c0:	6013      	str	r3, [r2, #0]
		last_interrupt_time = current_time; // Update last interrupt time
 80038c2:	4a05      	ldr	r2, [pc, #20]	@ (80038d8 <EXTI9_5_IRQHandler+0x38>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_Sensor_Pin);
 80038c8:	2020      	movs	r0, #32
 80038ca:	f000 fee9 	bl	80046a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000aac 	.word	0x20000aac
 80038dc:	20000814 	.word	0x20000814

080038e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  return 1;
 80038e4:	2301      	movs	r3, #1
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <_kill>:

int _kill(int pid, int sig)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038fa:	f006 fd49 	bl	800a390 <__errno>
 80038fe:	4603      	mov	r3, r0
 8003900:	2216      	movs	r2, #22
 8003902:	601a      	str	r2, [r3, #0]
  return -1;
 8003904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <_exit>:

void _exit (int status)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff ffe7 	bl	80038f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <_exit+0x12>

08003926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b086      	sub	sp, #24
 800392a:	af00      	add	r7, sp, #0
 800392c:	60f8      	str	r0, [r7, #12]
 800392e:	60b9      	str	r1, [r7, #8]
 8003930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003932:	2300      	movs	r3, #0
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	e00a      	b.n	800394e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003938:	f3af 8000 	nop.w
 800393c:	4601      	mov	r1, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	60ba      	str	r2, [r7, #8]
 8003944:	b2ca      	uxtb	r2, r1
 8003946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	3301      	adds	r3, #1
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	429a      	cmp	r2, r3
 8003954:	dbf0      	blt.n	8003938 <_read+0x12>
  }

  return len;
 8003956:	687b      	ldr	r3, [r7, #4]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
 8003970:	e009      	b.n	8003986 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	60ba      	str	r2, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	4618      	mov	r0, r3
 800397c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	3301      	adds	r3, #1
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	429a      	cmp	r2, r3
 800398c:	dbf1      	blt.n	8003972 <_write+0x12>
  }
  return len;
 800398e:	687b      	ldr	r3, [r7, #4]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <_close>:

int _close(int file)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039c0:	605a      	str	r2, [r3, #4]
  return 0;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <_isatty>:

int _isatty(int file)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039d8:	2301      	movs	r3, #1
}
 80039da:	4618      	mov	r0, r3
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b085      	sub	sp, #20
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	60f8      	str	r0, [r7, #12]
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a08:	4a14      	ldr	r2, [pc, #80]	@ (8003a5c <_sbrk+0x5c>)
 8003a0a:	4b15      	ldr	r3, [pc, #84]	@ (8003a60 <_sbrk+0x60>)
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a14:	4b13      	ldr	r3, [pc, #76]	@ (8003a64 <_sbrk+0x64>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d102      	bne.n	8003a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <_sbrk+0x64>)
 8003a1e:	4a12      	ldr	r2, [pc, #72]	@ (8003a68 <_sbrk+0x68>)
 8003a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a22:	4b10      	ldr	r3, [pc, #64]	@ (8003a64 <_sbrk+0x64>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4413      	add	r3, r2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d207      	bcs.n	8003a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a30:	f006 fcae 	bl	800a390 <__errno>
 8003a34:	4603      	mov	r3, r0
 8003a36:	220c      	movs	r2, #12
 8003a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3e:	e009      	b.n	8003a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a40:	4b08      	ldr	r3, [pc, #32]	@ (8003a64 <_sbrk+0x64>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a46:	4b07      	ldr	r3, [pc, #28]	@ (8003a64 <_sbrk+0x64>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	4a05      	ldr	r2, [pc, #20]	@ (8003a64 <_sbrk+0x64>)
 8003a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a52:	68fb      	ldr	r3, [r7, #12]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20040000 	.word	0x20040000
 8003a60:	00000400 	.word	0x00000400
 8003a64:	20000ab0 	.word	0x20000ab0
 8003a68:	20000c28 	.word	0x20000c28

08003a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a70:	4b06      	ldr	r3, [pc, #24]	@ (8003a8c <SystemInit+0x20>)
 8003a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a76:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <SystemInit+0x20>)
 8003a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a80:	bf00      	nop
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8003a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ac8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003a94:	f7ff ffea 	bl	8003a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a98:	480c      	ldr	r0, [pc, #48]	@ (8003acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a9a:	490d      	ldr	r1, [pc, #52]	@ (8003ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003aa0:	e002      	b.n	8003aa8 <LoopCopyDataInit>

08003aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aa6:	3304      	adds	r3, #4

08003aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aac:	d3f9      	bcc.n	8003aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aae:	4a0a      	ldr	r2, [pc, #40]	@ (8003ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8003adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ab4:	e001      	b.n	8003aba <LoopFillZerobss>

08003ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ab8:	3204      	adds	r2, #4

08003aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003abc:	d3fb      	bcc.n	8003ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003abe:	f006 fc6d 	bl	800a39c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ac2:	f7ff fa83 	bl	8002fcc <main>
  bx  lr    
 8003ac6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003ac8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ad0:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8003ad4:	0800e228 	.word	0x0800e228
  ldr r2, =_sbss
 8003ad8:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8003adc:	20000c24 	.word	0x20000c24

08003ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ae0:	e7fe      	b.n	8003ae0 <ADC_IRQHandler>
	...

08003ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b24 <HAL_Init+0x40>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0d      	ldr	r2, [pc, #52]	@ (8003b24 <HAL_Init+0x40>)
 8003aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <HAL_Init+0x40>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b24 <HAL_Init+0x40>)
 8003afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b00:	4b08      	ldr	r3, [pc, #32]	@ (8003b24 <HAL_Init+0x40>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a07      	ldr	r2, [pc, #28]	@ (8003b24 <HAL_Init+0x40>)
 8003b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b0c:	2003      	movs	r0, #3
 8003b0e:	f000 f94f 	bl	8003db0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b12:	200f      	movs	r0, #15
 8003b14:	f000 f808 	bl	8003b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b18:	f7ff fd24 	bl	8003564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40023c00 	.word	0x40023c00

08003b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b30:	4b12      	ldr	r3, [pc, #72]	@ (8003b7c <HAL_InitTick+0x54>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	4b12      	ldr	r3, [pc, #72]	@ (8003b80 <HAL_InitTick+0x58>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 f967 	bl	8003e1a <HAL_SYSTICK_Config>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e00e      	b.n	8003b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b0f      	cmp	r3, #15
 8003b5a:	d80a      	bhi.n	8003b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	f04f 30ff 	mov.w	r0, #4294967295
 8003b64:	f000 f92f 	bl	8003dc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b68:	4a06      	ldr	r2, [pc, #24]	@ (8003b84 <HAL_InitTick+0x5c>)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	e000      	b.n	8003b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3708      	adds	r7, #8
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000084 	.word	0x20000084
 8003b80:	2000008c 	.word	0x2000008c
 8003b84:	20000088 	.word	0x20000088

08003b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ba8 <HAL_IncTick+0x20>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	461a      	mov	r2, r3
 8003b92:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <HAL_IncTick+0x24>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4413      	add	r3, r2
 8003b98:	4a04      	ldr	r2, [pc, #16]	@ (8003bac <HAL_IncTick+0x24>)
 8003b9a:	6013      	str	r3, [r2, #0]
}
 8003b9c:	bf00      	nop
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	2000008c 	.word	0x2000008c
 8003bac:	20000ab4 	.word	0x20000ab4

08003bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bb4:	4b03      	ldr	r3, [pc, #12]	@ (8003bc4 <HAL_GetTick+0x14>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	20000ab4 	.word	0x20000ab4

08003bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bd0:	f7ff ffee 	bl	8003bb0 <HAL_GetTick>
 8003bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be0:	d005      	beq.n	8003bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003be2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <HAL_Delay+0x44>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4413      	add	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bee:	bf00      	nop
 8003bf0:	f7ff ffde 	bl	8003bb0 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d8f7      	bhi.n	8003bf0 <HAL_Delay+0x28>
  {
  }
}
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	2000008c 	.word	0x2000008c

08003c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c20:	4b0c      	ldr	r3, [pc, #48]	@ (8003c54 <__NVIC_SetPriorityGrouping+0x44>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c42:	4a04      	ldr	r2, [pc, #16]	@ (8003c54 <__NVIC_SetPriorityGrouping+0x44>)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	60d3      	str	r3, [r2, #12]
}
 8003c48:	bf00      	nop
 8003c4a:	3714      	adds	r7, #20
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	e000ed00 	.word	0xe000ed00

08003c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c5c:	4b04      	ldr	r3, [pc, #16]	@ (8003c70 <__NVIC_GetPriorityGrouping+0x18>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	0a1b      	lsrs	r3, r3, #8
 8003c62:	f003 0307 	and.w	r3, r3, #7
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	e000ed00 	.word	0xe000ed00

08003c74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	db0b      	blt.n	8003c9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c86:	79fb      	ldrb	r3, [r7, #7]
 8003c88:	f003 021f 	and.w	r2, r3, #31
 8003c8c:	4907      	ldr	r1, [pc, #28]	@ (8003cac <__NVIC_EnableIRQ+0x38>)
 8003c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c92:	095b      	lsrs	r3, r3, #5
 8003c94:	2001      	movs	r0, #1
 8003c96:	fa00 f202 	lsl.w	r2, r0, r2
 8003c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	e000e100 	.word	0xe000e100

08003cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	6039      	str	r1, [r7, #0]
 8003cba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	db0a      	blt.n	8003cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	490c      	ldr	r1, [pc, #48]	@ (8003cfc <__NVIC_SetPriority+0x4c>)
 8003cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cce:	0112      	lsls	r2, r2, #4
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cd8:	e00a      	b.n	8003cf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	4908      	ldr	r1, [pc, #32]	@ (8003d00 <__NVIC_SetPriority+0x50>)
 8003ce0:	79fb      	ldrb	r3, [r7, #7]
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	3b04      	subs	r3, #4
 8003ce8:	0112      	lsls	r2, r2, #4
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	440b      	add	r3, r1
 8003cee:	761a      	strb	r2, [r3, #24]
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	e000e100 	.word	0xe000e100
 8003d00:	e000ed00 	.word	0xe000ed00

08003d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b089      	sub	sp, #36	@ 0x24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f1c3 0307 	rsb	r3, r3, #7
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	bf28      	it	cs
 8003d22:	2304      	movcs	r3, #4
 8003d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	2b06      	cmp	r3, #6
 8003d2c:	d902      	bls.n	8003d34 <NVIC_EncodePriority+0x30>
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	3b03      	subs	r3, #3
 8003d32:	e000      	b.n	8003d36 <NVIC_EncodePriority+0x32>
 8003d34:	2300      	movs	r3, #0
 8003d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d38:	f04f 32ff 	mov.w	r2, #4294967295
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	43da      	mvns	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	401a      	ands	r2, r3
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	fa01 f303 	lsl.w	r3, r1, r3
 8003d56:	43d9      	mvns	r1, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d5c:	4313      	orrs	r3, r2
         );
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3724      	adds	r7, #36	@ 0x24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
	...

08003d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d7c:	d301      	bcc.n	8003d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e00f      	b.n	8003da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d82:	4a0a      	ldr	r2, [pc, #40]	@ (8003dac <SysTick_Config+0x40>)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3b01      	subs	r3, #1
 8003d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d8a:	210f      	movs	r1, #15
 8003d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d90:	f7ff ff8e 	bl	8003cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d94:	4b05      	ldr	r3, [pc, #20]	@ (8003dac <SysTick_Config+0x40>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d9a:	4b04      	ldr	r3, [pc, #16]	@ (8003dac <SysTick_Config+0x40>)
 8003d9c:	2207      	movs	r2, #7
 8003d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	e000e010 	.word	0xe000e010

08003db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f7ff ff29 	bl	8003c10 <__NVIC_SetPriorityGrouping>
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b086      	sub	sp, #24
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	4603      	mov	r3, r0
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	607a      	str	r2, [r7, #4]
 8003dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dd8:	f7ff ff3e 	bl	8003c58 <__NVIC_GetPriorityGrouping>
 8003ddc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	68b9      	ldr	r1, [r7, #8]
 8003de2:	6978      	ldr	r0, [r7, #20]
 8003de4:	f7ff ff8e 	bl	8003d04 <NVIC_EncodePriority>
 8003de8:	4602      	mov	r2, r0
 8003dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dee:	4611      	mov	r1, r2
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff ff5d 	bl	8003cb0 <__NVIC_SetPriority>
}
 8003df6:	bf00      	nop
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	4603      	mov	r3, r0
 8003e06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff ff31 	bl	8003c74 <__NVIC_EnableIRQ>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b082      	sub	sp, #8
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff ffa2 	bl	8003d6c <SysTick_Config>
 8003e28:	4603      	mov	r3, r0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e40:	f7ff feb6 	bl	8003bb0 <HAL_GetTick>
 8003e44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d008      	beq.n	8003e64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2280      	movs	r2, #128	@ 0x80
 8003e56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e052      	b.n	8003f0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0216 	bic.w	r2, r2, #22
 8003e72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695a      	ldr	r2, [r3, #20]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d103      	bne.n	8003e94 <HAL_DMA_Abort+0x62>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0208 	bic.w	r2, r2, #8
 8003ea2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0201 	bic.w	r2, r2, #1
 8003eb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb4:	e013      	b.n	8003ede <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eb6:	f7ff fe7b 	bl	8003bb0 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b05      	cmp	r3, #5
 8003ec2:	d90c      	bls.n	8003ede <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2203      	movs	r2, #3
 8003ece:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e015      	b.n	8003f0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1e4      	bne.n	8003eb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef0:	223f      	movs	r2, #63	@ 0x3f
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d004      	beq.n	8003f30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2280      	movs	r2, #128	@ 0x80
 8003f2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e00c      	b.n	8003f4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2205      	movs	r2, #5
 8003f34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0201 	bic.w	r2, r2, #1
 8003f46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
	...

08003f58 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003f6a:	4b23      	ldr	r3, [pc, #140]	@ (8003ff8 <HAL_FLASH_Program+0xa0>)
 8003f6c:	7e1b      	ldrb	r3, [r3, #24]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d101      	bne.n	8003f76 <HAL_FLASH_Program+0x1e>
 8003f72:	2302      	movs	r3, #2
 8003f74:	e03b      	b.n	8003fee <HAL_FLASH_Program+0x96>
 8003f76:	4b20      	ldr	r3, [pc, #128]	@ (8003ff8 <HAL_FLASH_Program+0xa0>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f7c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003f80:	f000 f870 	bl	8004064 <FLASH_WaitForLastOperation>
 8003f84:	4603      	mov	r3, r0
 8003f86:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d12b      	bne.n	8003fe6 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d105      	bne.n	8003fa0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003f94:	783b      	ldrb	r3, [r7, #0]
 8003f96:	4619      	mov	r1, r3
 8003f98:	68b8      	ldr	r0, [r7, #8]
 8003f9a:	f000 f91b 	bl	80041d4 <FLASH_Program_Byte>
 8003f9e:	e016      	b.n	8003fce <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d105      	bne.n	8003fb2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003fa6:	883b      	ldrh	r3, [r7, #0]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	68b8      	ldr	r0, [r7, #8]
 8003fac:	f000 f8ee 	bl	800418c <FLASH_Program_HalfWord>
 8003fb0:	e00d      	b.n	8003fce <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d105      	bne.n	8003fc4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	4619      	mov	r1, r3
 8003fbc:	68b8      	ldr	r0, [r7, #8]
 8003fbe:	f000 f8c3 	bl	8004148 <FLASH_Program_Word>
 8003fc2:	e004      	b.n	8003fce <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003fc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fc8:	68b8      	ldr	r0, [r7, #8]
 8003fca:	f000 f88b 	bl	80040e4 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fce:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003fd2:	f000 f847 	bl	8004064 <FLASH_WaitForLastOperation>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003fda:	4b08      	ldr	r3, [pc, #32]	@ (8003ffc <HAL_FLASH_Program+0xa4>)
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4a07      	ldr	r2, [pc, #28]	@ (8003ffc <HAL_FLASH_Program+0xa4>)
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003fe6:	4b04      	ldr	r3, [pc, #16]	@ (8003ff8 <HAL_FLASH_Program+0xa0>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	761a      	strb	r2, [r3, #24]

  return status;
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000ab8 	.word	0x20000ab8
 8003ffc:	40023c00 	.word	0x40023c00

08004000 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800400a:	4b0b      	ldr	r3, [pc, #44]	@ (8004038 <HAL_FLASH_Unlock+0x38>)
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	da0b      	bge.n	800402a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004012:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <HAL_FLASH_Unlock+0x38>)
 8004014:	4a09      	ldr	r2, [pc, #36]	@ (800403c <HAL_FLASH_Unlock+0x3c>)
 8004016:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004018:	4b07      	ldr	r3, [pc, #28]	@ (8004038 <HAL_FLASH_Unlock+0x38>)
 800401a:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <HAL_FLASH_Unlock+0x40>)
 800401c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800401e:	4b06      	ldr	r3, [pc, #24]	@ (8004038 <HAL_FLASH_Unlock+0x38>)
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	2b00      	cmp	r3, #0
 8004024:	da01      	bge.n	800402a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800402a:	79fb      	ldrb	r3, [r7, #7]
}
 800402c:	4618      	mov	r0, r3
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40023c00 	.word	0x40023c00
 800403c:	45670123 	.word	0x45670123
 8004040:	cdef89ab 	.word	0xcdef89ab

08004044 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004048:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <HAL_FLASH_Lock+0x1c>)
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	4a04      	ldr	r2, [pc, #16]	@ (8004060 <HAL_FLASH_Lock+0x1c>)
 800404e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004052:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	40023c00 	.word	0x40023c00

08004064 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004070:	4b1a      	ldr	r3, [pc, #104]	@ (80040dc <FLASH_WaitForLastOperation+0x78>)
 8004072:	2200      	movs	r2, #0
 8004074:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004076:	f7ff fd9b 	bl	8003bb0 <HAL_GetTick>
 800407a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800407c:	e010      	b.n	80040a0 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004084:	d00c      	beq.n	80040a0 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d007      	beq.n	800409c <FLASH_WaitForLastOperation+0x38>
 800408c:	f7ff fd90 	bl	8003bb0 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	429a      	cmp	r2, r3
 800409a:	d201      	bcs.n	80040a0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e019      	b.n	80040d4 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80040a0:	4b0f      	ldr	r3, [pc, #60]	@ (80040e0 <FLASH_WaitForLastOperation+0x7c>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e8      	bne.n	800407e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80040ac:	4b0c      	ldr	r3, [pc, #48]	@ (80040e0 <FLASH_WaitForLastOperation+0x7c>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80040b8:	4b09      	ldr	r3, [pc, #36]	@ (80040e0 <FLASH_WaitForLastOperation+0x7c>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80040be:	4b08      	ldr	r3, [pc, #32]	@ (80040e0 <FLASH_WaitForLastOperation+0x7c>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80040ca:	f000 f8a5 	bl	8004218 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e000      	b.n	80040d4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0

}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20000ab8 	.word	0x20000ab8
 80040e0:	40023c00 	.word	0x40023c00

080040e4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80040f0:	4b14      	ldr	r3, [pc, #80]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	4a13      	ldr	r2, [pc, #76]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 80040f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80040fc:	4b11      	ldr	r3, [pc, #68]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	4a10      	ldr	r2, [pc, #64]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 8004102:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004106:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004108:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	4a0d      	ldr	r2, [pc, #52]	@ (8004144 <FLASH_Program_DoubleWord+0x60>)
 800410e:	f043 0301 	orr.w	r3, r3, #1
 8004112:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800411a:	f3bf 8f6f 	isb	sy
}
 800411e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8004120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004124:	f04f 0200 	mov.w	r2, #0
 8004128:	f04f 0300 	mov.w	r3, #0
 800412c:	000a      	movs	r2, r1
 800412e:	2300      	movs	r3, #0
 8004130:	68f9      	ldr	r1, [r7, #12]
 8004132:	3104      	adds	r1, #4
 8004134:	4613      	mov	r3, r2
 8004136:	600b      	str	r3, [r1, #0]
}
 8004138:	bf00      	nop
 800413a:	3714      	adds	r7, #20
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	40023c00 	.word	0x40023c00

08004148 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004152:	4b0d      	ldr	r3, [pc, #52]	@ (8004188 <FLASH_Program_Word+0x40>)
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	4a0c      	ldr	r2, [pc, #48]	@ (8004188 <FLASH_Program_Word+0x40>)
 8004158:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800415c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800415e:	4b0a      	ldr	r3, [pc, #40]	@ (8004188 <FLASH_Program_Word+0x40>)
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	4a09      	ldr	r2, [pc, #36]	@ (8004188 <FLASH_Program_Word+0x40>)
 8004164:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004168:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800416a:	4b07      	ldr	r3, [pc, #28]	@ (8004188 <FLASH_Program_Word+0x40>)
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	4a06      	ldr	r2, [pc, #24]	@ (8004188 <FLASH_Program_Word+0x40>)
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	601a      	str	r2, [r3, #0]
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	40023c00 	.word	0x40023c00

0800418c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004198:	4b0d      	ldr	r3, [pc, #52]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	4a0c      	ldr	r2, [pc, #48]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 800419e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80041a4:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	4a09      	ldr	r2, [pc, #36]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 80041aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80041b0:	4b07      	ldr	r3, [pc, #28]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	4a06      	ldr	r2, [pc, #24]	@ (80041d0 <FLASH_Program_HalfWord+0x44>)
 80041b6:	f043 0301 	orr.w	r3, r3, #1
 80041ba:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	887a      	ldrh	r2, [r7, #2]
 80041c0:	801a      	strh	r2, [r3, #0]
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40023c00 	.word	0x40023c00

080041d4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80041e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80041ec:	4b09      	ldr	r3, [pc, #36]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041ee:	4a09      	ldr	r2, [pc, #36]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80041f4:	4b07      	ldr	r3, [pc, #28]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	4a06      	ldr	r2, [pc, #24]	@ (8004214 <FLASH_Program_Byte+0x40>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	78fa      	ldrb	r2, [r7, #3]
 8004204:	701a      	strb	r2, [r3, #0]
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40023c00 	.word	0x40023c00

08004218 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800421c:	4b2f      	ldr	r3, [pc, #188]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0310 	and.w	r3, r3, #16
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004228:	4b2d      	ldr	r3, [pc, #180]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	f043 0310 	orr.w	r3, r3, #16
 8004230:	4a2b      	ldr	r2, [pc, #172]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 8004232:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004234:	4b29      	ldr	r3, [pc, #164]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004236:	2210      	movs	r2, #16
 8004238:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800423a:	4b28      	ldr	r3, [pc, #160]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b00      	cmp	r3, #0
 8004244:	d008      	beq.n	8004258 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004246:	4b26      	ldr	r3, [pc, #152]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f043 0308 	orr.w	r3, r3, #8
 800424e:	4a24      	ldr	r2, [pc, #144]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 8004250:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004252:	4b22      	ldr	r3, [pc, #136]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004254:	2220      	movs	r2, #32
 8004256:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004258:	4b20      	ldr	r3, [pc, #128]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004260:	2b00      	cmp	r3, #0
 8004262:	d008      	beq.n	8004276 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004264:	4b1e      	ldr	r3, [pc, #120]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	f043 0304 	orr.w	r3, r3, #4
 800426c:	4a1c      	ldr	r2, [pc, #112]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 800426e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004270:	4b1a      	ldr	r3, [pc, #104]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004272:	2240      	movs	r2, #64	@ 0x40
 8004274:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004276:	4b19      	ldr	r3, [pc, #100]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800427e:	2b00      	cmp	r3, #0
 8004280:	d008      	beq.n	8004294 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004282:	4b17      	ldr	r3, [pc, #92]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f043 0302 	orr.w	r3, r3, #2
 800428a:	4a15      	ldr	r2, [pc, #84]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 800428c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800428e:	4b13      	ldr	r3, [pc, #76]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004290:	2280      	movs	r2, #128	@ 0x80
 8004292:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004294:	4b11      	ldr	r3, [pc, #68]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429c:	2b00      	cmp	r3, #0
 800429e:	d009      	beq.n	80042b4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80042a0:	4b0f      	ldr	r3, [pc, #60]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	f043 0301 	orr.w	r3, r3, #1
 80042a8:	4a0d      	ldr	r2, [pc, #52]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 80042aa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80042ac:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 80042ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042b2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80042b4:	4b09      	ldr	r3, [pc, #36]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d008      	beq.n	80042d2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80042c0:	4b07      	ldr	r3, [pc, #28]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	f043 0320 	orr.w	r3, r3, #32
 80042c8:	4a05      	ldr	r2, [pc, #20]	@ (80042e0 <FLASH_SetErrorCode+0xc8>)
 80042ca:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80042cc:	4b03      	ldr	r3, [pc, #12]	@ (80042dc <FLASH_SetErrorCode+0xc4>)
 80042ce:	2202      	movs	r2, #2
 80042d0:	60da      	str	r2, [r3, #12]
  }
}
 80042d2:	bf00      	nop
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	40023c00 	.word	0x40023c00
 80042e0:	20000ab8 	.word	0x20000ab8

080042e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80042f4:	78fb      	ldrb	r3, [r7, #3]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d102      	bne.n	8004300 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	e010      	b.n	8004322 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d103      	bne.n	800430e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004306:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	e009      	b.n	8004322 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d103      	bne.n	800431c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004314:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	e002      	b.n	8004322 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800431c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004320:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004322:	4b13      	ldr	r3, [pc, #76]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	4a12      	ldr	r2, [pc, #72]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800432c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800432e:	4b10      	ldr	r3, [pc, #64]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004330:	691a      	ldr	r2, [r3, #16]
 8004332:	490f      	ldr	r1, [pc, #60]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800433a:	4b0d      	ldr	r3, [pc, #52]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	4a0c      	ldr	r2, [pc, #48]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004340:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004344:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004346:	4b0a      	ldr	r3, [pc, #40]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004348:	691a      	ldr	r2, [r3, #16]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4313      	orrs	r3, r2
 8004350:	4a07      	ldr	r2, [pc, #28]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 8004352:	f043 0302 	orr.w	r3, r3, #2
 8004356:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004358:	4b05      	ldr	r3, [pc, #20]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	4a04      	ldr	r2, [pc, #16]	@ (8004370 <FLASH_Erase_Sector+0x8c>)
 800435e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004362:	6113      	str	r3, [r2, #16]
}
 8004364:	bf00      	nop
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	40023c00 	.word	0x40023c00

08004374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004374:	b480      	push	{r7}
 8004376:	b089      	sub	sp, #36	@ 0x24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004382:	2300      	movs	r3, #0
 8004384:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004386:	2300      	movs	r3, #0
 8004388:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800438a:	2300      	movs	r3, #0
 800438c:	61fb      	str	r3, [r7, #28]
 800438e:	e153      	b.n	8004638 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004390:	2201      	movs	r2, #1
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	fa02 f303 	lsl.w	r3, r2, r3
 8004398:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	4013      	ands	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	f040 8142 	bne.w	8004632 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d005      	beq.n	80043c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d130      	bne.n	8004428 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	2203      	movs	r2, #3
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	43db      	mvns	r3, r3
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4013      	ands	r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043fc:	2201      	movs	r2, #1
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4013      	ands	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	f003 0201 	and.w	r2, r3, #1
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	4313      	orrs	r3, r2
 8004420:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f003 0303 	and.w	r3, r3, #3
 8004430:	2b03      	cmp	r3, #3
 8004432:	d017      	beq.n	8004464 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	2203      	movs	r2, #3
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4013      	ands	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f003 0303 	and.w	r3, r3, #3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d123      	bne.n	80044b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	08da      	lsrs	r2, r3, #3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	3208      	adds	r2, #8
 8004478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800447c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	220f      	movs	r2, #15
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	43db      	mvns	r3, r3
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	4013      	ands	r3, r2
 8004492:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	f003 0307 	and.w	r3, r3, #7
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	08da      	lsrs	r2, r3, #3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	3208      	adds	r2, #8
 80044b2:	69b9      	ldr	r1, [r7, #24]
 80044b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	2203      	movs	r2, #3
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	4013      	ands	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 0203 	and.w	r2, r3, #3
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 809c 	beq.w	8004632 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044fa:	2300      	movs	r3, #0
 80044fc:	60fb      	str	r3, [r7, #12]
 80044fe:	4b54      	ldr	r3, [pc, #336]	@ (8004650 <HAL_GPIO_Init+0x2dc>)
 8004500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004502:	4a53      	ldr	r2, [pc, #332]	@ (8004650 <HAL_GPIO_Init+0x2dc>)
 8004504:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004508:	6453      	str	r3, [r2, #68]	@ 0x44
 800450a:	4b51      	ldr	r3, [pc, #324]	@ (8004650 <HAL_GPIO_Init+0x2dc>)
 800450c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004516:	4a4f      	ldr	r2, [pc, #316]	@ (8004654 <HAL_GPIO_Init+0x2e0>)
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	089b      	lsrs	r3, r3, #2
 800451c:	3302      	adds	r3, #2
 800451e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	220f      	movs	r2, #15
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	43db      	mvns	r3, r3
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	4013      	ands	r3, r2
 8004538:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a46      	ldr	r2, [pc, #280]	@ (8004658 <HAL_GPIO_Init+0x2e4>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d013      	beq.n	800456a <HAL_GPIO_Init+0x1f6>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a45      	ldr	r2, [pc, #276]	@ (800465c <HAL_GPIO_Init+0x2e8>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00d      	beq.n	8004566 <HAL_GPIO_Init+0x1f2>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a44      	ldr	r2, [pc, #272]	@ (8004660 <HAL_GPIO_Init+0x2ec>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d007      	beq.n	8004562 <HAL_GPIO_Init+0x1ee>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a43      	ldr	r2, [pc, #268]	@ (8004664 <HAL_GPIO_Init+0x2f0>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d101      	bne.n	800455e <HAL_GPIO_Init+0x1ea>
 800455a:	2303      	movs	r3, #3
 800455c:	e006      	b.n	800456c <HAL_GPIO_Init+0x1f8>
 800455e:	2307      	movs	r3, #7
 8004560:	e004      	b.n	800456c <HAL_GPIO_Init+0x1f8>
 8004562:	2302      	movs	r3, #2
 8004564:	e002      	b.n	800456c <HAL_GPIO_Init+0x1f8>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <HAL_GPIO_Init+0x1f8>
 800456a:	2300      	movs	r3, #0
 800456c:	69fa      	ldr	r2, [r7, #28]
 800456e:	f002 0203 	and.w	r2, r2, #3
 8004572:	0092      	lsls	r2, r2, #2
 8004574:	4093      	lsls	r3, r2
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	4313      	orrs	r3, r2
 800457a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800457c:	4935      	ldr	r1, [pc, #212]	@ (8004654 <HAL_GPIO_Init+0x2e0>)
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	089b      	lsrs	r3, r3, #2
 8004582:	3302      	adds	r3, #2
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800458a:	4b37      	ldr	r3, [pc, #220]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	43db      	mvns	r3, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4013      	ands	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045ae:	4a2e      	ldr	r2, [pc, #184]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045b4:	4b2c      	ldr	r3, [pc, #176]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	43db      	mvns	r3, r3
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	4013      	ands	r3, r2
 80045c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045d8:	4a23      	ldr	r2, [pc, #140]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045de:	4b22      	ldr	r3, [pc, #136]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	43db      	mvns	r3, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4013      	ands	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	4313      	orrs	r3, r2
 8004600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004602:	4a19      	ldr	r2, [pc, #100]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004608:	4b17      	ldr	r3, [pc, #92]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	43db      	mvns	r3, r3
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	4013      	ands	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800462c:	4a0e      	ldr	r2, [pc, #56]	@ (8004668 <HAL_GPIO_Init+0x2f4>)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	3301      	adds	r3, #1
 8004636:	61fb      	str	r3, [r7, #28]
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	2b0f      	cmp	r3, #15
 800463c:	f67f aea8 	bls.w	8004390 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004640:	bf00      	nop
 8004642:	bf00      	nop
 8004644:	3724      	adds	r7, #36	@ 0x24
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40023800 	.word	0x40023800
 8004654:	40013800 	.word	0x40013800
 8004658:	40020000 	.word	0x40020000
 800465c:	40020400 	.word	0x40020400
 8004660:	40020800 	.word	0x40020800
 8004664:	40020c00 	.word	0x40020c00
 8004668:	40013c00 	.word	0x40013c00

0800466c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	807b      	strh	r3, [r7, #2]
 8004678:	4613      	mov	r3, r2
 800467a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800467c:	787b      	ldrb	r3, [r7, #1]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004682:	887a      	ldrh	r2, [r7, #2]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004688:	e003      	b.n	8004692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800468a:	887b      	ldrh	r3, [r7, #2]
 800468c:	041a      	lsls	r2, r3, #16
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	619a      	str	r2, [r3, #24]
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
	...

080046a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4603      	mov	r3, r0
 80046a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046aa:	4b08      	ldr	r3, [pc, #32]	@ (80046cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	88fb      	ldrh	r3, [r7, #6]
 80046b0:	4013      	ands	r3, r2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d006      	beq.n	80046c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046b6:	4a05      	ldr	r2, [pc, #20]	@ (80046cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046bc:	88fb      	ldrh	r3, [r7, #6]
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 f806 	bl	80046d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80046c4:	bf00      	nop
 80046c6:	3708      	adds	r7, #8
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	40013c00 	.word	0x40013c00

080046d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
	...

080046e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d101      	bne.n	80046fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e12b      	b.n	8004952 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d106      	bne.n	8004714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7fe ff50 	bl	80035b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2224      	movs	r2, #36	@ 0x24
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0201 	bic.w	r2, r2, #1
 800472a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800473a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800474a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800474c:	f001 ffa4 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
 8004750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	4a81      	ldr	r2, [pc, #516]	@ (800495c <HAL_I2C_Init+0x274>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d807      	bhi.n	800476c <HAL_I2C_Init+0x84>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	4a80      	ldr	r2, [pc, #512]	@ (8004960 <HAL_I2C_Init+0x278>)
 8004760:	4293      	cmp	r3, r2
 8004762:	bf94      	ite	ls
 8004764:	2301      	movls	r3, #1
 8004766:	2300      	movhi	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	e006      	b.n	800477a <HAL_I2C_Init+0x92>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a7d      	ldr	r2, [pc, #500]	@ (8004964 <HAL_I2C_Init+0x27c>)
 8004770:	4293      	cmp	r3, r2
 8004772:	bf94      	ite	ls
 8004774:	2301      	movls	r3, #1
 8004776:	2300      	movhi	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e0e7      	b.n	8004952 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	4a78      	ldr	r2, [pc, #480]	@ (8004968 <HAL_I2C_Init+0x280>)
 8004786:	fba2 2303 	umull	r2, r3, r2, r3
 800478a:	0c9b      	lsrs	r3, r3, #18
 800478c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68ba      	ldr	r2, [r7, #8]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	4a6a      	ldr	r2, [pc, #424]	@ (800495c <HAL_I2C_Init+0x274>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d802      	bhi.n	80047bc <HAL_I2C_Init+0xd4>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	3301      	adds	r3, #1
 80047ba:	e009      	b.n	80047d0 <HAL_I2C_Init+0xe8>
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047c2:	fb02 f303 	mul.w	r3, r2, r3
 80047c6:	4a69      	ldr	r2, [pc, #420]	@ (800496c <HAL_I2C_Init+0x284>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	099b      	lsrs	r3, r3, #6
 80047ce:	3301      	adds	r3, #1
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6812      	ldr	r2, [r2, #0]
 80047d4:	430b      	orrs	r3, r1
 80047d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	495c      	ldr	r1, [pc, #368]	@ (800495c <HAL_I2C_Init+0x274>)
 80047ec:	428b      	cmp	r3, r1
 80047ee:	d819      	bhi.n	8004824 <HAL_I2C_Init+0x13c>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	1e59      	subs	r1, r3, #1
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80047fe:	1c59      	adds	r1, r3, #1
 8004800:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004804:	400b      	ands	r3, r1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_I2C_Init+0x138>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	1e59      	subs	r1, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fbb1 f3f3 	udiv	r3, r1, r3
 8004818:	3301      	adds	r3, #1
 800481a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481e:	e051      	b.n	80048c4 <HAL_I2C_Init+0x1dc>
 8004820:	2304      	movs	r3, #4
 8004822:	e04f      	b.n	80048c4 <HAL_I2C_Init+0x1dc>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d111      	bne.n	8004850 <HAL_I2C_Init+0x168>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	1e58      	subs	r0, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6859      	ldr	r1, [r3, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	440b      	add	r3, r1
 800483a:	fbb0 f3f3 	udiv	r3, r0, r3
 800483e:	3301      	adds	r3, #1
 8004840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004844:	2b00      	cmp	r3, #0
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	e012      	b.n	8004876 <HAL_I2C_Init+0x18e>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1e58      	subs	r0, r3, #1
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	0099      	lsls	r1, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	fbb0 f3f3 	udiv	r3, r0, r3
 8004866:	3301      	adds	r3, #1
 8004868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800486c:	2b00      	cmp	r3, #0
 800486e:	bf0c      	ite	eq
 8004870:	2301      	moveq	r3, #1
 8004872:	2300      	movne	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <HAL_I2C_Init+0x196>
 800487a:	2301      	movs	r3, #1
 800487c:	e022      	b.n	80048c4 <HAL_I2C_Init+0x1dc>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10e      	bne.n	80048a4 <HAL_I2C_Init+0x1bc>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	1e58      	subs	r0, r3, #1
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	460b      	mov	r3, r1
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	440b      	add	r3, r1
 8004894:	fbb0 f3f3 	udiv	r3, r0, r3
 8004898:	3301      	adds	r3, #1
 800489a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800489e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048a2:	e00f      	b.n	80048c4 <HAL_I2C_Init+0x1dc>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1e58      	subs	r0, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	460b      	mov	r3, r1
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	0099      	lsls	r1, r3, #2
 80048b4:	440b      	add	r3, r1
 80048b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ba:	3301      	adds	r3, #1
 80048bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048c4:	6879      	ldr	r1, [r7, #4]
 80048c6:	6809      	ldr	r1, [r1, #0]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69da      	ldr	r2, [r3, #28]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6911      	ldr	r1, [r2, #16]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	68d2      	ldr	r2, [r2, #12]
 80048fe:	4311      	orrs	r1, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6812      	ldr	r2, [r2, #0]
 8004904:	430b      	orrs	r3, r1
 8004906:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695a      	ldr	r2, [r3, #20]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f042 0201 	orr.w	r2, r2, #1
 8004932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2220      	movs	r2, #32
 800493e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	000186a0 	.word	0x000186a0
 8004960:	001e847f 	.word	0x001e847f
 8004964:	003d08ff 	.word	0x003d08ff
 8004968:	431bde83 	.word	0x431bde83
 800496c:	10624dd3 	.word	0x10624dd3

08004970 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	607a      	str	r2, [r7, #4]
 800497a:	461a      	mov	r2, r3
 800497c:	460b      	mov	r3, r1
 800497e:	817b      	strh	r3, [r7, #10]
 8004980:	4613      	mov	r3, r2
 8004982:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004984:	f7ff f914 	bl	8003bb0 <HAL_GetTick>
 8004988:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b20      	cmp	r3, #32
 8004994:	f040 80e0 	bne.w	8004b58 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	2319      	movs	r3, #25
 800499e:	2201      	movs	r2, #1
 80049a0:	4970      	ldr	r1, [pc, #448]	@ (8004b64 <HAL_I2C_Master_Transmit+0x1f4>)
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f001 fa4a 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80049ae:	2302      	movs	r3, #2
 80049b0:	e0d3      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_I2C_Master_Transmit+0x50>
 80049bc:	2302      	movs	r3, #2
 80049be:	e0cc      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d007      	beq.n	80049e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0201 	orr.w	r2, r2, #1
 80049e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2221      	movs	r2, #33	@ 0x21
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2210      	movs	r2, #16
 8004a02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	893a      	ldrh	r2, [r7, #8]
 8004a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a50      	ldr	r2, [pc, #320]	@ (8004b68 <HAL_I2C_Master_Transmit+0x1f8>)
 8004a26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a28:	8979      	ldrh	r1, [r7, #10]
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	6a3a      	ldr	r2, [r7, #32]
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 ff36 	bl	80058a0 <I2C_MasterRequestWrite>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e08d      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	613b      	str	r3, [r7, #16]
 8004a52:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a54:	e066      	b.n	8004b24 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	6a39      	ldr	r1, [r7, #32]
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f001 fb08 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00d      	beq.n	8004a82 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d107      	bne.n	8004a7e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e06b      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	781a      	ldrb	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a92:	1c5a      	adds	r2, r3, #1
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d11b      	bne.n	8004af8 <HAL_I2C_Master_Transmit+0x188>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d017      	beq.n	8004af8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	781a      	ldrb	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	6a39      	ldr	r1, [r7, #32]
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f001 faff 	bl	8006100 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00d      	beq.n	8004b24 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d107      	bne.n	8004b20 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b1e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e01a      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d194      	bne.n	8004a56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	e000      	b.n	8004b5a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b58:	2302      	movs	r3, #2
  }
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3718      	adds	r7, #24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	00100002 	.word	0x00100002
 8004b68:	ffff0000 	.word	0xffff0000

08004b6c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b08c      	sub	sp, #48	@ 0x30
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	607a      	str	r2, [r7, #4]
 8004b76:	461a      	mov	r2, r3
 8004b78:	460b      	mov	r3, r1
 8004b7a:	817b      	strh	r3, [r7, #10]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b80:	f7ff f816 	bl	8003bb0 <HAL_GetTick>
 8004b84:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	f040 8217 	bne.w	8004fc2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	2319      	movs	r3, #25
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	497c      	ldr	r1, [pc, #496]	@ (8004d90 <HAL_I2C_Master_Receive+0x224>)
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f001 f94c 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004baa:	2302      	movs	r3, #2
 8004bac:	e20a      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_I2C_Master_Receive+0x50>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e203      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d007      	beq.n	8004be2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0201 	orr.w	r2, r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2222      	movs	r2, #34	@ 0x22
 8004bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2210      	movs	r2, #16
 8004bfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	893a      	ldrh	r2, [r7, #8]
 8004c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	4a5c      	ldr	r2, [pc, #368]	@ (8004d94 <HAL_I2C_Master_Receive+0x228>)
 8004c22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c24:	8979      	ldrh	r1, [r7, #10]
 8004c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 feba 	bl	80059a4 <I2C_MasterRequestRead>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e1c4      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d113      	bne.n	8004c6a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c42:	2300      	movs	r3, #0
 8004c44:	623b      	str	r3, [r7, #32]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	623b      	str	r3, [r7, #32]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	623b      	str	r3, [r7, #32]
 8004c56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	e198      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d11b      	bne.n	8004caa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c82:	2300      	movs	r3, #0
 8004c84:	61fb      	str	r3, [r7, #28]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	61fb      	str	r3, [r7, #28]
 8004c96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	e178      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d11b      	bne.n	8004cea <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	61bb      	str	r3, [r7, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	e158      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cf8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	617b      	str	r3, [r7, #20]
 8004d0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d10:	e144      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	f200 80f1 	bhi.w	8004efe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d123      	bne.n	8004d6c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f001 fa31 	bl	8006190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e145      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691a      	ldr	r2, [r3, #16]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d6a:	e117      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d14e      	bne.n	8004e12 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	4906      	ldr	r1, [pc, #24]	@ (8004d98 <HAL_I2C_Master_Receive+0x22c>)
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f001 f85c 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d008      	beq.n	8004d9c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e11a      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
 8004d8e:	bf00      	nop
 8004d90:	00100002 	.word	0x00100002
 8004d94:	ffff0000 	.word	0xffff0000
 8004d98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004daa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	691a      	ldr	r2, [r3, #16]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	1c5a      	adds	r2, r3, #1
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de8:	b2d2      	uxtb	r2, r2
 8004dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e10:	e0c4      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	2200      	movs	r2, #0
 8004e1a:	496c      	ldr	r1, [pc, #432]	@ (8004fcc <HAL_I2C_Master_Receive+0x460>)
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f001 f80d 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d001      	beq.n	8004e2c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e0cb      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	691a      	ldr	r2, [r3, #16]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e74:	2200      	movs	r2, #0
 8004e76:	4955      	ldr	r1, [pc, #340]	@ (8004fcc <HAL_I2C_Master_Receive+0x460>)
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f000 ffdf 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d001      	beq.n	8004e88 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e09d      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691a      	ldr	r2, [r3, #16]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	b2d2      	uxtb	r2, r2
 8004ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	691a      	ldr	r2, [r3, #16]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004efc:	e04e      	b.n	8004f9c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f001 f944 	bl	8006190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e058      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	b2d2      	uxtb	r2, r2
 8004f1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d124      	bne.n	8004f9c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d107      	bne.n	8004f6a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f68:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	691a      	ldr	r2, [r3, #16]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7c:	1c5a      	adds	r2, r3, #1
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	3b01      	subs	r3, #1
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f47f aeb6 	bne.w	8004d12 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	e000      	b.n	8004fc4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004fc2:	2302      	movs	r3, #2
  }
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3728      	adds	r7, #40	@ 0x28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	00010004 	.word	0x00010004

08004fd0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af02      	add	r7, sp, #8
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	4608      	mov	r0, r1
 8004fda:	4611      	mov	r1, r2
 8004fdc:	461a      	mov	r2, r3
 8004fde:	4603      	mov	r3, r0
 8004fe0:	817b      	strh	r3, [r7, #10]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	813b      	strh	r3, [r7, #8]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fea:	f7fe fde1 	bl	8003bb0 <HAL_GetTick>
 8004fee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b20      	cmp	r3, #32
 8004ffa:	f040 80d9 	bne.w	80051b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	2319      	movs	r3, #25
 8005004:	2201      	movs	r2, #1
 8005006:	496d      	ldr	r1, [pc, #436]	@ (80051bc <HAL_I2C_Mem_Write+0x1ec>)
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f000 ff17 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005014:	2302      	movs	r3, #2
 8005016:	e0cc      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_I2C_Mem_Write+0x56>
 8005022:	2302      	movs	r3, #2
 8005024:	e0c5      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	2b01      	cmp	r3, #1
 800503a:	d007      	beq.n	800504c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0201 	orr.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800505a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2221      	movs	r2, #33	@ 0x21
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2240      	movs	r2, #64	@ 0x40
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a3a      	ldr	r2, [r7, #32]
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800507c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	4a4d      	ldr	r2, [pc, #308]	@ (80051c0 <HAL_I2C_Mem_Write+0x1f0>)
 800508c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800508e:	88f8      	ldrh	r0, [r7, #6]
 8005090:	893a      	ldrh	r2, [r7, #8]
 8005092:	8979      	ldrh	r1, [r7, #10]
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	9301      	str	r3, [sp, #4]
 8005098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	4603      	mov	r3, r0
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 fd4e 	bl	8005b40 <I2C_RequestMemoryWrite>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d052      	beq.n	8005150 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e081      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 ffdc 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00d      	beq.n	80050da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d107      	bne.n	80050d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e06b      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050de:	781a      	ldrb	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	1c5a      	adds	r2, r3, #1
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f4:	3b01      	subs	r3, #1
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005100:	b29b      	uxth	r3, r3
 8005102:	3b01      	subs	r3, #1
 8005104:	b29a      	uxth	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b04      	cmp	r3, #4
 8005116:	d11b      	bne.n	8005150 <HAL_I2C_Mem_Write+0x180>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	d017      	beq.n	8005150 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	781a      	ldrb	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513a:	3b01      	subs	r3, #1
 800513c:	b29a      	uxth	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005146:	b29b      	uxth	r3, r3
 8005148:	3b01      	subs	r3, #1
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1aa      	bne.n	80050ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f000 ffcf 	bl	8006100 <I2C_WaitOnBTFFlagUntilTimeout>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00d      	beq.n	8005184 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516c:	2b04      	cmp	r3, #4
 800516e:	d107      	bne.n	8005180 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800517e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e016      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005192:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2220      	movs	r2, #32
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051ac:	2300      	movs	r3, #0
 80051ae:	e000      	b.n	80051b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80051b0:	2302      	movs	r3, #2
  }
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3718      	adds	r7, #24
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	00100002 	.word	0x00100002
 80051c0:	ffff0000 	.word	0xffff0000

080051c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08c      	sub	sp, #48	@ 0x30
 80051c8:	af02      	add	r7, sp, #8
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	4608      	mov	r0, r1
 80051ce:	4611      	mov	r1, r2
 80051d0:	461a      	mov	r2, r3
 80051d2:	4603      	mov	r3, r0
 80051d4:	817b      	strh	r3, [r7, #10]
 80051d6:	460b      	mov	r3, r1
 80051d8:	813b      	strh	r3, [r7, #8]
 80051da:	4613      	mov	r3, r2
 80051dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051de:	f7fe fce7 	bl	8003bb0 <HAL_GetTick>
 80051e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	f040 8214 	bne.w	800561a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	2319      	movs	r3, #25
 80051f8:	2201      	movs	r2, #1
 80051fa:	497b      	ldr	r1, [pc, #492]	@ (80053e8 <HAL_I2C_Mem_Read+0x224>)
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 fe1d 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005208:	2302      	movs	r3, #2
 800520a:	e207      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_I2C_Mem_Read+0x56>
 8005216:	2302      	movs	r3, #2
 8005218:	e200      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b01      	cmp	r3, #1
 800522e:	d007      	beq.n	8005240 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800524e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2222      	movs	r2, #34	@ 0x22
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2240      	movs	r2, #64	@ 0x40
 800525c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800526a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005270:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	4a5b      	ldr	r2, [pc, #364]	@ (80053ec <HAL_I2C_Mem_Read+0x228>)
 8005280:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005282:	88f8      	ldrh	r0, [r7, #6]
 8005284:	893a      	ldrh	r2, [r7, #8]
 8005286:	8979      	ldrh	r1, [r7, #10]
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	4603      	mov	r3, r0
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f000 fcea 	bl	8005c6c <I2C_RequestMemoryRead>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e1bc      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d113      	bne.n	80052d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052aa:	2300      	movs	r3, #0
 80052ac:	623b      	str	r3, [r7, #32]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	623b      	str	r3, [r7, #32]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	623b      	str	r3, [r7, #32]
 80052be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	e190      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d11b      	bne.n	8005312 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ea:	2300      	movs	r3, #0
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	61fb      	str	r3, [r7, #28]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	61fb      	str	r3, [r7, #28]
 80052fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	e170      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005316:	2b02      	cmp	r3, #2
 8005318:	d11b      	bne.n	8005352 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005328:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005338:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800533a:	2300      	movs	r3, #0
 800533c:	61bb      	str	r3, [r7, #24]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	61bb      	str	r3, [r7, #24]
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	e150      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	617b      	str	r3, [r7, #20]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	617b      	str	r3, [r7, #20]
 8005366:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005368:	e144      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536e:	2b03      	cmp	r3, #3
 8005370:	f200 80f1 	bhi.w	8005556 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005378:	2b01      	cmp	r3, #1
 800537a:	d123      	bne.n	80053c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800537c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800537e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 ff05 	bl	8006190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e145      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ac:	3b01      	subs	r3, #1
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053c2:	e117      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d14e      	bne.n	800546a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	2200      	movs	r2, #0
 80053d4:	4906      	ldr	r1, [pc, #24]	@ (80053f0 <HAL_I2C_Mem_Read+0x22c>)
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fd30 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d008      	beq.n	80053f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e11a      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
 80053e6:	bf00      	nop
 80053e8:	00100002 	.word	0x00100002
 80053ec:	ffff0000 	.word	0xffff0000
 80053f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005402:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	691a      	ldr	r2, [r3, #16]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540e:	b2d2      	uxtb	r2, r2
 8005410:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005416:	1c5a      	adds	r2, r3, #1
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005420:	3b01      	subs	r3, #1
 8005422:	b29a      	uxth	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542c:	b29b      	uxth	r3, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	691a      	ldr	r2, [r3, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	b2d2      	uxtb	r2, r2
 8005442:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005448:	1c5a      	adds	r2, r3, #1
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800545e:	b29b      	uxth	r3, r3
 8005460:	3b01      	subs	r3, #1
 8005462:	b29a      	uxth	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005468:	e0c4      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005470:	2200      	movs	r2, #0
 8005472:	496c      	ldr	r1, [pc, #432]	@ (8005624 <HAL_I2C_Mem_Read+0x460>)
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fce1 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0cb      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005492:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	691a      	ldr	r2, [r3, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	b2d2      	uxtb	r2, r2
 80054a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054bc:	b29b      	uxth	r3, r3
 80054be:	3b01      	subs	r3, #1
 80054c0:	b29a      	uxth	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054cc:	2200      	movs	r2, #0
 80054ce:	4955      	ldr	r1, [pc, #340]	@ (8005624 <HAL_I2C_Mem_Read+0x460>)
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 fcb3 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e09d      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	691a      	ldr	r2, [r3, #16]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005502:	1c5a      	adds	r2, r3, #1
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800550c:	3b01      	subs	r3, #1
 800550e:	b29a      	uxth	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552c:	b2d2      	uxtb	r2, r2
 800552e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005554:	e04e      	b.n	80055f4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005558:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f000 fe18 	bl	8006190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e058      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	691a      	ldr	r2, [r3, #16]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005574:	b2d2      	uxtb	r2, r2
 8005576:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005586:	3b01      	subs	r3, #1
 8005588:	b29a      	uxth	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005592:	b29b      	uxth	r3, r3
 8005594:	3b01      	subs	r3, #1
 8005596:	b29a      	uxth	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d124      	bne.n	80055f4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ae:	2b03      	cmp	r3, #3
 80055b0:	d107      	bne.n	80055c2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055c0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	691a      	ldr	r2, [r3, #16]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	3b01      	subs	r3, #1
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f47f aeb6 	bne.w	800536a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	e000      	b.n	800561c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800561a:	2302      	movs	r3, #2
  }
}
 800561c:	4618      	mov	r0, r3
 800561e:	3728      	adds	r7, #40	@ 0x28
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	00010004 	.word	0x00010004

08005628 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	@ 0x28
 800562c:	af02      	add	r7, sp, #8
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	603b      	str	r3, [r7, #0]
 8005634:	460b      	mov	r3, r1
 8005636:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005638:	f7fe faba 	bl	8003bb0 <HAL_GetTick>
 800563c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b20      	cmp	r3, #32
 800564c:	f040 8111 	bne.w	8005872 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	2319      	movs	r3, #25
 8005656:	2201      	movs	r2, #1
 8005658:	4988      	ldr	r1, [pc, #544]	@ (800587c <HAL_I2C_IsDeviceReady+0x254>)
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 fbee 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005666:	2302      	movs	r3, #2
 8005668:	e104      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_I2C_IsDeviceReady+0x50>
 8005674:	2302      	movs	r3, #2
 8005676:	e0fd      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b01      	cmp	r3, #1
 800568c:	d007      	beq.n	800569e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0201 	orr.w	r2, r2, #1
 800569c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2224      	movs	r2, #36	@ 0x24
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4a70      	ldr	r2, [pc, #448]	@ (8005880 <HAL_I2C_IsDeviceReady+0x258>)
 80056c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	2200      	movs	r2, #0
 80056da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 fbac 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00d      	beq.n	8005706 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f8:	d103      	bne.n	8005702 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005700:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e0b6      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005706:	897b      	ldrh	r3, [r7, #10]
 8005708:	b2db      	uxtb	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005714:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005716:	f7fe fa4b 	bl	8003bb0 <HAL_GetTick>
 800571a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b02      	cmp	r3, #2
 8005728:	bf0c      	ite	eq
 800572a:	2301      	moveq	r3, #1
 800572c:	2300      	movne	r3, #0
 800572e:	b2db      	uxtb	r3, r3
 8005730:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800573c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005740:	bf0c      	ite	eq
 8005742:	2301      	moveq	r3, #1
 8005744:	2300      	movne	r3, #0
 8005746:	b2db      	uxtb	r3, r3
 8005748:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800574a:	e025      	b.n	8005798 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800574c:	f7fe fa30 	bl	8003bb0 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d302      	bcc.n	8005762 <HAL_I2C_IsDeviceReady+0x13a>
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d103      	bne.n	800576a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	22a0      	movs	r2, #160	@ 0xa0
 8005766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b02      	cmp	r3, #2
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800578a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578e:	bf0c      	ite	eq
 8005790:	2301      	moveq	r3, #1
 8005792:	2300      	movne	r3, #0
 8005794:	b2db      	uxtb	r3, r3
 8005796:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80057a2:	d005      	beq.n	80057b0 <HAL_I2C_IsDeviceReady+0x188>
 80057a4:	7dfb      	ldrb	r3, [r7, #23]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <HAL_I2C_IsDeviceReady+0x188>
 80057aa:	7dbb      	ldrb	r3, [r7, #22]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0cd      	beq.n	800574c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d129      	bne.n	800581a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057d6:	2300      	movs	r3, #0
 80057d8:	613b      	str	r3, [r7, #16]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	2319      	movs	r3, #25
 80057f2:	2201      	movs	r2, #1
 80057f4:	4921      	ldr	r1, [pc, #132]	@ (800587c <HAL_I2C_IsDeviceReady+0x254>)
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 fb20 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e036      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2220      	movs	r2, #32
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	e02c      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005828:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005832:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	2319      	movs	r3, #25
 800583a:	2201      	movs	r2, #1
 800583c:	490f      	ldr	r1, [pc, #60]	@ (800587c <HAL_I2C_IsDeviceReady+0x254>)
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f000 fafc 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e012      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	3301      	adds	r3, #1
 8005852:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	429a      	cmp	r2, r3
 800585a:	f4ff af32 	bcc.w	80056c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2220      	movs	r2, #32
 8005862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e000      	b.n	8005874 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005872:	2302      	movs	r3, #2
  }
}
 8005874:	4618      	mov	r0, r3
 8005876:	3720      	adds	r7, #32
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	00100002 	.word	0x00100002
 8005880:	ffff0000 	.word	0xffff0000

08005884 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005892:	b2db      	uxtb	r3, r3
}
 8005894:	4618      	mov	r0, r3
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b088      	sub	sp, #32
 80058a4:	af02      	add	r7, sp, #8
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	607a      	str	r2, [r7, #4]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	460b      	mov	r3, r1
 80058ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	d006      	beq.n	80058ca <I2C_MasterRequestWrite+0x2a>
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d003      	beq.n	80058ca <I2C_MasterRequestWrite+0x2a>
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80058c8:	d108      	bne.n	80058dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	e00b      	b.n	80058f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e0:	2b12      	cmp	r3, #18
 80058e2:	d107      	bne.n	80058f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 fa9b 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00d      	beq.n	8005928 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800591a:	d103      	bne.n	8005924 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005922:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e035      	b.n	8005994 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005930:	d108      	bne.n	8005944 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005932:	897b      	ldrh	r3, [r7, #10]
 8005934:	b2db      	uxtb	r3, r3
 8005936:	461a      	mov	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005940:	611a      	str	r2, [r3, #16]
 8005942:	e01b      	b.n	800597c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005944:	897b      	ldrh	r3, [r7, #10]
 8005946:	11db      	asrs	r3, r3, #7
 8005948:	b2db      	uxtb	r3, r3
 800594a:	f003 0306 	and.w	r3, r3, #6
 800594e:	b2db      	uxtb	r3, r3
 8005950:	f063 030f 	orn	r3, r3, #15
 8005954:	b2da      	uxtb	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	490e      	ldr	r1, [pc, #56]	@ (800599c <I2C_MasterRequestWrite+0xfc>)
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f000 fae4 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e010      	b.n	8005994 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005972:	897b      	ldrh	r3, [r7, #10]
 8005974:	b2da      	uxtb	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	4907      	ldr	r1, [pc, #28]	@ (80059a0 <I2C_MasterRequestWrite+0x100>)
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 fad4 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e000      	b.n	8005994 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	00010008 	.word	0x00010008
 80059a0:	00010002 	.word	0x00010002

080059a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b088      	sub	sp, #32
 80059a8:	af02      	add	r7, sp, #8
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	607a      	str	r2, [r7, #4]
 80059ae:	603b      	str	r3, [r7, #0]
 80059b0:	460b      	mov	r3, r1
 80059b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80059c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d006      	beq.n	80059de <I2C_MasterRequestRead+0x3a>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d003      	beq.n	80059de <I2C_MasterRequestRead+0x3a>
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059dc:	d108      	bne.n	80059f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	e00b      	b.n	8005a08 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f4:	2b11      	cmp	r3, #17
 80059f6:	d107      	bne.n	8005a08 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f000 fa11 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00d      	beq.n	8005a3c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a2e:	d103      	bne.n	8005a38 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e079      	b.n	8005b30 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a44:	d108      	bne.n	8005a58 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a46:	897b      	ldrh	r3, [r7, #10]
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	f043 0301 	orr.w	r3, r3, #1
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	611a      	str	r2, [r3, #16]
 8005a56:	e05f      	b.n	8005b18 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a58:	897b      	ldrh	r3, [r7, #10]
 8005a5a:	11db      	asrs	r3, r3, #7
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	f003 0306 	and.w	r3, r3, #6
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	f063 030f 	orn	r3, r3, #15
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	4930      	ldr	r1, [pc, #192]	@ (8005b38 <I2C_MasterRequestRead+0x194>)
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 fa5a 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e054      	b.n	8005b30 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a86:	897b      	ldrh	r3, [r7, #10]
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	4929      	ldr	r1, [pc, #164]	@ (8005b3c <I2C_MasterRequestRead+0x198>)
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fa4a 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d001      	beq.n	8005aa6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e044      	b.n	8005b30 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	613b      	str	r3, [r7, #16]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	613b      	str	r3, [r7, #16]
 8005aba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 f9af 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00d      	beq.n	8005b00 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af2:	d103      	bne.n	8005afc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005afa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e017      	b.n	8005b30 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005b00:	897b      	ldrh	r3, [r7, #10]
 8005b02:	11db      	asrs	r3, r3, #7
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0306 	and.w	r3, r3, #6
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	f063 030e 	orn	r3, r3, #14
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	4907      	ldr	r1, [pc, #28]	@ (8005b3c <I2C_MasterRequestRead+0x198>)
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 fa06 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e000      	b.n	8005b30 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	00010008 	.word	0x00010008
 8005b3c:	00010002 	.word	0x00010002

08005b40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	4608      	mov	r0, r1
 8005b4a:	4611      	mov	r1, r2
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	4603      	mov	r3, r0
 8005b50:	817b      	strh	r3, [r7, #10]
 8005b52:	460b      	mov	r3, r1
 8005b54:	813b      	strh	r3, [r7, #8]
 8005b56:	4613      	mov	r3, r2
 8005b58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	9300      	str	r3, [sp, #0]
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f000 f960 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00d      	beq.n	8005b9e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b90:	d103      	bne.n	8005b9a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e05f      	b.n	8005c5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b9e:	897b      	ldrh	r3, [r7, #10]
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005bac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	6a3a      	ldr	r2, [r7, #32]
 8005bb2:	492d      	ldr	r1, [pc, #180]	@ (8005c68 <I2C_RequestMemoryWrite+0x128>)
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 f9bb 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e04c      	b.n	8005c5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bdc:	6a39      	ldr	r1, [r7, #32]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 fa46 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00d      	beq.n	8005c06 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	d107      	bne.n	8005c02 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e02b      	b.n	8005c5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c06:	88fb      	ldrh	r3, [r7, #6]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d105      	bne.n	8005c18 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c0c:	893b      	ldrh	r3, [r7, #8]
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	611a      	str	r2, [r3, #16]
 8005c16:	e021      	b.n	8005c5c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c18:	893b      	ldrh	r3, [r7, #8]
 8005c1a:	0a1b      	lsrs	r3, r3, #8
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c28:	6a39      	ldr	r1, [r7, #32]
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 fa20 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00d      	beq.n	8005c52 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	2b04      	cmp	r3, #4
 8005c3c:	d107      	bne.n	8005c4e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e005      	b.n	8005c5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c52:	893b      	ldrh	r3, [r7, #8]
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3718      	adds	r7, #24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	00010002 	.word	0x00010002

08005c6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b088      	sub	sp, #32
 8005c70:	af02      	add	r7, sp, #8
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	4608      	mov	r0, r1
 8005c76:	4611      	mov	r1, r2
 8005c78:	461a      	mov	r2, r3
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	817b      	strh	r3, [r7, #10]
 8005c7e:	460b      	mov	r3, r1
 8005c80:	813b      	strh	r3, [r7, #8]
 8005c82:	4613      	mov	r3, r2
 8005c84:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c94:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ca4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f8c2 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00d      	beq.n	8005cda <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ccc:	d103      	bne.n	8005cd6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e0aa      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cda:	897b      	ldrh	r3, [r7, #10]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	461a      	mov	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ce8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	6a3a      	ldr	r2, [r7, #32]
 8005cee:	4952      	ldr	r1, [pc, #328]	@ (8005e38 <I2C_RequestMemoryRead+0x1cc>)
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f000 f91d 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d001      	beq.n	8005d00 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e097      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	617b      	str	r3, [r7, #20]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d18:	6a39      	ldr	r1, [r7, #32]
 8005d1a:	68f8      	ldr	r0, [r7, #12]
 8005d1c:	f000 f9a8 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00d      	beq.n	8005d42 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	2b04      	cmp	r3, #4
 8005d2c:	d107      	bne.n	8005d3e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e076      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d42:	88fb      	ldrh	r3, [r7, #6]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d105      	bne.n	8005d54 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d48:	893b      	ldrh	r3, [r7, #8]
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	611a      	str	r2, [r3, #16]
 8005d52:	e021      	b.n	8005d98 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d54:	893b      	ldrh	r3, [r7, #8]
 8005d56:	0a1b      	lsrs	r3, r3, #8
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d64:	6a39      	ldr	r1, [r7, #32]
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 f982 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00d      	beq.n	8005d8e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d76:	2b04      	cmp	r3, #4
 8005d78:	d107      	bne.n	8005d8a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e050      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d8e:	893b      	ldrh	r3, [r7, #8]
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9a:	6a39      	ldr	r1, [r7, #32]
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 f967 	bl	8006070 <I2C_WaitOnTXEFlagUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00d      	beq.n	8005dc4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d107      	bne.n	8005dc0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dbe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e035      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dd2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f000 f82b 	bl	8005e3c <I2C_WaitOnFlagUntilTimeout>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00d      	beq.n	8005e08 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dfa:	d103      	bne.n	8005e04 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e013      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005e08:	897b      	ldrh	r3, [r7, #10]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	f043 0301 	orr.w	r3, r3, #1
 8005e10:	b2da      	uxtb	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1a:	6a3a      	ldr	r2, [r7, #32]
 8005e1c:	4906      	ldr	r1, [pc, #24]	@ (8005e38 <I2C_RequestMemoryRead+0x1cc>)
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 f886 	bl	8005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e000      	b.n	8005e30 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	00010002 	.word	0x00010002

08005e3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	603b      	str	r3, [r7, #0]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e4c:	e048      	b.n	8005ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e54:	d044      	beq.n	8005ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e56:	f7fd feab 	bl	8003bb0 <HAL_GetTick>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	1ad3      	subs	r3, r2, r3
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d302      	bcc.n	8005e6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d139      	bne.n	8005ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	0c1b      	lsrs	r3, r3, #16
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d10d      	bne.n	8005e92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	43da      	mvns	r2, r3
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	4013      	ands	r3, r2
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	bf0c      	ite	eq
 8005e88:	2301      	moveq	r3, #1
 8005e8a:	2300      	movne	r3, #0
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	461a      	mov	r2, r3
 8005e90:	e00c      	b.n	8005eac <I2C_WaitOnFlagUntilTimeout+0x70>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	43da      	mvns	r2, r3
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	bf0c      	ite	eq
 8005ea4:	2301      	moveq	r3, #1
 8005ea6:	2300      	movne	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d116      	bne.n	8005ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	f043 0220 	orr.w	r2, r3, #32
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e023      	b.n	8005f28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	0c1b      	lsrs	r3, r3, #16
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d10d      	bne.n	8005f06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	43da      	mvns	r2, r3
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	bf0c      	ite	eq
 8005efc:	2301      	moveq	r3, #1
 8005efe:	2300      	movne	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	461a      	mov	r2, r3
 8005f04:	e00c      	b.n	8005f20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	43da      	mvns	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	4013      	ands	r3, r2
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	bf0c      	ite	eq
 8005f18:	2301      	moveq	r3, #1
 8005f1a:	2300      	movne	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	461a      	mov	r2, r3
 8005f20:	79fb      	ldrb	r3, [r7, #7]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d093      	beq.n	8005e4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
 8005f3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f3e:	e071      	b.n	8006024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f4e:	d123      	bne.n	8005f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005f68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2220      	movs	r2, #32
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f84:	f043 0204 	orr.w	r2, r3, #4
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e067      	b.n	8006068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9e:	d041      	beq.n	8006024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fa0:	f7fd fe06 	bl	8003bb0 <HAL_GetTick>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d302      	bcc.n	8005fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d136      	bne.n	8006024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	0c1b      	lsrs	r3, r3, #16
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d10c      	bne.n	8005fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	43da      	mvns	r2, r3
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	bf14      	ite	ne
 8005fd2:	2301      	movne	r3, #1
 8005fd4:	2300      	moveq	r3, #0
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	e00b      	b.n	8005ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	43da      	mvns	r2, r3
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	bf14      	ite	ne
 8005fec:	2301      	movne	r3, #1
 8005fee:	2300      	moveq	r3, #0
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d016      	beq.n	8006024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2220      	movs	r2, #32
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006010:	f043 0220 	orr.w	r2, r3, #32
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e021      	b.n	8006068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	0c1b      	lsrs	r3, r3, #16
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b01      	cmp	r3, #1
 800602c:	d10c      	bne.n	8006048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	43da      	mvns	r2, r3
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	4013      	ands	r3, r2
 800603a:	b29b      	uxth	r3, r3
 800603c:	2b00      	cmp	r3, #0
 800603e:	bf14      	ite	ne
 8006040:	2301      	movne	r3, #1
 8006042:	2300      	moveq	r3, #0
 8006044:	b2db      	uxtb	r3, r3
 8006046:	e00b      	b.n	8006060 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	43da      	mvns	r2, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	4013      	ands	r3, r2
 8006054:	b29b      	uxth	r3, r3
 8006056:	2b00      	cmp	r3, #0
 8006058:	bf14      	ite	ne
 800605a:	2301      	movne	r3, #1
 800605c:	2300      	moveq	r3, #0
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	f47f af6d 	bne.w	8005f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800607c:	e034      	b.n	80060e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f000 f8e3 	bl	800624a <I2C_IsAcknowledgeFailed>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e034      	b.n	80060f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006094:	d028      	beq.n	80060e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006096:	f7fd fd8b 	bl	8003bb0 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	68ba      	ldr	r2, [r7, #8]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d302      	bcc.n	80060ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d11d      	bne.n	80060e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b6:	2b80      	cmp	r3, #128	@ 0x80
 80060b8:	d016      	beq.n	80060e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	f043 0220 	orr.w	r2, r3, #32
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e007      	b.n	80060f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f2:	2b80      	cmp	r3, #128	@ 0x80
 80060f4:	d1c3      	bne.n	800607e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3710      	adds	r7, #16
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800610c:	e034      	b.n	8006178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f000 f89b 	bl	800624a <I2C_IsAcknowledgeFailed>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d001      	beq.n	800611e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e034      	b.n	8006188 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006124:	d028      	beq.n	8006178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006126:	f7fd fd43 	bl	8003bb0 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	429a      	cmp	r2, r3
 8006134:	d302      	bcc.n	800613c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d11d      	bne.n	8006178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0304 	and.w	r3, r3, #4
 8006146:	2b04      	cmp	r3, #4
 8006148:	d016      	beq.n	8006178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e007      	b.n	8006188 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b04      	cmp	r3, #4
 8006184:	d1c3      	bne.n	800610e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800619c:	e049      	b.n	8006232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	2b10      	cmp	r3, #16
 80061aa:	d119      	bne.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0210 	mvn.w	r2, #16
 80061b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e030      	b.n	8006242 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e0:	f7fd fce6 	bl	8003bb0 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d11d      	bne.n	8006232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006200:	2b40      	cmp	r3, #64	@ 0x40
 8006202:	d016      	beq.n	8006232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2220      	movs	r2, #32
 800620e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621e:	f043 0220 	orr.w	r2, r3, #32
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e007      	b.n	8006242 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	695b      	ldr	r3, [r3, #20]
 8006238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800623c:	2b40      	cmp	r3, #64	@ 0x40
 800623e:	d1ae      	bne.n	800619e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800625c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006260:	d11b      	bne.n	800629a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800626a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006286:	f043 0204 	orr.w	r2, r3, #4
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e000      	b.n	800629c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d101      	bne.n	80062bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e0cc      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062bc:	4b68      	ldr	r3, [pc, #416]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0307 	and.w	r3, r3, #7
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d90c      	bls.n	80062e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ca:	4b65      	ldr	r3, [pc, #404]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d2:	4b63      	ldr	r3, [pc, #396]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0307 	and.w	r3, r3, #7
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d001      	beq.n	80062e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0b8      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d020      	beq.n	8006332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0304 	and.w	r3, r3, #4
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d005      	beq.n	8006308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062fc:	4b59      	ldr	r3, [pc, #356]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	4a58      	ldr	r2, [pc, #352]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006306:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0308 	and.w	r3, r3, #8
 8006310:	2b00      	cmp	r3, #0
 8006312:	d005      	beq.n	8006320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006314:	4b53      	ldr	r3, [pc, #332]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	4a52      	ldr	r2, [pc, #328]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800631a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800631e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006320:	4b50      	ldr	r3, [pc, #320]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	494d      	ldr	r1, [pc, #308]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	4313      	orrs	r3, r2
 8006330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d044      	beq.n	80063c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d107      	bne.n	8006356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006346:	4b47      	ldr	r3, [pc, #284]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d119      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e07f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b02      	cmp	r3, #2
 800635c:	d003      	beq.n	8006366 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006362:	2b03      	cmp	r3, #3
 8006364:	d107      	bne.n	8006376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006366:	4b3f      	ldr	r3, [pc, #252]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e06f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006376:	4b3b      	ldr	r3, [pc, #236]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e067      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006386:	4b37      	ldr	r3, [pc, #220]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f023 0203 	bic.w	r2, r3, #3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	4934      	ldr	r1, [pc, #208]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006394:	4313      	orrs	r3, r2
 8006396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006398:	f7fd fc0a 	bl	8003bb0 <HAL_GetTick>
 800639c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800639e:	e00a      	b.n	80063b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063a0:	f7fd fc06 	bl	8003bb0 <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d901      	bls.n	80063b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e04f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 020c 	and.w	r2, r3, #12
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d1eb      	bne.n	80063a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063c8:	4b25      	ldr	r3, [pc, #148]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d20c      	bcs.n	80063f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063d6:	4b22      	ldr	r3, [pc, #136]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063de:	4b20      	ldr	r3, [pc, #128]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0307 	and.w	r3, r3, #7
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d001      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e032      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0304 	and.w	r3, r3, #4
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d008      	beq.n	800640e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063fc:	4b19      	ldr	r3, [pc, #100]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	4916      	ldr	r1, [pc, #88]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b00      	cmp	r3, #0
 8006418:	d009      	beq.n	800642e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800641a:	4b12      	ldr	r3, [pc, #72]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	490e      	ldr	r1, [pc, #56]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800642a:	4313      	orrs	r3, r2
 800642c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800642e:	f000 f821 	bl	8006474 <HAL_RCC_GetSysClockFreq>
 8006432:	4602      	mov	r2, r0
 8006434:	4b0b      	ldr	r3, [pc, #44]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	091b      	lsrs	r3, r3, #4
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	490a      	ldr	r1, [pc, #40]	@ (8006468 <HAL_RCC_ClockConfig+0x1c0>)
 8006440:	5ccb      	ldrb	r3, [r1, r3]
 8006442:	fa22 f303 	lsr.w	r3, r2, r3
 8006446:	4a09      	ldr	r2, [pc, #36]	@ (800646c <HAL_RCC_ClockConfig+0x1c4>)
 8006448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <HAL_RCC_ClockConfig+0x1c8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f7fd fb6a 	bl	8003b28 <HAL_InitTick>

  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40023c00 	.word	0x40023c00
 8006464:	40023800 	.word	0x40023800
 8006468:	0800dd50 	.word	0x0800dd50
 800646c:	20000084 	.word	0x20000084
 8006470:	20000088 	.word	0x20000088

08006474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006478:	b094      	sub	sp, #80	@ 0x50
 800647a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800647c:	2300      	movs	r3, #0
 800647e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006480:	2300      	movs	r3, #0
 8006482:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800648c:	4b79      	ldr	r3, [pc, #484]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 030c 	and.w	r3, r3, #12
 8006494:	2b08      	cmp	r3, #8
 8006496:	d00d      	beq.n	80064b4 <HAL_RCC_GetSysClockFreq+0x40>
 8006498:	2b08      	cmp	r3, #8
 800649a:	f200 80e1 	bhi.w	8006660 <HAL_RCC_GetSysClockFreq+0x1ec>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <HAL_RCC_GetSysClockFreq+0x34>
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	d003      	beq.n	80064ae <HAL_RCC_GetSysClockFreq+0x3a>
 80064a6:	e0db      	b.n	8006660 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064a8:	4b73      	ldr	r3, [pc, #460]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x204>)
 80064aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064ac:	e0db      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064ae:	4b73      	ldr	r3, [pc, #460]	@ (800667c <HAL_RCC_GetSysClockFreq+0x208>)
 80064b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b2:	e0d8      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064b4:	4b6f      	ldr	r3, [pc, #444]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064be:	4b6d      	ldr	r3, [pc, #436]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d063      	beq.n	8006592 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ca:	4b6a      	ldr	r3, [pc, #424]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	099b      	lsrs	r3, r3, #6
 80064d0:	2200      	movs	r2, #0
 80064d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80064de:	2300      	movs	r3, #0
 80064e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80064e6:	4622      	mov	r2, r4
 80064e8:	462b      	mov	r3, r5
 80064ea:	f04f 0000 	mov.w	r0, #0
 80064ee:	f04f 0100 	mov.w	r1, #0
 80064f2:	0159      	lsls	r1, r3, #5
 80064f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064f8:	0150      	lsls	r0, r2, #5
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	4621      	mov	r1, r4
 8006500:	1a51      	subs	r1, r2, r1
 8006502:	6139      	str	r1, [r7, #16]
 8006504:	4629      	mov	r1, r5
 8006506:	eb63 0301 	sbc.w	r3, r3, r1
 800650a:	617b      	str	r3, [r7, #20]
 800650c:	f04f 0200 	mov.w	r2, #0
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006518:	4659      	mov	r1, fp
 800651a:	018b      	lsls	r3, r1, #6
 800651c:	4651      	mov	r1, sl
 800651e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006522:	4651      	mov	r1, sl
 8006524:	018a      	lsls	r2, r1, #6
 8006526:	4651      	mov	r1, sl
 8006528:	ebb2 0801 	subs.w	r8, r2, r1
 800652c:	4659      	mov	r1, fp
 800652e:	eb63 0901 	sbc.w	r9, r3, r1
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	f04f 0300 	mov.w	r3, #0
 800653a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800653e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006542:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006546:	4690      	mov	r8, r2
 8006548:	4699      	mov	r9, r3
 800654a:	4623      	mov	r3, r4
 800654c:	eb18 0303 	adds.w	r3, r8, r3
 8006550:	60bb      	str	r3, [r7, #8]
 8006552:	462b      	mov	r3, r5
 8006554:	eb49 0303 	adc.w	r3, r9, r3
 8006558:	60fb      	str	r3, [r7, #12]
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	f04f 0300 	mov.w	r3, #0
 8006562:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006566:	4629      	mov	r1, r5
 8006568:	024b      	lsls	r3, r1, #9
 800656a:	4621      	mov	r1, r4
 800656c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006570:	4621      	mov	r1, r4
 8006572:	024a      	lsls	r2, r1, #9
 8006574:	4610      	mov	r0, r2
 8006576:	4619      	mov	r1, r3
 8006578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800657a:	2200      	movs	r2, #0
 800657c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800657e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006580:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006584:	f7fa fba0 	bl	8000cc8 <__aeabi_uldivmod>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4613      	mov	r3, r2
 800658e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006590:	e058      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006592:	4b38      	ldr	r3, [pc, #224]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	099b      	lsrs	r3, r3, #6
 8006598:	2200      	movs	r2, #0
 800659a:	4618      	mov	r0, r3
 800659c:	4611      	mov	r1, r2
 800659e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065a2:	623b      	str	r3, [r7, #32]
 80065a4:	2300      	movs	r3, #0
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065ac:	4642      	mov	r2, r8
 80065ae:	464b      	mov	r3, r9
 80065b0:	f04f 0000 	mov.w	r0, #0
 80065b4:	f04f 0100 	mov.w	r1, #0
 80065b8:	0159      	lsls	r1, r3, #5
 80065ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065be:	0150      	lsls	r0, r2, #5
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4641      	mov	r1, r8
 80065c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80065ca:	4649      	mov	r1, r9
 80065cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80065d0:	f04f 0200 	mov.w	r2, #0
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80065e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80065e4:	ebb2 040a 	subs.w	r4, r2, sl
 80065e8:	eb63 050b 	sbc.w	r5, r3, fp
 80065ec:	f04f 0200 	mov.w	r2, #0
 80065f0:	f04f 0300 	mov.w	r3, #0
 80065f4:	00eb      	lsls	r3, r5, #3
 80065f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065fa:	00e2      	lsls	r2, r4, #3
 80065fc:	4614      	mov	r4, r2
 80065fe:	461d      	mov	r5, r3
 8006600:	4643      	mov	r3, r8
 8006602:	18e3      	adds	r3, r4, r3
 8006604:	603b      	str	r3, [r7, #0]
 8006606:	464b      	mov	r3, r9
 8006608:	eb45 0303 	adc.w	r3, r5, r3
 800660c:	607b      	str	r3, [r7, #4]
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	e9d7 4500 	ldrd	r4, r5, [r7]
 800661a:	4629      	mov	r1, r5
 800661c:	028b      	lsls	r3, r1, #10
 800661e:	4621      	mov	r1, r4
 8006620:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006624:	4621      	mov	r1, r4
 8006626:	028a      	lsls	r2, r1, #10
 8006628:	4610      	mov	r0, r2
 800662a:	4619      	mov	r1, r3
 800662c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800662e:	2200      	movs	r2, #0
 8006630:	61bb      	str	r3, [r7, #24]
 8006632:	61fa      	str	r2, [r7, #28]
 8006634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006638:	f7fa fb46 	bl	8000cc8 <__aeabi_uldivmod>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4613      	mov	r3, r2
 8006642:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006644:	4b0b      	ldr	r3, [pc, #44]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	f003 0303 	and.w	r3, r3, #3
 800664e:	3301      	adds	r3, #1
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006654:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006658:	fbb2 f3f3 	udiv	r3, r2, r3
 800665c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800665e:	e002      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006660:	4b05      	ldr	r3, [pc, #20]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x204>)
 8006662:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006664:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006666:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006668:	4618      	mov	r0, r3
 800666a:	3750      	adds	r7, #80	@ 0x50
 800666c:	46bd      	mov	sp, r7
 800666e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006672:	bf00      	nop
 8006674:	40023800 	.word	0x40023800
 8006678:	00f42400 	.word	0x00f42400
 800667c:	007a1200 	.word	0x007a1200

08006680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006684:	4b03      	ldr	r3, [pc, #12]	@ (8006694 <HAL_RCC_GetHCLKFreq+0x14>)
 8006686:	681b      	ldr	r3, [r3, #0]
}
 8006688:	4618      	mov	r0, r3
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000084 	.word	0x20000084

08006698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800669c:	f7ff fff0 	bl	8006680 <HAL_RCC_GetHCLKFreq>
 80066a0:	4602      	mov	r2, r0
 80066a2:	4b05      	ldr	r3, [pc, #20]	@ (80066b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	0a9b      	lsrs	r3, r3, #10
 80066a8:	f003 0307 	and.w	r3, r3, #7
 80066ac:	4903      	ldr	r1, [pc, #12]	@ (80066bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80066ae:	5ccb      	ldrb	r3, [r1, r3]
 80066b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	40023800 	.word	0x40023800
 80066bc:	0800dd60 	.word	0x0800dd60

080066c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066c4:	f7ff ffdc 	bl	8006680 <HAL_RCC_GetHCLKFreq>
 80066c8:	4602      	mov	r2, r0
 80066ca:	4b05      	ldr	r3, [pc, #20]	@ (80066e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	0b5b      	lsrs	r3, r3, #13
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	4903      	ldr	r1, [pc, #12]	@ (80066e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066d6:	5ccb      	ldrb	r3, [r1, r3]
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40023800 	.word	0x40023800
 80066e4:	0800dd60 	.word	0x0800dd60

080066e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b086      	sub	sp, #24
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e273      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d075      	beq.n	80067f2 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006706:	4b88      	ldr	r3, [pc, #544]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 030c 	and.w	r3, r3, #12
 800670e:	2b04      	cmp	r3, #4
 8006710:	d00c      	beq.n	800672c <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006712:	4b85      	ldr	r3, [pc, #532]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 030c 	and.w	r3, r3, #12
        || \
 800671a:	2b08      	cmp	r3, #8
 800671c:	d112      	bne.n	8006744 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800671e:	4b82      	ldr	r3, [pc, #520]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006726:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800672a:	d10b      	bne.n	8006744 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800672c:	4b7e      	ldr	r3, [pc, #504]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d05b      	beq.n	80067f0 <HAL_RCC_OscConfig+0x108>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d157      	bne.n	80067f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e24e      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800674c:	d106      	bne.n	800675c <HAL_RCC_OscConfig+0x74>
 800674e:	4b76      	ldr	r3, [pc, #472]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a75      	ldr	r2, [pc, #468]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006758:	6013      	str	r3, [r2, #0]
 800675a:	e01d      	b.n	8006798 <HAL_RCC_OscConfig+0xb0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006764:	d10c      	bne.n	8006780 <HAL_RCC_OscConfig+0x98>
 8006766:	4b70      	ldr	r3, [pc, #448]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a6f      	ldr	r2, [pc, #444]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800676c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	4b6d      	ldr	r3, [pc, #436]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a6c      	ldr	r2, [pc, #432]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800677c:	6013      	str	r3, [r2, #0]
 800677e:	e00b      	b.n	8006798 <HAL_RCC_OscConfig+0xb0>
 8006780:	4b69      	ldr	r3, [pc, #420]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a68      	ldr	r2, [pc, #416]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	4b66      	ldr	r3, [pc, #408]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a65      	ldr	r2, [pc, #404]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d013      	beq.n	80067c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a0:	f7fd fa06 	bl	8003bb0 <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067a8:	f7fd fa02 	bl	8003bb0 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b64      	cmp	r3, #100	@ 0x64
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e213      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ba:	4b5b      	ldr	r3, [pc, #364]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0f0      	beq.n	80067a8 <HAL_RCC_OscConfig+0xc0>
 80067c6:	e014      	b.n	80067f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c8:	f7fd f9f2 	bl	8003bb0 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067d0:	f7fd f9ee 	bl	8003bb0 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b64      	cmp	r3, #100	@ 0x64
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e1ff      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067e2:	4b51      	ldr	r3, [pc, #324]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0xe8>
 80067ee:	e000      	b.n	80067f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d063      	beq.n	80068c6 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80067fe:	4b4a      	ldr	r3, [pc, #296]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f003 030c 	and.w	r3, r3, #12
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800680a:	4b47      	ldr	r3, [pc, #284]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	f003 030c 	and.w	r3, r3, #12
        || \
 8006812:	2b08      	cmp	r3, #8
 8006814:	d11c      	bne.n	8006850 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006816:	4b44      	ldr	r3, [pc, #272]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d116      	bne.n	8006850 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006822:	4b41      	ldr	r3, [pc, #260]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_RCC_OscConfig+0x152>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d001      	beq.n	800683a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e1d3      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800683a:	4b3b      	ldr	r3, [pc, #236]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	00db      	lsls	r3, r3, #3
 8006848:	4937      	ldr	r1, [pc, #220]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800684a:	4313      	orrs	r3, r2
 800684c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800684e:	e03a      	b.n	80068c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d020      	beq.n	800689a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006858:	4b34      	ldr	r3, [pc, #208]	@ (800692c <HAL_RCC_OscConfig+0x244>)
 800685a:	2201      	movs	r2, #1
 800685c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800685e:	f7fd f9a7 	bl	8003bb0 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006866:	f7fd f9a3 	bl	8003bb0 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e1b4      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006878:	4b2b      	ldr	r3, [pc, #172]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006884:	4b28      	ldr	r3, [pc, #160]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	4925      	ldr	r1, [pc, #148]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 8006894:	4313      	orrs	r3, r2
 8006896:	600b      	str	r3, [r1, #0]
 8006898:	e015      	b.n	80068c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800689a:	4b24      	ldr	r3, [pc, #144]	@ (800692c <HAL_RCC_OscConfig+0x244>)
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a0:	f7fd f986 	bl	8003bb0 <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068a8:	f7fd f982 	bl	8003bb0 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e193      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1f0      	bne.n	80068a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d036      	beq.n	8006940 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d016      	beq.n	8006908 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068da:	4b15      	ldr	r3, [pc, #84]	@ (8006930 <HAL_RCC_OscConfig+0x248>)
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e0:	f7fd f966 	bl	8003bb0 <HAL_GetTick>
 80068e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068e6:	e008      	b.n	80068fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068e8:	f7fd f962 	bl	8003bb0 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e173      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006928 <HAL_RCC_OscConfig+0x240>)
 80068fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d0f0      	beq.n	80068e8 <HAL_RCC_OscConfig+0x200>
 8006906:	e01b      	b.n	8006940 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006908:	4b09      	ldr	r3, [pc, #36]	@ (8006930 <HAL_RCC_OscConfig+0x248>)
 800690a:	2200      	movs	r2, #0
 800690c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800690e:	f7fd f94f 	bl	8003bb0 <HAL_GetTick>
 8006912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006914:	e00e      	b.n	8006934 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006916:	f7fd f94b 	bl	8003bb0 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	2b02      	cmp	r3, #2
 8006922:	d907      	bls.n	8006934 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e15c      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
 8006928:	40023800 	.word	0x40023800
 800692c:	42470000 	.word	0x42470000
 8006930:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006934:	4b8a      	ldr	r3, [pc, #552]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1ea      	bne.n	8006916 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 0304 	and.w	r3, r3, #4
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 8097 	beq.w	8006a7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800694e:	2300      	movs	r3, #0
 8006950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006952:	4b83      	ldr	r3, [pc, #524]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10f      	bne.n	800697e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800695e:	2300      	movs	r3, #0
 8006960:	60bb      	str	r3, [r7, #8]
 8006962:	4b7f      	ldr	r3, [pc, #508]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006966:	4a7e      	ldr	r2, [pc, #504]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800696c:	6413      	str	r3, [r2, #64]	@ 0x40
 800696e:	4b7c      	ldr	r3, [pc, #496]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006976:	60bb      	str	r3, [r7, #8]
 8006978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800697a:	2301      	movs	r3, #1
 800697c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800697e:	4b79      	ldr	r3, [pc, #484]	@ (8006b64 <HAL_RCC_OscConfig+0x47c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006986:	2b00      	cmp	r3, #0
 8006988:	d118      	bne.n	80069bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800698a:	4b76      	ldr	r3, [pc, #472]	@ (8006b64 <HAL_RCC_OscConfig+0x47c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a75      	ldr	r2, [pc, #468]	@ (8006b64 <HAL_RCC_OscConfig+0x47c>)
 8006990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006996:	f7fd f90b 	bl	8003bb0 <HAL_GetTick>
 800699a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800699c:	e008      	b.n	80069b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800699e:	f7fd f907 	bl	8003bb0 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d901      	bls.n	80069b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e118      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b0:	4b6c      	ldr	r3, [pc, #432]	@ (8006b64 <HAL_RCC_OscConfig+0x47c>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d0f0      	beq.n	800699e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d106      	bne.n	80069d2 <HAL_RCC_OscConfig+0x2ea>
 80069c4:	4b66      	ldr	r3, [pc, #408]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c8:	4a65      	ldr	r2, [pc, #404]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069ca:	f043 0301 	orr.w	r3, r3, #1
 80069ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80069d0:	e01c      	b.n	8006a0c <HAL_RCC_OscConfig+0x324>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	2b05      	cmp	r3, #5
 80069d8:	d10c      	bne.n	80069f4 <HAL_RCC_OscConfig+0x30c>
 80069da:	4b61      	ldr	r3, [pc, #388]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069de:	4a60      	ldr	r2, [pc, #384]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069e0:	f043 0304 	orr.w	r3, r3, #4
 80069e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80069e6:	4b5e      	ldr	r3, [pc, #376]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ea:	4a5d      	ldr	r2, [pc, #372]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069ec:	f043 0301 	orr.w	r3, r3, #1
 80069f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80069f2:	e00b      	b.n	8006a0c <HAL_RCC_OscConfig+0x324>
 80069f4:	4b5a      	ldr	r3, [pc, #360]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f8:	4a59      	ldr	r2, [pc, #356]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 80069fa:	f023 0301 	bic.w	r3, r3, #1
 80069fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a00:	4b57      	ldr	r3, [pc, #348]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a04:	4a56      	ldr	r2, [pc, #344]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a06:	f023 0304 	bic.w	r3, r3, #4
 8006a0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d015      	beq.n	8006a40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a14:	f7fd f8cc 	bl	8003bb0 <HAL_GetTick>
 8006a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a1a:	e00a      	b.n	8006a32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a1c:	f7fd f8c8 	bl	8003bb0 <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d901      	bls.n	8006a32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e0d7      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a32:	4b4b      	ldr	r3, [pc, #300]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0ee      	beq.n	8006a1c <HAL_RCC_OscConfig+0x334>
 8006a3e:	e014      	b.n	8006a6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a40:	f7fd f8b6 	bl	8003bb0 <HAL_GetTick>
 8006a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a46:	e00a      	b.n	8006a5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a48:	f7fd f8b2 	bl	8003bb0 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d901      	bls.n	8006a5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e0c1      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a5e:	4b40      	ldr	r3, [pc, #256]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1ee      	bne.n	8006a48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a6a:	7dfb      	ldrb	r3, [r7, #23]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d105      	bne.n	8006a7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a70:	4b3b      	ldr	r3, [pc, #236]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	4a3a      	ldr	r2, [pc, #232]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 80ad 	beq.w	8006be0 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a86:	4b36      	ldr	r3, [pc, #216]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f003 030c 	and.w	r3, r3, #12
 8006a8e:	2b08      	cmp	r3, #8
 8006a90:	d060      	beq.n	8006b54 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d145      	bne.n	8006b26 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a9a:	4b33      	ldr	r3, [pc, #204]	@ (8006b68 <HAL_RCC_OscConfig+0x480>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa0:	f7fd f886 	bl	8003bb0 <HAL_GetTick>
 8006aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aa6:	e008      	b.n	8006aba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aa8:	f7fd f882 	bl	8003bb0 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d901      	bls.n	8006aba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e093      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aba:	4b29      	ldr	r3, [pc, #164]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1f0      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	69da      	ldr	r2, [r3, #28]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	431a      	orrs	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad4:	019b      	lsls	r3, r3, #6
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006adc:	085b      	lsrs	r3, r3, #1
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	041b      	lsls	r3, r3, #16
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae8:	061b      	lsls	r3, r3, #24
 8006aea:	431a      	orrs	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af0:	071b      	lsls	r3, r3, #28
 8006af2:	491b      	ldr	r1, [pc, #108]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006af8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b68 <HAL_RCC_OscConfig+0x480>)
 8006afa:	2201      	movs	r2, #1
 8006afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006afe:	f7fd f857 	bl	8003bb0 <HAL_GetTick>
 8006b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b04:	e008      	b.n	8006b18 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b06:	f7fd f853 	bl	8003bb0 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d901      	bls.n	8006b18 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e064      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b18:	4b11      	ldr	r3, [pc, #68]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d0f0      	beq.n	8006b06 <HAL_RCC_OscConfig+0x41e>
 8006b24:	e05c      	b.n	8006be0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b26:	4b10      	ldr	r3, [pc, #64]	@ (8006b68 <HAL_RCC_OscConfig+0x480>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b2c:	f7fd f840 	bl	8003bb0 <HAL_GetTick>
 8006b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b32:	e008      	b.n	8006b46 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b34:	f7fd f83c 	bl	8003bb0 <HAL_GetTick>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	1ad3      	subs	r3, r2, r3
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d901      	bls.n	8006b46 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e04d      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b46:	4b06      	ldr	r3, [pc, #24]	@ (8006b60 <HAL_RCC_OscConfig+0x478>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1f0      	bne.n	8006b34 <HAL_RCC_OscConfig+0x44c>
 8006b52:	e045      	b.n	8006be0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d107      	bne.n	8006b6c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e040      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
 8006b60:	40023800 	.word	0x40023800
 8006b64:	40007000 	.word	0x40007000
 8006b68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8006bec <HAL_RCC_OscConfig+0x504>)
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d030      	beq.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d129      	bne.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d122      	bne.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ba2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d119      	bne.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb2:	085b      	lsrs	r3, r3, #1
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d10f      	bne.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d107      	bne.n	8006bdc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d001      	beq.n	8006be0 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3718      	adds	r7, #24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	40023800 	.word	0x40023800

08006bf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e041      	b.n	8006c86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d106      	bne.n	8006c1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f7fc fd6a 	bl	80036f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	4610      	mov	r0, r2
 8006c30:	f000 fad8 	bl	80071e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3708      	adds	r7, #8
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b082      	sub	sp, #8
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e041      	b.n	8006d24 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d106      	bne.n	8006cba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f839 	bl	8006d2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2202      	movs	r2, #2
 8006cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4619      	mov	r1, r3
 8006ccc:	4610      	mov	r0, r2
 8006cce:	f000 fa89 	bl	80071e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d22:	2300      	movs	r3, #0
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d109      	bne.n	8006d64 <HAL_TIM_PWM_Start+0x24>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	bf14      	ite	ne
 8006d5c:	2301      	movne	r3, #1
 8006d5e:	2300      	moveq	r3, #0
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	e022      	b.n	8006daa <HAL_TIM_PWM_Start+0x6a>
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d109      	bne.n	8006d7e <HAL_TIM_PWM_Start+0x3e>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	bf14      	ite	ne
 8006d76:	2301      	movne	r3, #1
 8006d78:	2300      	moveq	r3, #0
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	e015      	b.n	8006daa <HAL_TIM_PWM_Start+0x6a>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b08      	cmp	r3, #8
 8006d82:	d109      	bne.n	8006d98 <HAL_TIM_PWM_Start+0x58>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	bf14      	ite	ne
 8006d90:	2301      	movne	r3, #1
 8006d92:	2300      	moveq	r3, #0
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	e008      	b.n	8006daa <HAL_TIM_PWM_Start+0x6a>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	bf14      	ite	ne
 8006da4:	2301      	movne	r3, #1
 8006da6:	2300      	moveq	r3, #0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d001      	beq.n	8006db2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e07c      	b.n	8006eac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d104      	bne.n	8006dc2 <HAL_TIM_PWM_Start+0x82>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2202      	movs	r2, #2
 8006dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dc0:	e013      	b.n	8006dea <HAL_TIM_PWM_Start+0xaa>
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	d104      	bne.n	8006dd2 <HAL_TIM_PWM_Start+0x92>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2202      	movs	r2, #2
 8006dcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dd0:	e00b      	b.n	8006dea <HAL_TIM_PWM_Start+0xaa>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b08      	cmp	r3, #8
 8006dd6:	d104      	bne.n	8006de2 <HAL_TIM_PWM_Start+0xa2>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006de0:	e003      	b.n	8006dea <HAL_TIM_PWM_Start+0xaa>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2202      	movs	r2, #2
 8006de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2201      	movs	r2, #1
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	4618      	mov	r0, r3
 8006df4:	f000 fcec 	bl	80077d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8006eb4 <HAL_TIM_PWM_Start+0x174>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d004      	beq.n	8006e0c <HAL_TIM_PWM_Start+0xcc>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a2c      	ldr	r2, [pc, #176]	@ (8006eb8 <HAL_TIM_PWM_Start+0x178>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d101      	bne.n	8006e10 <HAL_TIM_PWM_Start+0xd0>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e000      	b.n	8006e12 <HAL_TIM_PWM_Start+0xd2>
 8006e10:	2300      	movs	r3, #0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d007      	beq.n	8006e26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a22      	ldr	r2, [pc, #136]	@ (8006eb4 <HAL_TIM_PWM_Start+0x174>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d022      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e38:	d01d      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006ebc <HAL_TIM_PWM_Start+0x17c>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d018      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ec0 <HAL_TIM_PWM_Start+0x180>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d013      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a1c      	ldr	r2, [pc, #112]	@ (8006ec4 <HAL_TIM_PWM_Start+0x184>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00e      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a16      	ldr	r2, [pc, #88]	@ (8006eb8 <HAL_TIM_PWM_Start+0x178>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a18      	ldr	r2, [pc, #96]	@ (8006ec8 <HAL_TIM_PWM_Start+0x188>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <HAL_TIM_PWM_Start+0x136>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a16      	ldr	r2, [pc, #88]	@ (8006ecc <HAL_TIM_PWM_Start+0x18c>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d111      	bne.n	8006e9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f003 0307 	and.w	r3, r3, #7
 8006e80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2b06      	cmp	r3, #6
 8006e86:	d010      	beq.n	8006eaa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0201 	orr.w	r2, r2, #1
 8006e96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e98:	e007      	b.n	8006eaa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f042 0201 	orr.w	r2, r2, #1
 8006ea8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	40010000 	.word	0x40010000
 8006eb8:	40010400 	.word	0x40010400
 8006ebc:	40000400 	.word	0x40000400
 8006ec0:	40000800 	.word	0x40000800
 8006ec4:	40000c00 	.word	0x40000c00
 8006ec8:	40014000 	.word	0x40014000
 8006ecc:	40001800 	.word	0x40001800

08006ed0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d101      	bne.n	8006eee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006eea:	2302      	movs	r3, #2
 8006eec:	e0ae      	b.n	800704c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b0c      	cmp	r3, #12
 8006efa:	f200 809f 	bhi.w	800703c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006efe:	a201      	add	r2, pc, #4	@ (adr r2, 8006f04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f04:	08006f39 	.word	0x08006f39
 8006f08:	0800703d 	.word	0x0800703d
 8006f0c:	0800703d 	.word	0x0800703d
 8006f10:	0800703d 	.word	0x0800703d
 8006f14:	08006f79 	.word	0x08006f79
 8006f18:	0800703d 	.word	0x0800703d
 8006f1c:	0800703d 	.word	0x0800703d
 8006f20:	0800703d 	.word	0x0800703d
 8006f24:	08006fbb 	.word	0x08006fbb
 8006f28:	0800703d 	.word	0x0800703d
 8006f2c:	0800703d 	.word	0x0800703d
 8006f30:	0800703d 	.word	0x0800703d
 8006f34:	08006ffb 	.word	0x08006ffb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68b9      	ldr	r1, [r7, #8]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 f9fc 	bl	800733c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	699a      	ldr	r2, [r3, #24]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 0208 	orr.w	r2, r2, #8
 8006f52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	699a      	ldr	r2, [r3, #24]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0204 	bic.w	r2, r2, #4
 8006f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	6999      	ldr	r1, [r3, #24]
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	691a      	ldr	r2, [r3, #16]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	619a      	str	r2, [r3, #24]
      break;
 8006f76:	e064      	b.n	8007042 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68b9      	ldr	r1, [r7, #8]
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fa4c 	bl	800741c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	699a      	ldr	r2, [r3, #24]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699a      	ldr	r2, [r3, #24]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6999      	ldr	r1, [r3, #24]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	021a      	lsls	r2, r3, #8
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	430a      	orrs	r2, r1
 8006fb6:	619a      	str	r2, [r3, #24]
      break;
 8006fb8:	e043      	b.n	8007042 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68b9      	ldr	r1, [r7, #8]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 faa1 	bl	8007508 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	69da      	ldr	r2, [r3, #28]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0208 	orr.w	r2, r2, #8
 8006fd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	69da      	ldr	r2, [r3, #28]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f022 0204 	bic.w	r2, r2, #4
 8006fe4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69d9      	ldr	r1, [r3, #28]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	691a      	ldr	r2, [r3, #16]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	430a      	orrs	r2, r1
 8006ff6:	61da      	str	r2, [r3, #28]
      break;
 8006ff8:	e023      	b.n	8007042 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68b9      	ldr	r1, [r7, #8]
 8007000:	4618      	mov	r0, r3
 8007002:	f000 faf5 	bl	80075f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69da      	ldr	r2, [r3, #28]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007014:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69da      	ldr	r2, [r3, #28]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007024:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69d9      	ldr	r1, [r3, #28]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	021a      	lsls	r2, r3, #8
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	61da      	str	r2, [r3, #28]
      break;
 800703a:	e002      	b.n	8007042 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	75fb      	strb	r3, [r7, #23]
      break;
 8007040:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800704a:	7dfb      	ldrb	r3, [r7, #23]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3718      	adds	r7, #24
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007068:	2b01      	cmp	r3, #1
 800706a:	d101      	bne.n	8007070 <HAL_TIM_ConfigClockSource+0x1c>
 800706c:	2302      	movs	r3, #2
 800706e:	e0b4      	b.n	80071da <HAL_TIM_ConfigClockSource+0x186>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800708e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007096:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68ba      	ldr	r2, [r7, #8]
 800709e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070a8:	d03e      	beq.n	8007128 <HAL_TIM_ConfigClockSource+0xd4>
 80070aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070ae:	f200 8087 	bhi.w	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070b6:	f000 8086 	beq.w	80071c6 <HAL_TIM_ConfigClockSource+0x172>
 80070ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070be:	d87f      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070c0:	2b70      	cmp	r3, #112	@ 0x70
 80070c2:	d01a      	beq.n	80070fa <HAL_TIM_ConfigClockSource+0xa6>
 80070c4:	2b70      	cmp	r3, #112	@ 0x70
 80070c6:	d87b      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070c8:	2b60      	cmp	r3, #96	@ 0x60
 80070ca:	d050      	beq.n	800716e <HAL_TIM_ConfigClockSource+0x11a>
 80070cc:	2b60      	cmp	r3, #96	@ 0x60
 80070ce:	d877      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070d0:	2b50      	cmp	r3, #80	@ 0x50
 80070d2:	d03c      	beq.n	800714e <HAL_TIM_ConfigClockSource+0xfa>
 80070d4:	2b50      	cmp	r3, #80	@ 0x50
 80070d6:	d873      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070d8:	2b40      	cmp	r3, #64	@ 0x40
 80070da:	d058      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x13a>
 80070dc:	2b40      	cmp	r3, #64	@ 0x40
 80070de:	d86f      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e0:	2b30      	cmp	r3, #48	@ 0x30
 80070e2:	d064      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x15a>
 80070e4:	2b30      	cmp	r3, #48	@ 0x30
 80070e6:	d86b      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d060      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x15a>
 80070ec:	2b20      	cmp	r3, #32
 80070ee:	d867      	bhi.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d05c      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x15a>
 80070f4:	2b10      	cmp	r3, #16
 80070f6:	d05a      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x15a>
 80070f8:	e062      	b.n	80071c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800710a:	f000 fb41 	bl	8007790 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800711c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	609a      	str	r2, [r3, #8]
      break;
 8007126:	e04f      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007138:	f000 fb2a 	bl	8007790 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689a      	ldr	r2, [r3, #8]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800714a:	609a      	str	r2, [r3, #8]
      break;
 800714c:	e03c      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800715a:	461a      	mov	r2, r3
 800715c:	f000 fa9e 	bl	800769c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2150      	movs	r1, #80	@ 0x50
 8007166:	4618      	mov	r0, r3
 8007168:	f000 faf7 	bl	800775a <TIM_ITRx_SetConfig>
      break;
 800716c:	e02c      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800717a:	461a      	mov	r2, r3
 800717c:	f000 fabd 	bl	80076fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2160      	movs	r1, #96	@ 0x60
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fae7 	bl	800775a <TIM_ITRx_SetConfig>
      break;
 800718c:	e01c      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800719a:	461a      	mov	r2, r3
 800719c:	f000 fa7e 	bl	800769c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2140      	movs	r1, #64	@ 0x40
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 fad7 	bl	800775a <TIM_ITRx_SetConfig>
      break;
 80071ac:	e00c      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4619      	mov	r1, r3
 80071b8:	4610      	mov	r0, r2
 80071ba:	f000 face 	bl	800775a <TIM_ITRx_SetConfig>
      break;
 80071be:	e003      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	73fb      	strb	r3, [r7, #15]
      break;
 80071c4:	e000      	b.n	80071c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80071c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
	...

080071e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a46      	ldr	r2, [pc, #280]	@ (8007310 <TIM_Base_SetConfig+0x12c>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d013      	beq.n	8007224 <TIM_Base_SetConfig+0x40>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007202:	d00f      	beq.n	8007224 <TIM_Base_SetConfig+0x40>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a43      	ldr	r2, [pc, #268]	@ (8007314 <TIM_Base_SetConfig+0x130>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d00b      	beq.n	8007224 <TIM_Base_SetConfig+0x40>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a42      	ldr	r2, [pc, #264]	@ (8007318 <TIM_Base_SetConfig+0x134>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d007      	beq.n	8007224 <TIM_Base_SetConfig+0x40>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a41      	ldr	r2, [pc, #260]	@ (800731c <TIM_Base_SetConfig+0x138>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d003      	beq.n	8007224 <TIM_Base_SetConfig+0x40>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a40      	ldr	r2, [pc, #256]	@ (8007320 <TIM_Base_SetConfig+0x13c>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d108      	bne.n	8007236 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800722a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	4313      	orrs	r3, r2
 8007234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a35      	ldr	r2, [pc, #212]	@ (8007310 <TIM_Base_SetConfig+0x12c>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d02b      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007244:	d027      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a32      	ldr	r2, [pc, #200]	@ (8007314 <TIM_Base_SetConfig+0x130>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d023      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a31      	ldr	r2, [pc, #196]	@ (8007318 <TIM_Base_SetConfig+0x134>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d01f      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a30      	ldr	r2, [pc, #192]	@ (800731c <TIM_Base_SetConfig+0x138>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d01b      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a2f      	ldr	r2, [pc, #188]	@ (8007320 <TIM_Base_SetConfig+0x13c>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d017      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a2e      	ldr	r2, [pc, #184]	@ (8007324 <TIM_Base_SetConfig+0x140>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d013      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a2d      	ldr	r2, [pc, #180]	@ (8007328 <TIM_Base_SetConfig+0x144>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d00f      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a2c      	ldr	r2, [pc, #176]	@ (800732c <TIM_Base_SetConfig+0x148>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d00b      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a2b      	ldr	r2, [pc, #172]	@ (8007330 <TIM_Base_SetConfig+0x14c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d007      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a2a      	ldr	r2, [pc, #168]	@ (8007334 <TIM_Base_SetConfig+0x150>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d003      	beq.n	8007296 <TIM_Base_SetConfig+0xb2>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a29      	ldr	r2, [pc, #164]	@ (8007338 <TIM_Base_SetConfig+0x154>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d108      	bne.n	80072a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800729c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a10      	ldr	r2, [pc, #64]	@ (8007310 <TIM_Base_SetConfig+0x12c>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d003      	beq.n	80072dc <TIM_Base_SetConfig+0xf8>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a12      	ldr	r2, [pc, #72]	@ (8007320 <TIM_Base_SetConfig+0x13c>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d103      	bne.n	80072e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	691a      	ldr	r2, [r3, #16]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	f003 0301 	and.w	r3, r3, #1
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d105      	bne.n	8007302 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	f023 0201 	bic.w	r2, r3, #1
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	611a      	str	r2, [r3, #16]
  }
}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40010000 	.word	0x40010000
 8007314:	40000400 	.word	0x40000400
 8007318:	40000800 	.word	0x40000800
 800731c:	40000c00 	.word	0x40000c00
 8007320:	40010400 	.word	0x40010400
 8007324:	40014000 	.word	0x40014000
 8007328:	40014400 	.word	0x40014400
 800732c:	40014800 	.word	0x40014800
 8007330:	40001800 	.word	0x40001800
 8007334:	40001c00 	.word	0x40001c00
 8007338:	40002000 	.word	0x40002000

0800733c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a1b      	ldr	r3, [r3, #32]
 800734a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a1b      	ldr	r3, [r3, #32]
 8007350:	f023 0201 	bic.w	r2, r3, #1
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800736a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f023 0303 	bic.w	r3, r3, #3
 8007372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f023 0302 	bic.w	r3, r3, #2
 8007384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	4313      	orrs	r3, r2
 800738e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a20      	ldr	r2, [pc, #128]	@ (8007414 <TIM_OC1_SetConfig+0xd8>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d003      	beq.n	80073a0 <TIM_OC1_SetConfig+0x64>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a1f      	ldr	r2, [pc, #124]	@ (8007418 <TIM_OC1_SetConfig+0xdc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d10c      	bne.n	80073ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	f023 0308 	bic.w	r3, r3, #8
 80073a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f023 0304 	bic.w	r3, r3, #4
 80073b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a15      	ldr	r2, [pc, #84]	@ (8007414 <TIM_OC1_SetConfig+0xd8>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d003      	beq.n	80073ca <TIM_OC1_SetConfig+0x8e>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a14      	ldr	r2, [pc, #80]	@ (8007418 <TIM_OC1_SetConfig+0xdc>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d111      	bne.n	80073ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	693a      	ldr	r2, [r7, #16]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	621a      	str	r2, [r3, #32]
}
 8007408:	bf00      	nop
 800740a:	371c      	adds	r7, #28
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	40010000 	.word	0x40010000
 8007418:	40010400 	.word	0x40010400

0800741c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800741c:	b480      	push	{r7}
 800741e:	b087      	sub	sp, #28
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a1b      	ldr	r3, [r3, #32]
 8007430:	f023 0210 	bic.w	r2, r3, #16
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800744a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007452:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	021b      	lsls	r3, r3, #8
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	4313      	orrs	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f023 0320 	bic.w	r3, r3, #32
 8007466:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	011b      	lsls	r3, r3, #4
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	4313      	orrs	r3, r2
 8007472:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a22      	ldr	r2, [pc, #136]	@ (8007500 <TIM_OC2_SetConfig+0xe4>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_OC2_SetConfig+0x68>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a21      	ldr	r2, [pc, #132]	@ (8007504 <TIM_OC2_SetConfig+0xe8>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d10d      	bne.n	80074a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800748a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	4313      	orrs	r3, r2
 8007496:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800749e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a17      	ldr	r2, [pc, #92]	@ (8007500 <TIM_OC2_SetConfig+0xe4>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_OC2_SetConfig+0x94>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a16      	ldr	r2, [pc, #88]	@ (8007504 <TIM_OC2_SetConfig+0xe8>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d113      	bne.n	80074d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80074b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80074be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	699b      	ldr	r3, [r3, #24]
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	621a      	str	r2, [r3, #32]
}
 80074f2:	bf00      	nop
 80074f4:	371c      	adds	r7, #28
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40010000 	.word	0x40010000
 8007504:	40010400 	.word	0x40010400

08007508 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007508:	b480      	push	{r7}
 800750a:	b087      	sub	sp, #28
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a1b      	ldr	r3, [r3, #32]
 800751c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 0303 	bic.w	r3, r3, #3
 800753e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	021b      	lsls	r3, r3, #8
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	4313      	orrs	r3, r2
 800755c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a21      	ldr	r2, [pc, #132]	@ (80075e8 <TIM_OC3_SetConfig+0xe0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d003      	beq.n	800756e <TIM_OC3_SetConfig+0x66>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a20      	ldr	r2, [pc, #128]	@ (80075ec <TIM_OC3_SetConfig+0xe4>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d10d      	bne.n	800758a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007574:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	021b      	lsls	r3, r3, #8
 800757c:	697a      	ldr	r2, [r7, #20]
 800757e:	4313      	orrs	r3, r2
 8007580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a16      	ldr	r2, [pc, #88]	@ (80075e8 <TIM_OC3_SetConfig+0xe0>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d003      	beq.n	800759a <TIM_OC3_SetConfig+0x92>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a15      	ldr	r2, [pc, #84]	@ (80075ec <TIM_OC3_SetConfig+0xe4>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d113      	bne.n	80075c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	011b      	lsls	r3, r3, #4
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	4313      	orrs	r3, r2
 80075c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	685a      	ldr	r2, [r3, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	697a      	ldr	r2, [r7, #20]
 80075da:	621a      	str	r2, [r3, #32]
}
 80075dc:	bf00      	nop
 80075de:	371c      	adds	r7, #28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	40010000 	.word	0x40010000
 80075ec:	40010400 	.word	0x40010400

080075f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b087      	sub	sp, #28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800761e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007626:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	021b      	lsls	r3, r3, #8
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800763a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	031b      	lsls	r3, r3, #12
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a12      	ldr	r2, [pc, #72]	@ (8007694 <TIM_OC4_SetConfig+0xa4>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d003      	beq.n	8007658 <TIM_OC4_SetConfig+0x68>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a11      	ldr	r2, [pc, #68]	@ (8007698 <TIM_OC4_SetConfig+0xa8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d109      	bne.n	800766c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800765e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	019b      	lsls	r3, r3, #6
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	4313      	orrs	r3, r2
 800766a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	685a      	ldr	r2, [r3, #4]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	621a      	str	r2, [r3, #32]
}
 8007686:	bf00      	nop
 8007688:	371c      	adds	r7, #28
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	40010000 	.word	0x40010000
 8007698:	40010400 	.word	0x40010400

0800769c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800769c:	b480      	push	{r7}
 800769e:	b087      	sub	sp, #28
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a1b      	ldr	r3, [r3, #32]
 80076ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	f023 0201 	bic.w	r2, r3, #1
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80076c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	011b      	lsls	r3, r3, #4
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f023 030a 	bic.w	r3, r3, #10
 80076d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4313      	orrs	r3, r2
 80076e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	693a      	ldr	r2, [r7, #16]
 80076e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	697a      	ldr	r2, [r7, #20]
 80076ec:	621a      	str	r2, [r3, #32]
}
 80076ee:	bf00      	nop
 80076f0:	371c      	adds	r7, #28
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b087      	sub	sp, #28
 80076fe:	af00      	add	r7, sp, #0
 8007700:	60f8      	str	r0, [r7, #12]
 8007702:	60b9      	str	r1, [r7, #8]
 8007704:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6a1b      	ldr	r3, [r3, #32]
 8007710:	f023 0210 	bic.w	r2, r3, #16
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007724:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	031b      	lsls	r3, r3, #12
 800772a:	693a      	ldr	r2, [r7, #16]
 800772c:	4313      	orrs	r3, r2
 800772e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007736:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	011b      	lsls	r3, r3, #4
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	4313      	orrs	r3, r2
 8007740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	621a      	str	r2, [r3, #32]
}
 800774e:	bf00      	nop
 8007750:	371c      	adds	r7, #28
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800775a:	b480      	push	{r7}
 800775c:	b085      	sub	sp, #20
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
 8007762:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007770:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4313      	orrs	r3, r2
 8007778:	f043 0307 	orr.w	r3, r3, #7
 800777c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	609a      	str	r2, [r3, #8]
}
 8007784:	bf00      	nop
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
 800779c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	021a      	lsls	r2, r3, #8
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	431a      	orrs	r2, r3
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	697a      	ldr	r2, [r7, #20]
 80077c2:	609a      	str	r2, [r3, #8]
}
 80077c4:	bf00      	nop
 80077c6:	371c      	adds	r7, #28
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b087      	sub	sp, #28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	f003 031f 	and.w	r3, r3, #31
 80077e2:	2201      	movs	r2, #1
 80077e4:	fa02 f303 	lsl.w	r3, r2, r3
 80077e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6a1a      	ldr	r2, [r3, #32]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	43db      	mvns	r3, r3
 80077f2:	401a      	ands	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6a1a      	ldr	r2, [r3, #32]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f003 031f 	and.w	r3, r3, #31
 8007802:	6879      	ldr	r1, [r7, #4]
 8007804:	fa01 f303 	lsl.w	r3, r1, r3
 8007808:	431a      	orrs	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	621a      	str	r2, [r3, #32]
}
 800780e:	bf00      	nop
 8007810:	371c      	adds	r7, #28
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
	...

0800781c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800782c:	2b01      	cmp	r3, #1
 800782e:	d101      	bne.n	8007834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007830:	2302      	movs	r3, #2
 8007832:	e05a      	b.n	80078ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2202      	movs	r2, #2
 8007840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68fa      	ldr	r2, [r7, #12]
 800786c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a21      	ldr	r2, [pc, #132]	@ (80078f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d022      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007880:	d01d      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a1d      	ldr	r2, [pc, #116]	@ (80078fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d018      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a1b      	ldr	r2, [pc, #108]	@ (8007900 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d013      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a1a      	ldr	r2, [pc, #104]	@ (8007904 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d00e      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a18      	ldr	r2, [pc, #96]	@ (8007908 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d009      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a17      	ldr	r2, [pc, #92]	@ (800790c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d004      	beq.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a15      	ldr	r2, [pc, #84]	@ (8007910 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d10c      	bne.n	80078d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40010000 	.word	0x40010000
 80078fc:	40000400 	.word	0x40000400
 8007900:	40000800 	.word	0x40000800
 8007904:	40000c00 	.word	0x40000c00
 8007908:	40010400 	.word	0x40010400
 800790c:	40014000 	.word	0x40014000
 8007910:	40001800 	.word	0x40001800

08007914 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e042      	b.n	80079ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d106      	bne.n	8007940 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f7fb ff30 	bl	80037a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2224      	movs	r2, #36	@ 0x24
 8007944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007956:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fdf3 	bl	8008544 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	691a      	ldr	r2, [r3, #16]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800796c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	695a      	ldr	r2, [r3, #20]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800797c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68da      	ldr	r2, [r3, #12]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800798c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2220      	movs	r2, #32
 8007998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2220      	movs	r2, #32
 80079a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b08a      	sub	sp, #40	@ 0x28
 80079b8:	af02      	add	r7, sp, #8
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	603b      	str	r3, [r7, #0]
 80079c0:	4613      	mov	r3, r2
 80079c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	d175      	bne.n	8007ac0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d002      	beq.n	80079e0 <HAL_UART_Transmit+0x2c>
 80079da:	88fb      	ldrh	r3, [r7, #6]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d101      	bne.n	80079e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e06e      	b.n	8007ac2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2221      	movs	r2, #33	@ 0x21
 80079ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80079f2:	f7fc f8dd 	bl	8003bb0 <HAL_GetTick>
 80079f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	88fa      	ldrh	r2, [r7, #6]
 80079fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	88fa      	ldrh	r2, [r7, #6]
 8007a02:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a0c:	d108      	bne.n	8007a20 <HAL_UART_Transmit+0x6c>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d104      	bne.n	8007a20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a16:	2300      	movs	r3, #0
 8007a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	61bb      	str	r3, [r7, #24]
 8007a1e:	e003      	b.n	8007a28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a24:	2300      	movs	r3, #0
 8007a26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007a28:	e02e      	b.n	8007a88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	2200      	movs	r2, #0
 8007a32:	2180      	movs	r1, #128	@ 0x80
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 fb55 	bl	80080e4 <UART_WaitOnFlagUntilTimeout>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d005      	beq.n	8007a4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	e03a      	b.n	8007ac2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d10b      	bne.n	8007a6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	881b      	ldrh	r3, [r3, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	3302      	adds	r3, #2
 8007a66:	61bb      	str	r3, [r7, #24]
 8007a68:	e007      	b.n	8007a7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	781a      	ldrb	r2, [r3, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	3301      	adds	r3, #1
 8007a78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1cb      	bne.n	8007a2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	2140      	movs	r1, #64	@ 0x40
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f000 fb21 	bl	80080e4 <UART_WaitOnFlagUntilTimeout>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d005      	beq.n	8007ab4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e006      	b.n	8007ac2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007abc:	2300      	movs	r3, #0
 8007abe:	e000      	b.n	8007ac2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007ac0:	2302      	movs	r3, #2
  }
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3720      	adds	r7, #32
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b08c      	sub	sp, #48	@ 0x30
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	60f8      	str	r0, [r7, #12]
 8007ad2:	60b9      	str	r1, [r7, #8]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b20      	cmp	r3, #32
 8007ae2:	d14a      	bne.n	8007b7a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d002      	beq.n	8007af0 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007aea:	88fb      	ldrh	r3, [r7, #6]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e043      	b.n	8007b7c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8007b00:	88fb      	ldrh	r3, [r7, #6]
 8007b02:	461a      	mov	r2, r3
 8007b04:	68b9      	ldr	r1, [r7, #8]
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 fb45 	bl	8008196 <UART_Start_Receive_IT>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007b12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d12c      	bne.n	8007b74 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d125      	bne.n	8007b6e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b22:	2300      	movs	r3, #0
 8007b24:	613b      	str	r3, [r7, #16]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	613b      	str	r3, [r7, #16]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	613b      	str	r3, [r7, #16]
 8007b36:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	330c      	adds	r3, #12
 8007b3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	e853 3f00 	ldrex	r3, [r3]
 8007b46:	617b      	str	r3, [r7, #20]
   return(result);
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	f043 0310 	orr.w	r3, r3, #16
 8007b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	330c      	adds	r3, #12
 8007b56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b58:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5c:	6a39      	ldr	r1, [r7, #32]
 8007b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b60:	e841 2300 	strex	r3, r2, [r1]
 8007b64:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1e5      	bne.n	8007b38 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8007b6c:	e002      	b.n	8007b74 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007b74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b78:	e000      	b.n	8007b7c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007b7a:	2302      	movs	r3, #2
  }
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3730      	adds	r7, #48	@ 0x30
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b0ba      	sub	sp, #232	@ 0xe8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007baa:	2300      	movs	r3, #0
 8007bac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bba:	f003 030f 	and.w	r3, r3, #15
 8007bbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007bc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10f      	bne.n	8007bea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bce:	f003 0320 	and.w	r3, r3, #32
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d009      	beq.n	8007bea <HAL_UART_IRQHandler+0x66>
 8007bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bda:	f003 0320 	and.w	r3, r3, #32
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 fbf0 	bl	80083c8 <UART_Receive_IT>
      return;
 8007be8:	e25b      	b.n	80080a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007bea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f000 80de 	beq.w	8007db0 <HAL_UART_IRQHandler+0x22c>
 8007bf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bf8:	f003 0301 	and.w	r3, r3, #1
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d106      	bne.n	8007c0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	f000 80d1 	beq.w	8007db0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <HAL_UART_IRQHandler+0xae>
 8007c1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d005      	beq.n	8007c32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c2a:	f043 0201 	orr.w	r2, r3, #1
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c36:	f003 0304 	and.w	r3, r3, #4
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00b      	beq.n	8007c56 <HAL_UART_IRQHandler+0xd2>
 8007c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d005      	beq.n	8007c56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4e:	f043 0202 	orr.w	r2, r3, #2
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c5a:	f003 0302 	and.w	r3, r3, #2
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00b      	beq.n	8007c7a <HAL_UART_IRQHandler+0xf6>
 8007c62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d005      	beq.n	8007c7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c72:	f043 0204 	orr.w	r2, r3, #4
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c7e:	f003 0308 	and.w	r3, r3, #8
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d011      	beq.n	8007caa <HAL_UART_IRQHandler+0x126>
 8007c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c8a:	f003 0320 	and.w	r3, r3, #32
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d105      	bne.n	8007c9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d005      	beq.n	8007caa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ca2:	f043 0208 	orr.w	r2, r3, #8
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f000 81f2 	beq.w	8008098 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb8:	f003 0320 	and.w	r3, r3, #32
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <HAL_UART_IRQHandler+0x14e>
 8007cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cc4:	f003 0320 	and.w	r3, r3, #32
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 fb7b 	bl	80083c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	695b      	ldr	r3, [r3, #20]
 8007cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cdc:	2b40      	cmp	r3, #64	@ 0x40
 8007cde:	bf0c      	ite	eq
 8007ce0:	2301      	moveq	r3, #1
 8007ce2:	2300      	movne	r3, #0
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cee:	f003 0308 	and.w	r3, r3, #8
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d103      	bne.n	8007cfe <HAL_UART_IRQHandler+0x17a>
 8007cf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d04f      	beq.n	8007d9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 fa83 	bl	800820a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d0e:	2b40      	cmp	r3, #64	@ 0x40
 8007d10:	d141      	bne.n	8007d96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3314      	adds	r3, #20
 8007d18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d20:	e853 3f00 	ldrex	r3, [r3]
 8007d24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007d28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3314      	adds	r3, #20
 8007d3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007d3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007d42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007d4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007d4e:	e841 2300 	strex	r3, r2, [r1]
 8007d52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007d56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1d9      	bne.n	8007d12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d013      	beq.n	8007d8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d6a:	4a7e      	ldr	r2, [pc, #504]	@ (8007f64 <HAL_UART_IRQHandler+0x3e0>)
 8007d6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fc f8cd 	bl	8003f12 <HAL_DMA_Abort_IT>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d016      	beq.n	8007dac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007d88:	4610      	mov	r0, r2
 8007d8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d8c:	e00e      	b.n	8007dac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f99e 	bl	80080d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d94:	e00a      	b.n	8007dac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f99a 	bl	80080d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d9c:	e006      	b.n	8007dac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 f996 	bl	80080d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007daa:	e175      	b.n	8008098 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dac:	bf00      	nop
    return;
 8007dae:	e173      	b.n	8008098 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	f040 814f 	bne.w	8008058 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dbe:	f003 0310 	and.w	r3, r3, #16
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f000 8148 	beq.w	8008058 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dcc:	f003 0310 	and.w	r3, r3, #16
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 8141 	beq.w	8008058 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	60bb      	str	r3, [r7, #8]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	60bb      	str	r3, [r7, #8]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	60bb      	str	r3, [r7, #8]
 8007dea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df6:	2b40      	cmp	r3, #64	@ 0x40
 8007df8:	f040 80b6 	bne.w	8007f68 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f000 8145 	beq.w	800809c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	f080 813e 	bcs.w	800809c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2c:	69db      	ldr	r3, [r3, #28]
 8007e2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e32:	f000 8088 	beq.w	8007f46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	330c      	adds	r3, #12
 8007e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007e44:	e853 3f00 	ldrex	r3, [r3]
 8007e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007e4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	330c      	adds	r3, #12
 8007e5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007e62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007e66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007e6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007e72:	e841 2300 	strex	r3, r2, [r1]
 8007e76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1d9      	bne.n	8007e36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3314      	adds	r3, #20
 8007e88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e8c:	e853 3f00 	ldrex	r3, [r3]
 8007e90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007e92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e94:	f023 0301 	bic.w	r3, r3, #1
 8007e98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3314      	adds	r3, #20
 8007ea2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ea6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007eaa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007eae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007eb2:	e841 2300 	strex	r3, r2, [r1]
 8007eb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007eb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d1e1      	bne.n	8007e82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	3314      	adds	r3, #20
 8007ec4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ec8:	e853 3f00 	ldrex	r3, [r3]
 8007ecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ece:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ed0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3314      	adds	r3, #20
 8007ede:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007ee2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007ee8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007eea:	e841 2300 	strex	r3, r2, [r1]
 8007eee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ef0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d1e3      	bne.n	8007ebe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2220      	movs	r2, #32
 8007efa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	330c      	adds	r3, #12
 8007f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f0e:	e853 3f00 	ldrex	r3, [r3]
 8007f12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f16:	f023 0310 	bic.w	r3, r3, #16
 8007f1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	330c      	adds	r3, #12
 8007f24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007f28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007f2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f30:	e841 2300 	strex	r3, r2, [r1]
 8007f34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e3      	bne.n	8007f04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f40:	4618      	mov	r0, r3
 8007f42:	f7fb ff76 	bl	8003e32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2202      	movs	r2, #2
 8007f4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7fa ffd9 	bl	8002f14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f62:	e09b      	b.n	800809c <HAL_UART_IRQHandler+0x518>
 8007f64:	080082d1 	.word	0x080082d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 808e 	beq.w	80080a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007f84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f000 8089 	beq.w	80080a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	330c      	adds	r3, #12
 8007f94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f98:	e853 3f00 	ldrex	r3, [r3]
 8007f9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fa4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	330c      	adds	r3, #12
 8007fae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007fb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007fb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fba:	e841 2300 	strex	r3, r2, [r1]
 8007fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1e3      	bne.n	8007f8e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	3314      	adds	r3, #20
 8007fcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	e853 3f00 	ldrex	r3, [r3]
 8007fd4:	623b      	str	r3, [r7, #32]
   return(result);
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	f023 0301 	bic.w	r3, r3, #1
 8007fdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3314      	adds	r3, #20
 8007fe6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007fea:	633a      	str	r2, [r7, #48]	@ 0x30
 8007fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ff2:	e841 2300 	strex	r3, r2, [r1]
 8007ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1e3      	bne.n	8007fc6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2220      	movs	r2, #32
 8008002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	330c      	adds	r3, #12
 8008012:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	e853 3f00 	ldrex	r3, [r3]
 800801a:	60fb      	str	r3, [r7, #12]
   return(result);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f023 0310 	bic.w	r3, r3, #16
 8008022:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	330c      	adds	r3, #12
 800802c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008030:	61fa      	str	r2, [r7, #28]
 8008032:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	69b9      	ldr	r1, [r7, #24]
 8008036:	69fa      	ldr	r2, [r7, #28]
 8008038:	e841 2300 	strex	r3, r2, [r1]
 800803c:	617b      	str	r3, [r7, #20]
   return(result);
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1e3      	bne.n	800800c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2202      	movs	r2, #2
 8008048:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800804a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800804e:	4619      	mov	r1, r3
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f7fa ff5f 	bl	8002f14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008056:	e023      	b.n	80080a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008060:	2b00      	cmp	r3, #0
 8008062:	d009      	beq.n	8008078 <HAL_UART_IRQHandler+0x4f4>
 8008064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 f941 	bl	80082f8 <UART_Transmit_IT>
    return;
 8008076:	e014      	b.n	80080a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800807c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008080:	2b00      	cmp	r3, #0
 8008082:	d00e      	beq.n	80080a2 <HAL_UART_IRQHandler+0x51e>
 8008084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800808c:	2b00      	cmp	r3, #0
 800808e:	d008      	beq.n	80080a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f981 	bl	8008398 <UART_EndTransmit_IT>
    return;
 8008096:	e004      	b.n	80080a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8008098:	bf00      	nop
 800809a:	e002      	b.n	80080a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800809c:	bf00      	nop
 800809e:	e000      	b.n	80080a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80080a0:	bf00      	nop
  }
}
 80080a2:	37e8      	adds	r7, #232	@ 0xe8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b086      	sub	sp, #24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	603b      	str	r3, [r7, #0]
 80080f0:	4613      	mov	r3, r2
 80080f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080f4:	e03b      	b.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fc:	d037      	beq.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080fe:	f7fb fd57 	bl	8003bb0 <HAL_GetTick>
 8008102:	4602      	mov	r2, r0
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	1ad3      	subs	r3, r2, r3
 8008108:	6a3a      	ldr	r2, [r7, #32]
 800810a:	429a      	cmp	r2, r3
 800810c:	d302      	bcc.n	8008114 <UART_WaitOnFlagUntilTimeout+0x30>
 800810e:	6a3b      	ldr	r3, [r7, #32]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d101      	bne.n	8008118 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008114:	2303      	movs	r3, #3
 8008116:	e03a      	b.n	800818e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	2b00      	cmp	r3, #0
 8008124:	d023      	beq.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	2b80      	cmp	r3, #128	@ 0x80
 800812a:	d020      	beq.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	2b40      	cmp	r3, #64	@ 0x40
 8008130:	d01d      	beq.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0308 	and.w	r3, r3, #8
 800813c:	2b08      	cmp	r3, #8
 800813e:	d116      	bne.n	800816e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008140:	2300      	movs	r3, #0
 8008142:	617b      	str	r3, [r7, #20]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	617b      	str	r3, [r7, #20]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f000 f857 	bl	800820a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2208      	movs	r2, #8
 8008160:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	e00f      	b.n	800818e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	4013      	ands	r3, r2
 8008178:	68ba      	ldr	r2, [r7, #8]
 800817a:	429a      	cmp	r2, r3
 800817c:	bf0c      	ite	eq
 800817e:	2301      	moveq	r3, #1
 8008180:	2300      	movne	r3, #0
 8008182:	b2db      	uxtb	r3, r3
 8008184:	461a      	mov	r2, r3
 8008186:	79fb      	ldrb	r3, [r7, #7]
 8008188:	429a      	cmp	r2, r3
 800818a:	d0b4      	beq.n	80080f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3718      	adds	r7, #24
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008196:	b480      	push	{r7}
 8008198:	b085      	sub	sp, #20
 800819a:	af00      	add	r7, sp, #0
 800819c:	60f8      	str	r0, [r7, #12]
 800819e:	60b9      	str	r1, [r7, #8]
 80081a0:	4613      	mov	r3, r2
 80081a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	68ba      	ldr	r2, [r7, #8]
 80081a8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	88fa      	ldrh	r2, [r7, #6]
 80081ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	88fa      	ldrh	r2, [r7, #6]
 80081b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2200      	movs	r2, #0
 80081ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2222      	movs	r2, #34	@ 0x22
 80081c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	691b      	ldr	r3, [r3, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d007      	beq.n	80081dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68da      	ldr	r2, [r3, #12]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80081da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	695a      	ldr	r2, [r3, #20]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f042 0201 	orr.w	r2, r2, #1
 80081ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68da      	ldr	r2, [r3, #12]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f042 0220 	orr.w	r2, r2, #32
 80081fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3714      	adds	r7, #20
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800820a:	b480      	push	{r7}
 800820c:	b095      	sub	sp, #84	@ 0x54
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	330c      	adds	r3, #12
 8008218:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008228:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	330c      	adds	r3, #12
 8008230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008232:	643a      	str	r2, [r7, #64]	@ 0x40
 8008234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008238:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e5      	bne.n	8008212 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3314      	adds	r3, #20
 800824c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	61fb      	str	r3, [r7, #28]
   return(result);
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	f023 0301 	bic.w	r3, r3, #1
 800825c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	3314      	adds	r3, #20
 8008264:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008268:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800826c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800826e:	e841 2300 	strex	r3, r2, [r1]
 8008272:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1e5      	bne.n	8008246 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800827e:	2b01      	cmp	r3, #1
 8008280:	d119      	bne.n	80082b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	330c      	adds	r3, #12
 8008288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	e853 3f00 	ldrex	r3, [r3]
 8008290:	60bb      	str	r3, [r7, #8]
   return(result);
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	f023 0310 	bic.w	r3, r3, #16
 8008298:	647b      	str	r3, [r7, #68]	@ 0x44
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	330c      	adds	r3, #12
 80082a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082a2:	61ba      	str	r2, [r7, #24]
 80082a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a6:	6979      	ldr	r1, [r7, #20]
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	e841 2300 	strex	r3, r2, [r1]
 80082ae:	613b      	str	r3, [r7, #16]
   return(result);
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e5      	bne.n	8008282 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2220      	movs	r2, #32
 80082ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80082c4:	bf00      	nop
 80082c6:	3754      	adds	r7, #84	@ 0x54
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082ea:	68f8      	ldr	r0, [r7, #12]
 80082ec:	f7ff fef0 	bl	80080d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082f0:	bf00      	nop
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008306:	b2db      	uxtb	r3, r3
 8008308:	2b21      	cmp	r3, #33	@ 0x21
 800830a:	d13e      	bne.n	800838a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008314:	d114      	bne.n	8008340 <UART_Transmit_IT+0x48>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d110      	bne.n	8008340 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	881b      	ldrh	r3, [r3, #0]
 8008328:	461a      	mov	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008332:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	1c9a      	adds	r2, r3, #2
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	621a      	str	r2, [r3, #32]
 800833e:	e008      	b.n	8008352 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a1b      	ldr	r3, [r3, #32]
 8008344:	1c59      	adds	r1, r3, #1
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	6211      	str	r1, [r2, #32]
 800834a:	781a      	ldrb	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008356:	b29b      	uxth	r3, r3
 8008358:	3b01      	subs	r3, #1
 800835a:	b29b      	uxth	r3, r3
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	4619      	mov	r1, r3
 8008360:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10f      	bne.n	8008386 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68da      	ldr	r2, [r3, #12]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008374:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	68da      	ldr	r2, [r3, #12]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008384:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	e000      	b.n	800838c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800838a:	2302      	movs	r3, #2
  }
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68da      	ldr	r2, [r3, #12]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff fe75 	bl	80080a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3708      	adds	r7, #8
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b08c      	sub	sp, #48	@ 0x30
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	2b22      	cmp	r3, #34	@ 0x22
 80083da:	f040 80ae 	bne.w	800853a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083e6:	d117      	bne.n	8008418 <UART_Receive_IT+0x50>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	691b      	ldr	r3, [r3, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d113      	bne.n	8008418 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80083f0:	2300      	movs	r3, #0
 80083f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	b29b      	uxth	r3, r3
 8008402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008406:	b29a      	uxth	r2, r3
 8008408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008410:	1c9a      	adds	r2, r3, #2
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	629a      	str	r2, [r3, #40]	@ 0x28
 8008416:	e026      	b.n	8008466 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800841e:	2300      	movs	r3, #0
 8008420:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800842a:	d007      	beq.n	800843c <UART_Receive_IT+0x74>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10a      	bne.n	800844a <UART_Receive_IT+0x82>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d106      	bne.n	800844a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	b2da      	uxtb	r2, r3
 8008444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008446:	701a      	strb	r2, [r3, #0]
 8008448:	e008      	b.n	800845c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	b2db      	uxtb	r3, r3
 8008452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008456:	b2da      	uxtb	r2, r3
 8008458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800845a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800846a:	b29b      	uxth	r3, r3
 800846c:	3b01      	subs	r3, #1
 800846e:	b29b      	uxth	r3, r3
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	4619      	mov	r1, r3
 8008474:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008476:	2b00      	cmp	r3, #0
 8008478:	d15d      	bne.n	8008536 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	68da      	ldr	r2, [r3, #12]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f022 0220 	bic.w	r2, r2, #32
 8008488:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68da      	ldr	r2, [r3, #12]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008498:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	695a      	ldr	r2, [r3, #20]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f022 0201 	bic.w	r2, r2, #1
 80084a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2220      	movs	r2, #32
 80084ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d135      	bne.n	800852c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	330c      	adds	r3, #12
 80084cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	e853 3f00 	ldrex	r3, [r3]
 80084d4:	613b      	str	r3, [r7, #16]
   return(result);
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	f023 0310 	bic.w	r3, r3, #16
 80084dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	330c      	adds	r3, #12
 80084e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084e6:	623a      	str	r2, [r7, #32]
 80084e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ea:	69f9      	ldr	r1, [r7, #28]
 80084ec:	6a3a      	ldr	r2, [r7, #32]
 80084ee:	e841 2300 	strex	r3, r2, [r1]
 80084f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e5      	bne.n	80084c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 0310 	and.w	r3, r3, #16
 8008504:	2b10      	cmp	r3, #16
 8008506:	d10a      	bne.n	800851e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008508:	2300      	movs	r3, #0
 800850a:	60fb      	str	r3, [r7, #12]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	60fb      	str	r3, [r7, #12]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008522:	4619      	mov	r1, r3
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f7fa fcf5 	bl	8002f14 <HAL_UARTEx_RxEventCallback>
 800852a:	e002      	b.n	8008532 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f7ff fdc5 	bl	80080bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	e002      	b.n	800853c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	e000      	b.n	800853c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800853a:	2302      	movs	r3, #2
  }
}
 800853c:	4618      	mov	r0, r3
 800853e:	3730      	adds	r7, #48	@ 0x30
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008548:	b0c0      	sub	sp, #256	@ 0x100
 800854a:	af00      	add	r7, sp, #0
 800854c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800855c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008560:	68d9      	ldr	r1, [r3, #12]
 8008562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	ea40 0301 	orr.w	r3, r0, r1
 800856c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800856e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008572:	689a      	ldr	r2, [r3, #8]
 8008574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	431a      	orrs	r2, r3
 800857c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	431a      	orrs	r2, r3
 8008584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008588:	69db      	ldr	r3, [r3, #28]
 800858a:	4313      	orrs	r3, r2
 800858c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800859c:	f021 010c 	bic.w	r1, r1, #12
 80085a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80085aa:	430b      	orrs	r3, r1
 80085ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80085ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80085ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085be:	6999      	ldr	r1, [r3, #24]
 80085c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	ea40 0301 	orr.w	r3, r0, r1
 80085ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	4b8f      	ldr	r3, [pc, #572]	@ (8008810 <UART_SetConfig+0x2cc>)
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d005      	beq.n	80085e4 <UART_SetConfig+0xa0>
 80085d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	4b8d      	ldr	r3, [pc, #564]	@ (8008814 <UART_SetConfig+0x2d0>)
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d104      	bne.n	80085ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80085e4:	f7fe f86c 	bl	80066c0 <HAL_RCC_GetPCLK2Freq>
 80085e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80085ec:	e003      	b.n	80085f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80085ee:	f7fe f853 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
 80085f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085fa:	69db      	ldr	r3, [r3, #28]
 80085fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008600:	f040 810c 	bne.w	800881c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008604:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008608:	2200      	movs	r2, #0
 800860a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800860e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008612:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008616:	4622      	mov	r2, r4
 8008618:	462b      	mov	r3, r5
 800861a:	1891      	adds	r1, r2, r2
 800861c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800861e:	415b      	adcs	r3, r3
 8008620:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008622:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008626:	4621      	mov	r1, r4
 8008628:	eb12 0801 	adds.w	r8, r2, r1
 800862c:	4629      	mov	r1, r5
 800862e:	eb43 0901 	adc.w	r9, r3, r1
 8008632:	f04f 0200 	mov.w	r2, #0
 8008636:	f04f 0300 	mov.w	r3, #0
 800863a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800863e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008642:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008646:	4690      	mov	r8, r2
 8008648:	4699      	mov	r9, r3
 800864a:	4623      	mov	r3, r4
 800864c:	eb18 0303 	adds.w	r3, r8, r3
 8008650:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008654:	462b      	mov	r3, r5
 8008656:	eb49 0303 	adc.w	r3, r9, r3
 800865a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800865e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800866a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800866e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008672:	460b      	mov	r3, r1
 8008674:	18db      	adds	r3, r3, r3
 8008676:	653b      	str	r3, [r7, #80]	@ 0x50
 8008678:	4613      	mov	r3, r2
 800867a:	eb42 0303 	adc.w	r3, r2, r3
 800867e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008680:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008684:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008688:	f7f8 fb1e 	bl	8000cc8 <__aeabi_uldivmod>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4b61      	ldr	r3, [pc, #388]	@ (8008818 <UART_SetConfig+0x2d4>)
 8008692:	fba3 2302 	umull	r2, r3, r3, r2
 8008696:	095b      	lsrs	r3, r3, #5
 8008698:	011c      	lsls	r4, r3, #4
 800869a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800869e:	2200      	movs	r2, #0
 80086a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80086a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80086a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80086ac:	4642      	mov	r2, r8
 80086ae:	464b      	mov	r3, r9
 80086b0:	1891      	adds	r1, r2, r2
 80086b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80086b4:	415b      	adcs	r3, r3
 80086b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80086bc:	4641      	mov	r1, r8
 80086be:	eb12 0a01 	adds.w	sl, r2, r1
 80086c2:	4649      	mov	r1, r9
 80086c4:	eb43 0b01 	adc.w	fp, r3, r1
 80086c8:	f04f 0200 	mov.w	r2, #0
 80086cc:	f04f 0300 	mov.w	r3, #0
 80086d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80086d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086dc:	4692      	mov	sl, r2
 80086de:	469b      	mov	fp, r3
 80086e0:	4643      	mov	r3, r8
 80086e2:	eb1a 0303 	adds.w	r3, sl, r3
 80086e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086ea:	464b      	mov	r3, r9
 80086ec:	eb4b 0303 	adc.w	r3, fp, r3
 80086f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80086f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008700:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008704:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008708:	460b      	mov	r3, r1
 800870a:	18db      	adds	r3, r3, r3
 800870c:	643b      	str	r3, [r7, #64]	@ 0x40
 800870e:	4613      	mov	r3, r2
 8008710:	eb42 0303 	adc.w	r3, r2, r3
 8008714:	647b      	str	r3, [r7, #68]	@ 0x44
 8008716:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800871a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800871e:	f7f8 fad3 	bl	8000cc8 <__aeabi_uldivmod>
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	4611      	mov	r1, r2
 8008728:	4b3b      	ldr	r3, [pc, #236]	@ (8008818 <UART_SetConfig+0x2d4>)
 800872a:	fba3 2301 	umull	r2, r3, r3, r1
 800872e:	095b      	lsrs	r3, r3, #5
 8008730:	2264      	movs	r2, #100	@ 0x64
 8008732:	fb02 f303 	mul.w	r3, r2, r3
 8008736:	1acb      	subs	r3, r1, r3
 8008738:	00db      	lsls	r3, r3, #3
 800873a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800873e:	4b36      	ldr	r3, [pc, #216]	@ (8008818 <UART_SetConfig+0x2d4>)
 8008740:	fba3 2302 	umull	r2, r3, r3, r2
 8008744:	095b      	lsrs	r3, r3, #5
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800874c:	441c      	add	r4, r3
 800874e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008752:	2200      	movs	r2, #0
 8008754:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008758:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800875c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008760:	4642      	mov	r2, r8
 8008762:	464b      	mov	r3, r9
 8008764:	1891      	adds	r1, r2, r2
 8008766:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008768:	415b      	adcs	r3, r3
 800876a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800876c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008770:	4641      	mov	r1, r8
 8008772:	1851      	adds	r1, r2, r1
 8008774:	6339      	str	r1, [r7, #48]	@ 0x30
 8008776:	4649      	mov	r1, r9
 8008778:	414b      	adcs	r3, r1
 800877a:	637b      	str	r3, [r7, #52]	@ 0x34
 800877c:	f04f 0200 	mov.w	r2, #0
 8008780:	f04f 0300 	mov.w	r3, #0
 8008784:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008788:	4659      	mov	r1, fp
 800878a:	00cb      	lsls	r3, r1, #3
 800878c:	4651      	mov	r1, sl
 800878e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008792:	4651      	mov	r1, sl
 8008794:	00ca      	lsls	r2, r1, #3
 8008796:	4610      	mov	r0, r2
 8008798:	4619      	mov	r1, r3
 800879a:	4603      	mov	r3, r0
 800879c:	4642      	mov	r2, r8
 800879e:	189b      	adds	r3, r3, r2
 80087a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80087a4:	464b      	mov	r3, r9
 80087a6:	460a      	mov	r2, r1
 80087a8:	eb42 0303 	adc.w	r3, r2, r3
 80087ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80087b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80087bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80087c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80087c4:	460b      	mov	r3, r1
 80087c6:	18db      	adds	r3, r3, r3
 80087c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087ca:	4613      	mov	r3, r2
 80087cc:	eb42 0303 	adc.w	r3, r2, r3
 80087d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80087d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80087da:	f7f8 fa75 	bl	8000cc8 <__aeabi_uldivmod>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008818 <UART_SetConfig+0x2d4>)
 80087e4:	fba3 1302 	umull	r1, r3, r3, r2
 80087e8:	095b      	lsrs	r3, r3, #5
 80087ea:	2164      	movs	r1, #100	@ 0x64
 80087ec:	fb01 f303 	mul.w	r3, r1, r3
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	00db      	lsls	r3, r3, #3
 80087f4:	3332      	adds	r3, #50	@ 0x32
 80087f6:	4a08      	ldr	r2, [pc, #32]	@ (8008818 <UART_SetConfig+0x2d4>)
 80087f8:	fba2 2303 	umull	r2, r3, r2, r3
 80087fc:	095b      	lsrs	r3, r3, #5
 80087fe:	f003 0207 	and.w	r2, r3, #7
 8008802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4422      	add	r2, r4
 800880a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800880c:	e106      	b.n	8008a1c <UART_SetConfig+0x4d8>
 800880e:	bf00      	nop
 8008810:	40011000 	.word	0x40011000
 8008814:	40011400 	.word	0x40011400
 8008818:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800881c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008820:	2200      	movs	r2, #0
 8008822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008826:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800882a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800882e:	4642      	mov	r2, r8
 8008830:	464b      	mov	r3, r9
 8008832:	1891      	adds	r1, r2, r2
 8008834:	6239      	str	r1, [r7, #32]
 8008836:	415b      	adcs	r3, r3
 8008838:	627b      	str	r3, [r7, #36]	@ 0x24
 800883a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800883e:	4641      	mov	r1, r8
 8008840:	1854      	adds	r4, r2, r1
 8008842:	4649      	mov	r1, r9
 8008844:	eb43 0501 	adc.w	r5, r3, r1
 8008848:	f04f 0200 	mov.w	r2, #0
 800884c:	f04f 0300 	mov.w	r3, #0
 8008850:	00eb      	lsls	r3, r5, #3
 8008852:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008856:	00e2      	lsls	r2, r4, #3
 8008858:	4614      	mov	r4, r2
 800885a:	461d      	mov	r5, r3
 800885c:	4643      	mov	r3, r8
 800885e:	18e3      	adds	r3, r4, r3
 8008860:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008864:	464b      	mov	r3, r9
 8008866:	eb45 0303 	adc.w	r3, r5, r3
 800886a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800886e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800887a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800887e:	f04f 0200 	mov.w	r2, #0
 8008882:	f04f 0300 	mov.w	r3, #0
 8008886:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800888a:	4629      	mov	r1, r5
 800888c:	008b      	lsls	r3, r1, #2
 800888e:	4621      	mov	r1, r4
 8008890:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008894:	4621      	mov	r1, r4
 8008896:	008a      	lsls	r2, r1, #2
 8008898:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800889c:	f7f8 fa14 	bl	8000cc8 <__aeabi_uldivmod>
 80088a0:	4602      	mov	r2, r0
 80088a2:	460b      	mov	r3, r1
 80088a4:	4b60      	ldr	r3, [pc, #384]	@ (8008a28 <UART_SetConfig+0x4e4>)
 80088a6:	fba3 2302 	umull	r2, r3, r3, r2
 80088aa:	095b      	lsrs	r3, r3, #5
 80088ac:	011c      	lsls	r4, r3, #4
 80088ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088b2:	2200      	movs	r2, #0
 80088b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80088b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80088bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80088c0:	4642      	mov	r2, r8
 80088c2:	464b      	mov	r3, r9
 80088c4:	1891      	adds	r1, r2, r2
 80088c6:	61b9      	str	r1, [r7, #24]
 80088c8:	415b      	adcs	r3, r3
 80088ca:	61fb      	str	r3, [r7, #28]
 80088cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088d0:	4641      	mov	r1, r8
 80088d2:	1851      	adds	r1, r2, r1
 80088d4:	6139      	str	r1, [r7, #16]
 80088d6:	4649      	mov	r1, r9
 80088d8:	414b      	adcs	r3, r1
 80088da:	617b      	str	r3, [r7, #20]
 80088dc:	f04f 0200 	mov.w	r2, #0
 80088e0:	f04f 0300 	mov.w	r3, #0
 80088e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088e8:	4659      	mov	r1, fp
 80088ea:	00cb      	lsls	r3, r1, #3
 80088ec:	4651      	mov	r1, sl
 80088ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088f2:	4651      	mov	r1, sl
 80088f4:	00ca      	lsls	r2, r1, #3
 80088f6:	4610      	mov	r0, r2
 80088f8:	4619      	mov	r1, r3
 80088fa:	4603      	mov	r3, r0
 80088fc:	4642      	mov	r2, r8
 80088fe:	189b      	adds	r3, r3, r2
 8008900:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008904:	464b      	mov	r3, r9
 8008906:	460a      	mov	r2, r1
 8008908:	eb42 0303 	adc.w	r3, r2, r3
 800890c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	67bb      	str	r3, [r7, #120]	@ 0x78
 800891a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800891c:	f04f 0200 	mov.w	r2, #0
 8008920:	f04f 0300 	mov.w	r3, #0
 8008924:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008928:	4649      	mov	r1, r9
 800892a:	008b      	lsls	r3, r1, #2
 800892c:	4641      	mov	r1, r8
 800892e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008932:	4641      	mov	r1, r8
 8008934:	008a      	lsls	r2, r1, #2
 8008936:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800893a:	f7f8 f9c5 	bl	8000cc8 <__aeabi_uldivmod>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4611      	mov	r1, r2
 8008944:	4b38      	ldr	r3, [pc, #224]	@ (8008a28 <UART_SetConfig+0x4e4>)
 8008946:	fba3 2301 	umull	r2, r3, r3, r1
 800894a:	095b      	lsrs	r3, r3, #5
 800894c:	2264      	movs	r2, #100	@ 0x64
 800894e:	fb02 f303 	mul.w	r3, r2, r3
 8008952:	1acb      	subs	r3, r1, r3
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	3332      	adds	r3, #50	@ 0x32
 8008958:	4a33      	ldr	r2, [pc, #204]	@ (8008a28 <UART_SetConfig+0x4e4>)
 800895a:	fba2 2303 	umull	r2, r3, r2, r3
 800895e:	095b      	lsrs	r3, r3, #5
 8008960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008964:	441c      	add	r4, r3
 8008966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800896a:	2200      	movs	r2, #0
 800896c:	673b      	str	r3, [r7, #112]	@ 0x70
 800896e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008970:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008974:	4642      	mov	r2, r8
 8008976:	464b      	mov	r3, r9
 8008978:	1891      	adds	r1, r2, r2
 800897a:	60b9      	str	r1, [r7, #8]
 800897c:	415b      	adcs	r3, r3
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008984:	4641      	mov	r1, r8
 8008986:	1851      	adds	r1, r2, r1
 8008988:	6039      	str	r1, [r7, #0]
 800898a:	4649      	mov	r1, r9
 800898c:	414b      	adcs	r3, r1
 800898e:	607b      	str	r3, [r7, #4]
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	f04f 0300 	mov.w	r3, #0
 8008998:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800899c:	4659      	mov	r1, fp
 800899e:	00cb      	lsls	r3, r1, #3
 80089a0:	4651      	mov	r1, sl
 80089a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089a6:	4651      	mov	r1, sl
 80089a8:	00ca      	lsls	r2, r1, #3
 80089aa:	4610      	mov	r0, r2
 80089ac:	4619      	mov	r1, r3
 80089ae:	4603      	mov	r3, r0
 80089b0:	4642      	mov	r2, r8
 80089b2:	189b      	adds	r3, r3, r2
 80089b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80089b6:	464b      	mov	r3, r9
 80089b8:	460a      	mov	r2, r1
 80089ba:	eb42 0303 	adc.w	r3, r2, r3
 80089be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80089ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80089cc:	f04f 0200 	mov.w	r2, #0
 80089d0:	f04f 0300 	mov.w	r3, #0
 80089d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80089d8:	4649      	mov	r1, r9
 80089da:	008b      	lsls	r3, r1, #2
 80089dc:	4641      	mov	r1, r8
 80089de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089e2:	4641      	mov	r1, r8
 80089e4:	008a      	lsls	r2, r1, #2
 80089e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80089ea:	f7f8 f96d 	bl	8000cc8 <__aeabi_uldivmod>
 80089ee:	4602      	mov	r2, r0
 80089f0:	460b      	mov	r3, r1
 80089f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008a28 <UART_SetConfig+0x4e4>)
 80089f4:	fba3 1302 	umull	r1, r3, r3, r2
 80089f8:	095b      	lsrs	r3, r3, #5
 80089fa:	2164      	movs	r1, #100	@ 0x64
 80089fc:	fb01 f303 	mul.w	r3, r1, r3
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	011b      	lsls	r3, r3, #4
 8008a04:	3332      	adds	r3, #50	@ 0x32
 8008a06:	4a08      	ldr	r2, [pc, #32]	@ (8008a28 <UART_SetConfig+0x4e4>)
 8008a08:	fba2 2303 	umull	r2, r3, r2, r3
 8008a0c:	095b      	lsrs	r3, r3, #5
 8008a0e:	f003 020f 	and.w	r2, r3, #15
 8008a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4422      	add	r2, r4
 8008a1a:	609a      	str	r2, [r3, #8]
}
 8008a1c:	bf00      	nop
 8008a1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008a22:	46bd      	mov	sp, r7
 8008a24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a28:	51eb851f 	.word	0x51eb851f

08008a2c <atof>:
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	f000 be07 	b.w	8009640 <strtod>

08008a32 <atoi>:
 8008a32:	220a      	movs	r2, #10
 8008a34:	2100      	movs	r1, #0
 8008a36:	f000 be89 	b.w	800974c <strtol>

08008a3a <sulp>:
 8008a3a:	b570      	push	{r4, r5, r6, lr}
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	460d      	mov	r5, r1
 8008a40:	ec45 4b10 	vmov	d0, r4, r5
 8008a44:	4616      	mov	r6, r2
 8008a46:	f003 fafb 	bl	800c040 <__ulp>
 8008a4a:	ec51 0b10 	vmov	r0, r1, d0
 8008a4e:	b17e      	cbz	r6, 8008a70 <sulp+0x36>
 8008a50:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008a54:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	dd09      	ble.n	8008a70 <sulp+0x36>
 8008a5c:	051b      	lsls	r3, r3, #20
 8008a5e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008a62:	2400      	movs	r4, #0
 8008a64:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008a68:	4622      	mov	r2, r4
 8008a6a:	462b      	mov	r3, r5
 8008a6c:	f7f7 fde4 	bl	8000638 <__aeabi_dmul>
 8008a70:	ec41 0b10 	vmov	d0, r0, r1
 8008a74:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a78 <_strtod_l>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	b09f      	sub	sp, #124	@ 0x7c
 8008a7e:	460c      	mov	r4, r1
 8008a80:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008a82:	2200      	movs	r2, #0
 8008a84:	921a      	str	r2, [sp, #104]	@ 0x68
 8008a86:	9005      	str	r0, [sp, #20]
 8008a88:	f04f 0a00 	mov.w	sl, #0
 8008a8c:	f04f 0b00 	mov.w	fp, #0
 8008a90:	460a      	mov	r2, r1
 8008a92:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a94:	7811      	ldrb	r1, [r2, #0]
 8008a96:	292b      	cmp	r1, #43	@ 0x2b
 8008a98:	d04a      	beq.n	8008b30 <_strtod_l+0xb8>
 8008a9a:	d838      	bhi.n	8008b0e <_strtod_l+0x96>
 8008a9c:	290d      	cmp	r1, #13
 8008a9e:	d832      	bhi.n	8008b06 <_strtod_l+0x8e>
 8008aa0:	2908      	cmp	r1, #8
 8008aa2:	d832      	bhi.n	8008b0a <_strtod_l+0x92>
 8008aa4:	2900      	cmp	r1, #0
 8008aa6:	d03b      	beq.n	8008b20 <_strtod_l+0xa8>
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008aac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008aae:	782a      	ldrb	r2, [r5, #0]
 8008ab0:	2a30      	cmp	r2, #48	@ 0x30
 8008ab2:	f040 80b3 	bne.w	8008c1c <_strtod_l+0x1a4>
 8008ab6:	786a      	ldrb	r2, [r5, #1]
 8008ab8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008abc:	2a58      	cmp	r2, #88	@ 0x58
 8008abe:	d16e      	bne.n	8008b9e <_strtod_l+0x126>
 8008ac0:	9302      	str	r3, [sp, #8]
 8008ac2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ac4:	9301      	str	r3, [sp, #4]
 8008ac6:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	4a8e      	ldr	r2, [pc, #568]	@ (8008d04 <_strtod_l+0x28c>)
 8008acc:	9805      	ldr	r0, [sp, #20]
 8008ace:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ad0:	a919      	add	r1, sp, #100	@ 0x64
 8008ad2:	f002 fba7 	bl	800b224 <__gethex>
 8008ad6:	f010 060f 	ands.w	r6, r0, #15
 8008ada:	4604      	mov	r4, r0
 8008adc:	d005      	beq.n	8008aea <_strtod_l+0x72>
 8008ade:	2e06      	cmp	r6, #6
 8008ae0:	d128      	bne.n	8008b34 <_strtod_l+0xbc>
 8008ae2:	3501      	adds	r5, #1
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ae8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008aea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f040 858e 	bne.w	800960e <_strtod_l+0xb96>
 8008af2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008af4:	b1cb      	cbz	r3, 8008b2a <_strtod_l+0xb2>
 8008af6:	4652      	mov	r2, sl
 8008af8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008afc:	ec43 2b10 	vmov	d0, r2, r3
 8008b00:	b01f      	add	sp, #124	@ 0x7c
 8008b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b06:	2920      	cmp	r1, #32
 8008b08:	d1ce      	bne.n	8008aa8 <_strtod_l+0x30>
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	e7c1      	b.n	8008a92 <_strtod_l+0x1a>
 8008b0e:	292d      	cmp	r1, #45	@ 0x2d
 8008b10:	d1ca      	bne.n	8008aa8 <_strtod_l+0x30>
 8008b12:	2101      	movs	r1, #1
 8008b14:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b16:	1c51      	adds	r1, r2, #1
 8008b18:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b1a:	7852      	ldrb	r2, [r2, #1]
 8008b1c:	2a00      	cmp	r2, #0
 8008b1e:	d1c5      	bne.n	8008aac <_strtod_l+0x34>
 8008b20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b22:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f040 8570 	bne.w	800960a <_strtod_l+0xb92>
 8008b2a:	4652      	mov	r2, sl
 8008b2c:	465b      	mov	r3, fp
 8008b2e:	e7e5      	b.n	8008afc <_strtod_l+0x84>
 8008b30:	2100      	movs	r1, #0
 8008b32:	e7ef      	b.n	8008b14 <_strtod_l+0x9c>
 8008b34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008b36:	b13a      	cbz	r2, 8008b48 <_strtod_l+0xd0>
 8008b38:	2135      	movs	r1, #53	@ 0x35
 8008b3a:	a81c      	add	r0, sp, #112	@ 0x70
 8008b3c:	f003 fb7a 	bl	800c234 <__copybits>
 8008b40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b42:	9805      	ldr	r0, [sp, #20]
 8008b44:	f002 ff48 	bl	800b9d8 <_Bfree>
 8008b48:	3e01      	subs	r6, #1
 8008b4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008b4c:	2e04      	cmp	r6, #4
 8008b4e:	d806      	bhi.n	8008b5e <_strtod_l+0xe6>
 8008b50:	e8df f006 	tbb	[pc, r6]
 8008b54:	201d0314 	.word	0x201d0314
 8008b58:	14          	.byte	0x14
 8008b59:	00          	.byte	0x00
 8008b5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008b5e:	05e1      	lsls	r1, r4, #23
 8008b60:	bf48      	it	mi
 8008b62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008b66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b6a:	0d1b      	lsrs	r3, r3, #20
 8008b6c:	051b      	lsls	r3, r3, #20
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1bb      	bne.n	8008aea <_strtod_l+0x72>
 8008b72:	f001 fc0d 	bl	800a390 <__errno>
 8008b76:	2322      	movs	r3, #34	@ 0x22
 8008b78:	6003      	str	r3, [r0, #0]
 8008b7a:	e7b6      	b.n	8008aea <_strtod_l+0x72>
 8008b7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008b80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008b84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008b88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008b8c:	e7e7      	b.n	8008b5e <_strtod_l+0xe6>
 8008b8e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008d0c <_strtod_l+0x294>
 8008b92:	e7e4      	b.n	8008b5e <_strtod_l+0xe6>
 8008b94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008b98:	f04f 3aff 	mov.w	sl, #4294967295
 8008b9c:	e7df      	b.n	8008b5e <_strtod_l+0xe6>
 8008b9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ba4:	785b      	ldrb	r3, [r3, #1]
 8008ba6:	2b30      	cmp	r3, #48	@ 0x30
 8008ba8:	d0f9      	beq.n	8008b9e <_strtod_l+0x126>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d09d      	beq.n	8008aea <_strtod_l+0x72>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bb4:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	9308      	str	r3, [sp, #32]
 8008bba:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bbc:	461f      	mov	r7, r3
 8008bbe:	220a      	movs	r2, #10
 8008bc0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008bc2:	7805      	ldrb	r5, [r0, #0]
 8008bc4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008bc8:	b2d9      	uxtb	r1, r3
 8008bca:	2909      	cmp	r1, #9
 8008bcc:	d928      	bls.n	8008c20 <_strtod_l+0x1a8>
 8008bce:	494e      	ldr	r1, [pc, #312]	@ (8008d08 <_strtod_l+0x290>)
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f001 fb6d 	bl	800a2b0 <strncmp>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d032      	beq.n	8008c40 <_strtod_l+0x1c8>
 8008bda:	2000      	movs	r0, #0
 8008bdc:	462a      	mov	r2, r5
 8008bde:	4681      	mov	r9, r0
 8008be0:	463d      	mov	r5, r7
 8008be2:	4603      	mov	r3, r0
 8008be4:	2a65      	cmp	r2, #101	@ 0x65
 8008be6:	d001      	beq.n	8008bec <_strtod_l+0x174>
 8008be8:	2a45      	cmp	r2, #69	@ 0x45
 8008bea:	d114      	bne.n	8008c16 <_strtod_l+0x19e>
 8008bec:	b91d      	cbnz	r5, 8008bf6 <_strtod_l+0x17e>
 8008bee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bf0:	4302      	orrs	r2, r0
 8008bf2:	d095      	beq.n	8008b20 <_strtod_l+0xa8>
 8008bf4:	2500      	movs	r5, #0
 8008bf6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008bf8:	1c62      	adds	r2, r4, #1
 8008bfa:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bfc:	7862      	ldrb	r2, [r4, #1]
 8008bfe:	2a2b      	cmp	r2, #43	@ 0x2b
 8008c00:	d077      	beq.n	8008cf2 <_strtod_l+0x27a>
 8008c02:	2a2d      	cmp	r2, #45	@ 0x2d
 8008c04:	d07b      	beq.n	8008cfe <_strtod_l+0x286>
 8008c06:	f04f 0c00 	mov.w	ip, #0
 8008c0a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008c0e:	2909      	cmp	r1, #9
 8008c10:	f240 8082 	bls.w	8008d18 <_strtod_l+0x2a0>
 8008c14:	9419      	str	r4, [sp, #100]	@ 0x64
 8008c16:	f04f 0800 	mov.w	r8, #0
 8008c1a:	e0a2      	b.n	8008d62 <_strtod_l+0x2ea>
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	e7c7      	b.n	8008bb0 <_strtod_l+0x138>
 8008c20:	2f08      	cmp	r7, #8
 8008c22:	bfd5      	itete	le
 8008c24:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008c26:	9908      	ldrgt	r1, [sp, #32]
 8008c28:	fb02 3301 	mlale	r3, r2, r1, r3
 8008c2c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008c30:	f100 0001 	add.w	r0, r0, #1
 8008c34:	bfd4      	ite	le
 8008c36:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008c38:	9308      	strgt	r3, [sp, #32]
 8008c3a:	3701      	adds	r7, #1
 8008c3c:	9019      	str	r0, [sp, #100]	@ 0x64
 8008c3e:	e7bf      	b.n	8008bc0 <_strtod_l+0x148>
 8008c40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c42:	1c5a      	adds	r2, r3, #1
 8008c44:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c46:	785a      	ldrb	r2, [r3, #1]
 8008c48:	b37f      	cbz	r7, 8008caa <_strtod_l+0x232>
 8008c4a:	4681      	mov	r9, r0
 8008c4c:	463d      	mov	r5, r7
 8008c4e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008c52:	2b09      	cmp	r3, #9
 8008c54:	d912      	bls.n	8008c7c <_strtod_l+0x204>
 8008c56:	2301      	movs	r3, #1
 8008c58:	e7c4      	b.n	8008be4 <_strtod_l+0x16c>
 8008c5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c60:	785a      	ldrb	r2, [r3, #1]
 8008c62:	3001      	adds	r0, #1
 8008c64:	2a30      	cmp	r2, #48	@ 0x30
 8008c66:	d0f8      	beq.n	8008c5a <_strtod_l+0x1e2>
 8008c68:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008c6c:	2b08      	cmp	r3, #8
 8008c6e:	f200 84d3 	bhi.w	8009618 <_strtod_l+0xba0>
 8008c72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c74:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c76:	4681      	mov	r9, r0
 8008c78:	2000      	movs	r0, #0
 8008c7a:	4605      	mov	r5, r0
 8008c7c:	3a30      	subs	r2, #48	@ 0x30
 8008c7e:	f100 0301 	add.w	r3, r0, #1
 8008c82:	d02a      	beq.n	8008cda <_strtod_l+0x262>
 8008c84:	4499      	add	r9, r3
 8008c86:	eb00 0c05 	add.w	ip, r0, r5
 8008c8a:	462b      	mov	r3, r5
 8008c8c:	210a      	movs	r1, #10
 8008c8e:	4563      	cmp	r3, ip
 8008c90:	d10d      	bne.n	8008cae <_strtod_l+0x236>
 8008c92:	1c69      	adds	r1, r5, #1
 8008c94:	4401      	add	r1, r0
 8008c96:	4428      	add	r0, r5
 8008c98:	2808      	cmp	r0, #8
 8008c9a:	dc16      	bgt.n	8008cca <_strtod_l+0x252>
 8008c9c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c9e:	230a      	movs	r3, #10
 8008ca0:	fb03 2300 	mla	r3, r3, r0, r2
 8008ca4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	e018      	b.n	8008cdc <_strtod_l+0x264>
 8008caa:	4638      	mov	r0, r7
 8008cac:	e7da      	b.n	8008c64 <_strtod_l+0x1ec>
 8008cae:	2b08      	cmp	r3, #8
 8008cb0:	f103 0301 	add.w	r3, r3, #1
 8008cb4:	dc03      	bgt.n	8008cbe <_strtod_l+0x246>
 8008cb6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008cb8:	434e      	muls	r6, r1
 8008cba:	960a      	str	r6, [sp, #40]	@ 0x28
 8008cbc:	e7e7      	b.n	8008c8e <_strtod_l+0x216>
 8008cbe:	2b10      	cmp	r3, #16
 8008cc0:	bfde      	ittt	le
 8008cc2:	9e08      	ldrle	r6, [sp, #32]
 8008cc4:	434e      	mulle	r6, r1
 8008cc6:	9608      	strle	r6, [sp, #32]
 8008cc8:	e7e1      	b.n	8008c8e <_strtod_l+0x216>
 8008cca:	280f      	cmp	r0, #15
 8008ccc:	dceb      	bgt.n	8008ca6 <_strtod_l+0x22e>
 8008cce:	9808      	ldr	r0, [sp, #32]
 8008cd0:	230a      	movs	r3, #10
 8008cd2:	fb03 2300 	mla	r3, r3, r0, r2
 8008cd6:	9308      	str	r3, [sp, #32]
 8008cd8:	e7e5      	b.n	8008ca6 <_strtod_l+0x22e>
 8008cda:	4629      	mov	r1, r5
 8008cdc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cde:	1c50      	adds	r0, r2, #1
 8008ce0:	9019      	str	r0, [sp, #100]	@ 0x64
 8008ce2:	7852      	ldrb	r2, [r2, #1]
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	460d      	mov	r5, r1
 8008ce8:	e7b1      	b.n	8008c4e <_strtod_l+0x1d6>
 8008cea:	f04f 0900 	mov.w	r9, #0
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e77d      	b.n	8008bee <_strtod_l+0x176>
 8008cf2:	f04f 0c00 	mov.w	ip, #0
 8008cf6:	1ca2      	adds	r2, r4, #2
 8008cf8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cfa:	78a2      	ldrb	r2, [r4, #2]
 8008cfc:	e785      	b.n	8008c0a <_strtod_l+0x192>
 8008cfe:	f04f 0c01 	mov.w	ip, #1
 8008d02:	e7f8      	b.n	8008cf6 <_strtod_l+0x27e>
 8008d04:	0800dd80 	.word	0x0800dd80
 8008d08:	0800dd68 	.word	0x0800dd68
 8008d0c:	7ff00000 	.word	0x7ff00000
 8008d10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d12:	1c51      	adds	r1, r2, #1
 8008d14:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d16:	7852      	ldrb	r2, [r2, #1]
 8008d18:	2a30      	cmp	r2, #48	@ 0x30
 8008d1a:	d0f9      	beq.n	8008d10 <_strtod_l+0x298>
 8008d1c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008d20:	2908      	cmp	r1, #8
 8008d22:	f63f af78 	bhi.w	8008c16 <_strtod_l+0x19e>
 8008d26:	3a30      	subs	r2, #48	@ 0x30
 8008d28:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d2a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d2c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008d2e:	f04f 080a 	mov.w	r8, #10
 8008d32:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d34:	1c56      	adds	r6, r2, #1
 8008d36:	9619      	str	r6, [sp, #100]	@ 0x64
 8008d38:	7852      	ldrb	r2, [r2, #1]
 8008d3a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008d3e:	f1be 0f09 	cmp.w	lr, #9
 8008d42:	d939      	bls.n	8008db8 <_strtod_l+0x340>
 8008d44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008d46:	1a76      	subs	r6, r6, r1
 8008d48:	2e08      	cmp	r6, #8
 8008d4a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008d4e:	dc03      	bgt.n	8008d58 <_strtod_l+0x2e0>
 8008d50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008d52:	4588      	cmp	r8, r1
 8008d54:	bfa8      	it	ge
 8008d56:	4688      	movge	r8, r1
 8008d58:	f1bc 0f00 	cmp.w	ip, #0
 8008d5c:	d001      	beq.n	8008d62 <_strtod_l+0x2ea>
 8008d5e:	f1c8 0800 	rsb	r8, r8, #0
 8008d62:	2d00      	cmp	r5, #0
 8008d64:	d14e      	bne.n	8008e04 <_strtod_l+0x38c>
 8008d66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d68:	4308      	orrs	r0, r1
 8008d6a:	f47f aebe 	bne.w	8008aea <_strtod_l+0x72>
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	f47f aed6 	bne.w	8008b20 <_strtod_l+0xa8>
 8008d74:	2a69      	cmp	r2, #105	@ 0x69
 8008d76:	d028      	beq.n	8008dca <_strtod_l+0x352>
 8008d78:	dc25      	bgt.n	8008dc6 <_strtod_l+0x34e>
 8008d7a:	2a49      	cmp	r2, #73	@ 0x49
 8008d7c:	d025      	beq.n	8008dca <_strtod_l+0x352>
 8008d7e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008d80:	f47f aece 	bne.w	8008b20 <_strtod_l+0xa8>
 8008d84:	499b      	ldr	r1, [pc, #620]	@ (8008ff4 <_strtod_l+0x57c>)
 8008d86:	a819      	add	r0, sp, #100	@ 0x64
 8008d88:	f002 fc6e 	bl	800b668 <__match>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	f43f aec7 	beq.w	8008b20 <_strtod_l+0xa8>
 8008d92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	2b28      	cmp	r3, #40	@ 0x28
 8008d98:	d12e      	bne.n	8008df8 <_strtod_l+0x380>
 8008d9a:	4997      	ldr	r1, [pc, #604]	@ (8008ff8 <_strtod_l+0x580>)
 8008d9c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d9e:	a819      	add	r0, sp, #100	@ 0x64
 8008da0:	f002 fc76 	bl	800b690 <__hexnan>
 8008da4:	2805      	cmp	r0, #5
 8008da6:	d127      	bne.n	8008df8 <_strtod_l+0x380>
 8008da8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008daa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008dae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008db2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008db6:	e698      	b.n	8008aea <_strtod_l+0x72>
 8008db8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008dba:	fb08 2101 	mla	r1, r8, r1, r2
 8008dbe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008dc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008dc4:	e7b5      	b.n	8008d32 <_strtod_l+0x2ba>
 8008dc6:	2a6e      	cmp	r2, #110	@ 0x6e
 8008dc8:	e7da      	b.n	8008d80 <_strtod_l+0x308>
 8008dca:	498c      	ldr	r1, [pc, #560]	@ (8008ffc <_strtod_l+0x584>)
 8008dcc:	a819      	add	r0, sp, #100	@ 0x64
 8008dce:	f002 fc4b 	bl	800b668 <__match>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	f43f aea4 	beq.w	8008b20 <_strtod_l+0xa8>
 8008dd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dda:	4989      	ldr	r1, [pc, #548]	@ (8009000 <_strtod_l+0x588>)
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	a819      	add	r0, sp, #100	@ 0x64
 8008de0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008de2:	f002 fc41 	bl	800b668 <__match>
 8008de6:	b910      	cbnz	r0, 8008dee <_strtod_l+0x376>
 8008de8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dea:	3301      	adds	r3, #1
 8008dec:	9319      	str	r3, [sp, #100]	@ 0x64
 8008dee:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009010 <_strtod_l+0x598>
 8008df2:	f04f 0a00 	mov.w	sl, #0
 8008df6:	e678      	b.n	8008aea <_strtod_l+0x72>
 8008df8:	4882      	ldr	r0, [pc, #520]	@ (8009004 <_strtod_l+0x58c>)
 8008dfa:	f001 fb0d 	bl	800a418 <nan>
 8008dfe:	ec5b ab10 	vmov	sl, fp, d0
 8008e02:	e672      	b.n	8008aea <_strtod_l+0x72>
 8008e04:	eba8 0309 	sub.w	r3, r8, r9
 8008e08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e0c:	2f00      	cmp	r7, #0
 8008e0e:	bf08      	it	eq
 8008e10:	462f      	moveq	r7, r5
 8008e12:	2d10      	cmp	r5, #16
 8008e14:	462c      	mov	r4, r5
 8008e16:	bfa8      	it	ge
 8008e18:	2410      	movge	r4, #16
 8008e1a:	f7f7 fb93 	bl	8000544 <__aeabi_ui2d>
 8008e1e:	2d09      	cmp	r5, #9
 8008e20:	4682      	mov	sl, r0
 8008e22:	468b      	mov	fp, r1
 8008e24:	dc13      	bgt.n	8008e4e <_strtod_l+0x3d6>
 8008e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f43f ae5e 	beq.w	8008aea <_strtod_l+0x72>
 8008e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e30:	dd78      	ble.n	8008f24 <_strtod_l+0x4ac>
 8008e32:	2b16      	cmp	r3, #22
 8008e34:	dc5f      	bgt.n	8008ef6 <_strtod_l+0x47e>
 8008e36:	4974      	ldr	r1, [pc, #464]	@ (8009008 <_strtod_l+0x590>)
 8008e38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e40:	4652      	mov	r2, sl
 8008e42:	465b      	mov	r3, fp
 8008e44:	f7f7 fbf8 	bl	8000638 <__aeabi_dmul>
 8008e48:	4682      	mov	sl, r0
 8008e4a:	468b      	mov	fp, r1
 8008e4c:	e64d      	b.n	8008aea <_strtod_l+0x72>
 8008e4e:	4b6e      	ldr	r3, [pc, #440]	@ (8009008 <_strtod_l+0x590>)
 8008e50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008e58:	f7f7 fbee 	bl	8000638 <__aeabi_dmul>
 8008e5c:	4682      	mov	sl, r0
 8008e5e:	9808      	ldr	r0, [sp, #32]
 8008e60:	468b      	mov	fp, r1
 8008e62:	f7f7 fb6f 	bl	8000544 <__aeabi_ui2d>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	4650      	mov	r0, sl
 8008e6c:	4659      	mov	r1, fp
 8008e6e:	f7f7 fa2d 	bl	80002cc <__adddf3>
 8008e72:	2d0f      	cmp	r5, #15
 8008e74:	4682      	mov	sl, r0
 8008e76:	468b      	mov	fp, r1
 8008e78:	ddd5      	ble.n	8008e26 <_strtod_l+0x3ae>
 8008e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e7c:	1b2c      	subs	r4, r5, r4
 8008e7e:	441c      	add	r4, r3
 8008e80:	2c00      	cmp	r4, #0
 8008e82:	f340 8096 	ble.w	8008fb2 <_strtod_l+0x53a>
 8008e86:	f014 030f 	ands.w	r3, r4, #15
 8008e8a:	d00a      	beq.n	8008ea2 <_strtod_l+0x42a>
 8008e8c:	495e      	ldr	r1, [pc, #376]	@ (8009008 <_strtod_l+0x590>)
 8008e8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e92:	4652      	mov	r2, sl
 8008e94:	465b      	mov	r3, fp
 8008e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e9a:	f7f7 fbcd 	bl	8000638 <__aeabi_dmul>
 8008e9e:	4682      	mov	sl, r0
 8008ea0:	468b      	mov	fp, r1
 8008ea2:	f034 040f 	bics.w	r4, r4, #15
 8008ea6:	d073      	beq.n	8008f90 <_strtod_l+0x518>
 8008ea8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008eac:	dd48      	ble.n	8008f40 <_strtod_l+0x4c8>
 8008eae:	2400      	movs	r4, #0
 8008eb0:	46a0      	mov	r8, r4
 8008eb2:	940a      	str	r4, [sp, #40]	@ 0x28
 8008eb4:	46a1      	mov	r9, r4
 8008eb6:	9a05      	ldr	r2, [sp, #20]
 8008eb8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009010 <_strtod_l+0x598>
 8008ebc:	2322      	movs	r3, #34	@ 0x22
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	f04f 0a00 	mov.w	sl, #0
 8008ec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f43f ae0f 	beq.w	8008aea <_strtod_l+0x72>
 8008ecc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ece:	9805      	ldr	r0, [sp, #20]
 8008ed0:	f002 fd82 	bl	800b9d8 <_Bfree>
 8008ed4:	9805      	ldr	r0, [sp, #20]
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	f002 fd7e 	bl	800b9d8 <_Bfree>
 8008edc:	9805      	ldr	r0, [sp, #20]
 8008ede:	4641      	mov	r1, r8
 8008ee0:	f002 fd7a 	bl	800b9d8 <_Bfree>
 8008ee4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ee6:	9805      	ldr	r0, [sp, #20]
 8008ee8:	f002 fd76 	bl	800b9d8 <_Bfree>
 8008eec:	9805      	ldr	r0, [sp, #20]
 8008eee:	4621      	mov	r1, r4
 8008ef0:	f002 fd72 	bl	800b9d8 <_Bfree>
 8008ef4:	e5f9      	b.n	8008aea <_strtod_l+0x72>
 8008ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ef8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008efc:	4293      	cmp	r3, r2
 8008efe:	dbbc      	blt.n	8008e7a <_strtod_l+0x402>
 8008f00:	4c41      	ldr	r4, [pc, #260]	@ (8009008 <_strtod_l+0x590>)
 8008f02:	f1c5 050f 	rsb	r5, r5, #15
 8008f06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008f0a:	4652      	mov	r2, sl
 8008f0c:	465b      	mov	r3, fp
 8008f0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f12:	f7f7 fb91 	bl	8000638 <__aeabi_dmul>
 8008f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f18:	1b5d      	subs	r5, r3, r5
 8008f1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008f1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008f22:	e78f      	b.n	8008e44 <_strtod_l+0x3cc>
 8008f24:	3316      	adds	r3, #22
 8008f26:	dba8      	blt.n	8008e7a <_strtod_l+0x402>
 8008f28:	4b37      	ldr	r3, [pc, #220]	@ (8009008 <_strtod_l+0x590>)
 8008f2a:	eba9 0808 	sub.w	r8, r9, r8
 8008f2e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008f32:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008f36:	4650      	mov	r0, sl
 8008f38:	4659      	mov	r1, fp
 8008f3a:	f7f7 fca7 	bl	800088c <__aeabi_ddiv>
 8008f3e:	e783      	b.n	8008e48 <_strtod_l+0x3d0>
 8008f40:	4b32      	ldr	r3, [pc, #200]	@ (800900c <_strtod_l+0x594>)
 8008f42:	9308      	str	r3, [sp, #32]
 8008f44:	2300      	movs	r3, #0
 8008f46:	1124      	asrs	r4, r4, #4
 8008f48:	4650      	mov	r0, sl
 8008f4a:	4659      	mov	r1, fp
 8008f4c:	461e      	mov	r6, r3
 8008f4e:	2c01      	cmp	r4, #1
 8008f50:	dc21      	bgt.n	8008f96 <_strtod_l+0x51e>
 8008f52:	b10b      	cbz	r3, 8008f58 <_strtod_l+0x4e0>
 8008f54:	4682      	mov	sl, r0
 8008f56:	468b      	mov	fp, r1
 8008f58:	492c      	ldr	r1, [pc, #176]	@ (800900c <_strtod_l+0x594>)
 8008f5a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008f5e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008f62:	4652      	mov	r2, sl
 8008f64:	465b      	mov	r3, fp
 8008f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f6a:	f7f7 fb65 	bl	8000638 <__aeabi_dmul>
 8008f6e:	4b28      	ldr	r3, [pc, #160]	@ (8009010 <_strtod_l+0x598>)
 8008f70:	460a      	mov	r2, r1
 8008f72:	400b      	ands	r3, r1
 8008f74:	4927      	ldr	r1, [pc, #156]	@ (8009014 <_strtod_l+0x59c>)
 8008f76:	428b      	cmp	r3, r1
 8008f78:	4682      	mov	sl, r0
 8008f7a:	d898      	bhi.n	8008eae <_strtod_l+0x436>
 8008f7c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008f80:	428b      	cmp	r3, r1
 8008f82:	bf86      	itte	hi
 8008f84:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009018 <_strtod_l+0x5a0>
 8008f88:	f04f 3aff 	movhi.w	sl, #4294967295
 8008f8c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008f90:	2300      	movs	r3, #0
 8008f92:	9308      	str	r3, [sp, #32]
 8008f94:	e07a      	b.n	800908c <_strtod_l+0x614>
 8008f96:	07e2      	lsls	r2, r4, #31
 8008f98:	d505      	bpl.n	8008fa6 <_strtod_l+0x52e>
 8008f9a:	9b08      	ldr	r3, [sp, #32]
 8008f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa0:	f7f7 fb4a 	bl	8000638 <__aeabi_dmul>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	9a08      	ldr	r2, [sp, #32]
 8008fa8:	3208      	adds	r2, #8
 8008faa:	3601      	adds	r6, #1
 8008fac:	1064      	asrs	r4, r4, #1
 8008fae:	9208      	str	r2, [sp, #32]
 8008fb0:	e7cd      	b.n	8008f4e <_strtod_l+0x4d6>
 8008fb2:	d0ed      	beq.n	8008f90 <_strtod_l+0x518>
 8008fb4:	4264      	negs	r4, r4
 8008fb6:	f014 020f 	ands.w	r2, r4, #15
 8008fba:	d00a      	beq.n	8008fd2 <_strtod_l+0x55a>
 8008fbc:	4b12      	ldr	r3, [pc, #72]	@ (8009008 <_strtod_l+0x590>)
 8008fbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fc2:	4650      	mov	r0, sl
 8008fc4:	4659      	mov	r1, fp
 8008fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fca:	f7f7 fc5f 	bl	800088c <__aeabi_ddiv>
 8008fce:	4682      	mov	sl, r0
 8008fd0:	468b      	mov	fp, r1
 8008fd2:	1124      	asrs	r4, r4, #4
 8008fd4:	d0dc      	beq.n	8008f90 <_strtod_l+0x518>
 8008fd6:	2c1f      	cmp	r4, #31
 8008fd8:	dd20      	ble.n	800901c <_strtod_l+0x5a4>
 8008fda:	2400      	movs	r4, #0
 8008fdc:	46a0      	mov	r8, r4
 8008fde:	940a      	str	r4, [sp, #40]	@ 0x28
 8008fe0:	46a1      	mov	r9, r4
 8008fe2:	9a05      	ldr	r2, [sp, #20]
 8008fe4:	2322      	movs	r3, #34	@ 0x22
 8008fe6:	f04f 0a00 	mov.w	sl, #0
 8008fea:	f04f 0b00 	mov.w	fp, #0
 8008fee:	6013      	str	r3, [r2, #0]
 8008ff0:	e768      	b.n	8008ec4 <_strtod_l+0x44c>
 8008ff2:	bf00      	nop
 8008ff4:	0800dece 	.word	0x0800dece
 8008ff8:	0800dd6c 	.word	0x0800dd6c
 8008ffc:	0800dec6 	.word	0x0800dec6
 8009000:	0800df00 	.word	0x0800df00
 8009004:	0800e18c 	.word	0x0800e18c
 8009008:	0800e078 	.word	0x0800e078
 800900c:	0800e050 	.word	0x0800e050
 8009010:	7ff00000 	.word	0x7ff00000
 8009014:	7ca00000 	.word	0x7ca00000
 8009018:	7fefffff 	.word	0x7fefffff
 800901c:	f014 0310 	ands.w	r3, r4, #16
 8009020:	bf18      	it	ne
 8009022:	236a      	movne	r3, #106	@ 0x6a
 8009024:	4ea9      	ldr	r6, [pc, #676]	@ (80092cc <_strtod_l+0x854>)
 8009026:	9308      	str	r3, [sp, #32]
 8009028:	4650      	mov	r0, sl
 800902a:	4659      	mov	r1, fp
 800902c:	2300      	movs	r3, #0
 800902e:	07e2      	lsls	r2, r4, #31
 8009030:	d504      	bpl.n	800903c <_strtod_l+0x5c4>
 8009032:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009036:	f7f7 faff 	bl	8000638 <__aeabi_dmul>
 800903a:	2301      	movs	r3, #1
 800903c:	1064      	asrs	r4, r4, #1
 800903e:	f106 0608 	add.w	r6, r6, #8
 8009042:	d1f4      	bne.n	800902e <_strtod_l+0x5b6>
 8009044:	b10b      	cbz	r3, 800904a <_strtod_l+0x5d2>
 8009046:	4682      	mov	sl, r0
 8009048:	468b      	mov	fp, r1
 800904a:	9b08      	ldr	r3, [sp, #32]
 800904c:	b1b3      	cbz	r3, 800907c <_strtod_l+0x604>
 800904e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009052:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009056:	2b00      	cmp	r3, #0
 8009058:	4659      	mov	r1, fp
 800905a:	dd0f      	ble.n	800907c <_strtod_l+0x604>
 800905c:	2b1f      	cmp	r3, #31
 800905e:	dd55      	ble.n	800910c <_strtod_l+0x694>
 8009060:	2b34      	cmp	r3, #52	@ 0x34
 8009062:	bfde      	ittt	le
 8009064:	f04f 33ff 	movle.w	r3, #4294967295
 8009068:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800906c:	4093      	lslle	r3, r2
 800906e:	f04f 0a00 	mov.w	sl, #0
 8009072:	bfcc      	ite	gt
 8009074:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009078:	ea03 0b01 	andle.w	fp, r3, r1
 800907c:	2200      	movs	r2, #0
 800907e:	2300      	movs	r3, #0
 8009080:	4650      	mov	r0, sl
 8009082:	4659      	mov	r1, fp
 8009084:	f7f7 fd40 	bl	8000b08 <__aeabi_dcmpeq>
 8009088:	2800      	cmp	r0, #0
 800908a:	d1a6      	bne.n	8008fda <_strtod_l+0x562>
 800908c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800908e:	9300      	str	r3, [sp, #0]
 8009090:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009092:	9805      	ldr	r0, [sp, #20]
 8009094:	462b      	mov	r3, r5
 8009096:	463a      	mov	r2, r7
 8009098:	f002 fd06 	bl	800baa8 <__s2b>
 800909c:	900a      	str	r0, [sp, #40]	@ 0x28
 800909e:	2800      	cmp	r0, #0
 80090a0:	f43f af05 	beq.w	8008eae <_strtod_l+0x436>
 80090a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090a6:	2a00      	cmp	r2, #0
 80090a8:	eba9 0308 	sub.w	r3, r9, r8
 80090ac:	bfa8      	it	ge
 80090ae:	2300      	movge	r3, #0
 80090b0:	9312      	str	r3, [sp, #72]	@ 0x48
 80090b2:	2400      	movs	r4, #0
 80090b4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80090b8:	9316      	str	r3, [sp, #88]	@ 0x58
 80090ba:	46a0      	mov	r8, r4
 80090bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090be:	9805      	ldr	r0, [sp, #20]
 80090c0:	6859      	ldr	r1, [r3, #4]
 80090c2:	f002 fc49 	bl	800b958 <_Balloc>
 80090c6:	4681      	mov	r9, r0
 80090c8:	2800      	cmp	r0, #0
 80090ca:	f43f aef4 	beq.w	8008eb6 <_strtod_l+0x43e>
 80090ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090d0:	691a      	ldr	r2, [r3, #16]
 80090d2:	3202      	adds	r2, #2
 80090d4:	f103 010c 	add.w	r1, r3, #12
 80090d8:	0092      	lsls	r2, r2, #2
 80090da:	300c      	adds	r0, #12
 80090dc:	f001 f98d 	bl	800a3fa <memcpy>
 80090e0:	ec4b ab10 	vmov	d0, sl, fp
 80090e4:	9805      	ldr	r0, [sp, #20]
 80090e6:	aa1c      	add	r2, sp, #112	@ 0x70
 80090e8:	a91b      	add	r1, sp, #108	@ 0x6c
 80090ea:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80090ee:	f003 f817 	bl	800c120 <__d2b>
 80090f2:	901a      	str	r0, [sp, #104]	@ 0x68
 80090f4:	2800      	cmp	r0, #0
 80090f6:	f43f aede 	beq.w	8008eb6 <_strtod_l+0x43e>
 80090fa:	9805      	ldr	r0, [sp, #20]
 80090fc:	2101      	movs	r1, #1
 80090fe:	f002 fd69 	bl	800bbd4 <__i2b>
 8009102:	4680      	mov	r8, r0
 8009104:	b948      	cbnz	r0, 800911a <_strtod_l+0x6a2>
 8009106:	f04f 0800 	mov.w	r8, #0
 800910a:	e6d4      	b.n	8008eb6 <_strtod_l+0x43e>
 800910c:	f04f 32ff 	mov.w	r2, #4294967295
 8009110:	fa02 f303 	lsl.w	r3, r2, r3
 8009114:	ea03 0a0a 	and.w	sl, r3, sl
 8009118:	e7b0      	b.n	800907c <_strtod_l+0x604>
 800911a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800911c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800911e:	2d00      	cmp	r5, #0
 8009120:	bfab      	itete	ge
 8009122:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009124:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009126:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009128:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800912a:	bfac      	ite	ge
 800912c:	18ef      	addge	r7, r5, r3
 800912e:	1b5e      	sublt	r6, r3, r5
 8009130:	9b08      	ldr	r3, [sp, #32]
 8009132:	1aed      	subs	r5, r5, r3
 8009134:	4415      	add	r5, r2
 8009136:	4b66      	ldr	r3, [pc, #408]	@ (80092d0 <_strtod_l+0x858>)
 8009138:	3d01      	subs	r5, #1
 800913a:	429d      	cmp	r5, r3
 800913c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009140:	da50      	bge.n	80091e4 <_strtod_l+0x76c>
 8009142:	1b5b      	subs	r3, r3, r5
 8009144:	2b1f      	cmp	r3, #31
 8009146:	eba2 0203 	sub.w	r2, r2, r3
 800914a:	f04f 0101 	mov.w	r1, #1
 800914e:	dc3d      	bgt.n	80091cc <_strtod_l+0x754>
 8009150:	fa01 f303 	lsl.w	r3, r1, r3
 8009154:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009156:	2300      	movs	r3, #0
 8009158:	9310      	str	r3, [sp, #64]	@ 0x40
 800915a:	18bd      	adds	r5, r7, r2
 800915c:	9b08      	ldr	r3, [sp, #32]
 800915e:	42af      	cmp	r7, r5
 8009160:	4416      	add	r6, r2
 8009162:	441e      	add	r6, r3
 8009164:	463b      	mov	r3, r7
 8009166:	bfa8      	it	ge
 8009168:	462b      	movge	r3, r5
 800916a:	42b3      	cmp	r3, r6
 800916c:	bfa8      	it	ge
 800916e:	4633      	movge	r3, r6
 8009170:	2b00      	cmp	r3, #0
 8009172:	bfc2      	ittt	gt
 8009174:	1aed      	subgt	r5, r5, r3
 8009176:	1af6      	subgt	r6, r6, r3
 8009178:	1aff      	subgt	r7, r7, r3
 800917a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800917c:	2b00      	cmp	r3, #0
 800917e:	dd16      	ble.n	80091ae <_strtod_l+0x736>
 8009180:	4641      	mov	r1, r8
 8009182:	9805      	ldr	r0, [sp, #20]
 8009184:	461a      	mov	r2, r3
 8009186:	f002 fde5 	bl	800bd54 <__pow5mult>
 800918a:	4680      	mov	r8, r0
 800918c:	2800      	cmp	r0, #0
 800918e:	d0ba      	beq.n	8009106 <_strtod_l+0x68e>
 8009190:	4601      	mov	r1, r0
 8009192:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009194:	9805      	ldr	r0, [sp, #20]
 8009196:	f002 fd33 	bl	800bc00 <__multiply>
 800919a:	900e      	str	r0, [sp, #56]	@ 0x38
 800919c:	2800      	cmp	r0, #0
 800919e:	f43f ae8a 	beq.w	8008eb6 <_strtod_l+0x43e>
 80091a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091a4:	9805      	ldr	r0, [sp, #20]
 80091a6:	f002 fc17 	bl	800b9d8 <_Bfree>
 80091aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80091ae:	2d00      	cmp	r5, #0
 80091b0:	dc1d      	bgt.n	80091ee <_strtod_l+0x776>
 80091b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	dd23      	ble.n	8009200 <_strtod_l+0x788>
 80091b8:	4649      	mov	r1, r9
 80091ba:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80091bc:	9805      	ldr	r0, [sp, #20]
 80091be:	f002 fdc9 	bl	800bd54 <__pow5mult>
 80091c2:	4681      	mov	r9, r0
 80091c4:	b9e0      	cbnz	r0, 8009200 <_strtod_l+0x788>
 80091c6:	f04f 0900 	mov.w	r9, #0
 80091ca:	e674      	b.n	8008eb6 <_strtod_l+0x43e>
 80091cc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80091d0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80091d4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80091d8:	35e2      	adds	r5, #226	@ 0xe2
 80091da:	fa01 f305 	lsl.w	r3, r1, r5
 80091de:	9310      	str	r3, [sp, #64]	@ 0x40
 80091e0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80091e2:	e7ba      	b.n	800915a <_strtod_l+0x6e2>
 80091e4:	2300      	movs	r3, #0
 80091e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80091e8:	2301      	movs	r3, #1
 80091ea:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091ec:	e7b5      	b.n	800915a <_strtod_l+0x6e2>
 80091ee:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091f0:	9805      	ldr	r0, [sp, #20]
 80091f2:	462a      	mov	r2, r5
 80091f4:	f002 fe08 	bl	800be08 <__lshift>
 80091f8:	901a      	str	r0, [sp, #104]	@ 0x68
 80091fa:	2800      	cmp	r0, #0
 80091fc:	d1d9      	bne.n	80091b2 <_strtod_l+0x73a>
 80091fe:	e65a      	b.n	8008eb6 <_strtod_l+0x43e>
 8009200:	2e00      	cmp	r6, #0
 8009202:	dd07      	ble.n	8009214 <_strtod_l+0x79c>
 8009204:	4649      	mov	r1, r9
 8009206:	9805      	ldr	r0, [sp, #20]
 8009208:	4632      	mov	r2, r6
 800920a:	f002 fdfd 	bl	800be08 <__lshift>
 800920e:	4681      	mov	r9, r0
 8009210:	2800      	cmp	r0, #0
 8009212:	d0d8      	beq.n	80091c6 <_strtod_l+0x74e>
 8009214:	2f00      	cmp	r7, #0
 8009216:	dd08      	ble.n	800922a <_strtod_l+0x7b2>
 8009218:	4641      	mov	r1, r8
 800921a:	9805      	ldr	r0, [sp, #20]
 800921c:	463a      	mov	r2, r7
 800921e:	f002 fdf3 	bl	800be08 <__lshift>
 8009222:	4680      	mov	r8, r0
 8009224:	2800      	cmp	r0, #0
 8009226:	f43f ae46 	beq.w	8008eb6 <_strtod_l+0x43e>
 800922a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800922c:	9805      	ldr	r0, [sp, #20]
 800922e:	464a      	mov	r2, r9
 8009230:	f002 fe72 	bl	800bf18 <__mdiff>
 8009234:	4604      	mov	r4, r0
 8009236:	2800      	cmp	r0, #0
 8009238:	f43f ae3d 	beq.w	8008eb6 <_strtod_l+0x43e>
 800923c:	68c3      	ldr	r3, [r0, #12]
 800923e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009240:	2300      	movs	r3, #0
 8009242:	60c3      	str	r3, [r0, #12]
 8009244:	4641      	mov	r1, r8
 8009246:	f002 fe4b 	bl	800bee0 <__mcmp>
 800924a:	2800      	cmp	r0, #0
 800924c:	da46      	bge.n	80092dc <_strtod_l+0x864>
 800924e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009250:	ea53 030a 	orrs.w	r3, r3, sl
 8009254:	d16c      	bne.n	8009330 <_strtod_l+0x8b8>
 8009256:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800925a:	2b00      	cmp	r3, #0
 800925c:	d168      	bne.n	8009330 <_strtod_l+0x8b8>
 800925e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009262:	0d1b      	lsrs	r3, r3, #20
 8009264:	051b      	lsls	r3, r3, #20
 8009266:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800926a:	d961      	bls.n	8009330 <_strtod_l+0x8b8>
 800926c:	6963      	ldr	r3, [r4, #20]
 800926e:	b913      	cbnz	r3, 8009276 <_strtod_l+0x7fe>
 8009270:	6923      	ldr	r3, [r4, #16]
 8009272:	2b01      	cmp	r3, #1
 8009274:	dd5c      	ble.n	8009330 <_strtod_l+0x8b8>
 8009276:	4621      	mov	r1, r4
 8009278:	2201      	movs	r2, #1
 800927a:	9805      	ldr	r0, [sp, #20]
 800927c:	f002 fdc4 	bl	800be08 <__lshift>
 8009280:	4641      	mov	r1, r8
 8009282:	4604      	mov	r4, r0
 8009284:	f002 fe2c 	bl	800bee0 <__mcmp>
 8009288:	2800      	cmp	r0, #0
 800928a:	dd51      	ble.n	8009330 <_strtod_l+0x8b8>
 800928c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009290:	9a08      	ldr	r2, [sp, #32]
 8009292:	0d1b      	lsrs	r3, r3, #20
 8009294:	051b      	lsls	r3, r3, #20
 8009296:	2a00      	cmp	r2, #0
 8009298:	d06b      	beq.n	8009372 <_strtod_l+0x8fa>
 800929a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800929e:	d868      	bhi.n	8009372 <_strtod_l+0x8fa>
 80092a0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80092a4:	f67f ae9d 	bls.w	8008fe2 <_strtod_l+0x56a>
 80092a8:	4b0a      	ldr	r3, [pc, #40]	@ (80092d4 <_strtod_l+0x85c>)
 80092aa:	4650      	mov	r0, sl
 80092ac:	4659      	mov	r1, fp
 80092ae:	2200      	movs	r2, #0
 80092b0:	f7f7 f9c2 	bl	8000638 <__aeabi_dmul>
 80092b4:	4b08      	ldr	r3, [pc, #32]	@ (80092d8 <_strtod_l+0x860>)
 80092b6:	400b      	ands	r3, r1
 80092b8:	4682      	mov	sl, r0
 80092ba:	468b      	mov	fp, r1
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f47f ae05 	bne.w	8008ecc <_strtod_l+0x454>
 80092c2:	9a05      	ldr	r2, [sp, #20]
 80092c4:	2322      	movs	r3, #34	@ 0x22
 80092c6:	6013      	str	r3, [r2, #0]
 80092c8:	e600      	b.n	8008ecc <_strtod_l+0x454>
 80092ca:	bf00      	nop
 80092cc:	0800dd98 	.word	0x0800dd98
 80092d0:	fffffc02 	.word	0xfffffc02
 80092d4:	39500000 	.word	0x39500000
 80092d8:	7ff00000 	.word	0x7ff00000
 80092dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80092e0:	d165      	bne.n	80093ae <_strtod_l+0x936>
 80092e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80092e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092e8:	b35a      	cbz	r2, 8009342 <_strtod_l+0x8ca>
 80092ea:	4a9f      	ldr	r2, [pc, #636]	@ (8009568 <_strtod_l+0xaf0>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d12b      	bne.n	8009348 <_strtod_l+0x8d0>
 80092f0:	9b08      	ldr	r3, [sp, #32]
 80092f2:	4651      	mov	r1, sl
 80092f4:	b303      	cbz	r3, 8009338 <_strtod_l+0x8c0>
 80092f6:	4b9d      	ldr	r3, [pc, #628]	@ (800956c <_strtod_l+0xaf4>)
 80092f8:	465a      	mov	r2, fp
 80092fa:	4013      	ands	r3, r2
 80092fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009300:	f04f 32ff 	mov.w	r2, #4294967295
 8009304:	d81b      	bhi.n	800933e <_strtod_l+0x8c6>
 8009306:	0d1b      	lsrs	r3, r3, #20
 8009308:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800930c:	fa02 f303 	lsl.w	r3, r2, r3
 8009310:	4299      	cmp	r1, r3
 8009312:	d119      	bne.n	8009348 <_strtod_l+0x8d0>
 8009314:	4b96      	ldr	r3, [pc, #600]	@ (8009570 <_strtod_l+0xaf8>)
 8009316:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009318:	429a      	cmp	r2, r3
 800931a:	d102      	bne.n	8009322 <_strtod_l+0x8aa>
 800931c:	3101      	adds	r1, #1
 800931e:	f43f adca 	beq.w	8008eb6 <_strtod_l+0x43e>
 8009322:	4b92      	ldr	r3, [pc, #584]	@ (800956c <_strtod_l+0xaf4>)
 8009324:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009326:	401a      	ands	r2, r3
 8009328:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800932c:	f04f 0a00 	mov.w	sl, #0
 8009330:	9b08      	ldr	r3, [sp, #32]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1b8      	bne.n	80092a8 <_strtod_l+0x830>
 8009336:	e5c9      	b.n	8008ecc <_strtod_l+0x454>
 8009338:	f04f 33ff 	mov.w	r3, #4294967295
 800933c:	e7e8      	b.n	8009310 <_strtod_l+0x898>
 800933e:	4613      	mov	r3, r2
 8009340:	e7e6      	b.n	8009310 <_strtod_l+0x898>
 8009342:	ea53 030a 	orrs.w	r3, r3, sl
 8009346:	d0a1      	beq.n	800928c <_strtod_l+0x814>
 8009348:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800934a:	b1db      	cbz	r3, 8009384 <_strtod_l+0x90c>
 800934c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800934e:	4213      	tst	r3, r2
 8009350:	d0ee      	beq.n	8009330 <_strtod_l+0x8b8>
 8009352:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009354:	9a08      	ldr	r2, [sp, #32]
 8009356:	4650      	mov	r0, sl
 8009358:	4659      	mov	r1, fp
 800935a:	b1bb      	cbz	r3, 800938c <_strtod_l+0x914>
 800935c:	f7ff fb6d 	bl	8008a3a <sulp>
 8009360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009364:	ec53 2b10 	vmov	r2, r3, d0
 8009368:	f7f6 ffb0 	bl	80002cc <__adddf3>
 800936c:	4682      	mov	sl, r0
 800936e:	468b      	mov	fp, r1
 8009370:	e7de      	b.n	8009330 <_strtod_l+0x8b8>
 8009372:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009376:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800937a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800937e:	f04f 3aff 	mov.w	sl, #4294967295
 8009382:	e7d5      	b.n	8009330 <_strtod_l+0x8b8>
 8009384:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009386:	ea13 0f0a 	tst.w	r3, sl
 800938a:	e7e1      	b.n	8009350 <_strtod_l+0x8d8>
 800938c:	f7ff fb55 	bl	8008a3a <sulp>
 8009390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009394:	ec53 2b10 	vmov	r2, r3, d0
 8009398:	f7f6 ff96 	bl	80002c8 <__aeabi_dsub>
 800939c:	2200      	movs	r2, #0
 800939e:	2300      	movs	r3, #0
 80093a0:	4682      	mov	sl, r0
 80093a2:	468b      	mov	fp, r1
 80093a4:	f7f7 fbb0 	bl	8000b08 <__aeabi_dcmpeq>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	d0c1      	beq.n	8009330 <_strtod_l+0x8b8>
 80093ac:	e619      	b.n	8008fe2 <_strtod_l+0x56a>
 80093ae:	4641      	mov	r1, r8
 80093b0:	4620      	mov	r0, r4
 80093b2:	f002 ff0d 	bl	800c1d0 <__ratio>
 80093b6:	ec57 6b10 	vmov	r6, r7, d0
 80093ba:	2200      	movs	r2, #0
 80093bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80093c0:	4630      	mov	r0, r6
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f7 fbb4 	bl	8000b30 <__aeabi_dcmple>
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d06f      	beq.n	80094ac <_strtod_l+0xa34>
 80093cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d17a      	bne.n	80094c8 <_strtod_l+0xa50>
 80093d2:	f1ba 0f00 	cmp.w	sl, #0
 80093d6:	d158      	bne.n	800948a <_strtod_l+0xa12>
 80093d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d15a      	bne.n	8009498 <_strtod_l+0xa20>
 80093e2:	4b64      	ldr	r3, [pc, #400]	@ (8009574 <_strtod_l+0xafc>)
 80093e4:	2200      	movs	r2, #0
 80093e6:	4630      	mov	r0, r6
 80093e8:	4639      	mov	r1, r7
 80093ea:	f7f7 fb97 	bl	8000b1c <__aeabi_dcmplt>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d159      	bne.n	80094a6 <_strtod_l+0xa2e>
 80093f2:	4630      	mov	r0, r6
 80093f4:	4639      	mov	r1, r7
 80093f6:	4b60      	ldr	r3, [pc, #384]	@ (8009578 <_strtod_l+0xb00>)
 80093f8:	2200      	movs	r2, #0
 80093fa:	f7f7 f91d 	bl	8000638 <__aeabi_dmul>
 80093fe:	4606      	mov	r6, r0
 8009400:	460f      	mov	r7, r1
 8009402:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009406:	9606      	str	r6, [sp, #24]
 8009408:	9307      	str	r3, [sp, #28]
 800940a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800940e:	4d57      	ldr	r5, [pc, #348]	@ (800956c <_strtod_l+0xaf4>)
 8009410:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009414:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009416:	401d      	ands	r5, r3
 8009418:	4b58      	ldr	r3, [pc, #352]	@ (800957c <_strtod_l+0xb04>)
 800941a:	429d      	cmp	r5, r3
 800941c:	f040 80b2 	bne.w	8009584 <_strtod_l+0xb0c>
 8009420:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009422:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009426:	ec4b ab10 	vmov	d0, sl, fp
 800942a:	f002 fe09 	bl	800c040 <__ulp>
 800942e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009432:	ec51 0b10 	vmov	r0, r1, d0
 8009436:	f7f7 f8ff 	bl	8000638 <__aeabi_dmul>
 800943a:	4652      	mov	r2, sl
 800943c:	465b      	mov	r3, fp
 800943e:	f7f6 ff45 	bl	80002cc <__adddf3>
 8009442:	460b      	mov	r3, r1
 8009444:	4949      	ldr	r1, [pc, #292]	@ (800956c <_strtod_l+0xaf4>)
 8009446:	4a4e      	ldr	r2, [pc, #312]	@ (8009580 <_strtod_l+0xb08>)
 8009448:	4019      	ands	r1, r3
 800944a:	4291      	cmp	r1, r2
 800944c:	4682      	mov	sl, r0
 800944e:	d942      	bls.n	80094d6 <_strtod_l+0xa5e>
 8009450:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009452:	4b47      	ldr	r3, [pc, #284]	@ (8009570 <_strtod_l+0xaf8>)
 8009454:	429a      	cmp	r2, r3
 8009456:	d103      	bne.n	8009460 <_strtod_l+0x9e8>
 8009458:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800945a:	3301      	adds	r3, #1
 800945c:	f43f ad2b 	beq.w	8008eb6 <_strtod_l+0x43e>
 8009460:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009570 <_strtod_l+0xaf8>
 8009464:	f04f 3aff 	mov.w	sl, #4294967295
 8009468:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800946a:	9805      	ldr	r0, [sp, #20]
 800946c:	f002 fab4 	bl	800b9d8 <_Bfree>
 8009470:	9805      	ldr	r0, [sp, #20]
 8009472:	4649      	mov	r1, r9
 8009474:	f002 fab0 	bl	800b9d8 <_Bfree>
 8009478:	9805      	ldr	r0, [sp, #20]
 800947a:	4641      	mov	r1, r8
 800947c:	f002 faac 	bl	800b9d8 <_Bfree>
 8009480:	9805      	ldr	r0, [sp, #20]
 8009482:	4621      	mov	r1, r4
 8009484:	f002 faa8 	bl	800b9d8 <_Bfree>
 8009488:	e618      	b.n	80090bc <_strtod_l+0x644>
 800948a:	f1ba 0f01 	cmp.w	sl, #1
 800948e:	d103      	bne.n	8009498 <_strtod_l+0xa20>
 8009490:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009492:	2b00      	cmp	r3, #0
 8009494:	f43f ada5 	beq.w	8008fe2 <_strtod_l+0x56a>
 8009498:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009548 <_strtod_l+0xad0>
 800949c:	4f35      	ldr	r7, [pc, #212]	@ (8009574 <_strtod_l+0xafc>)
 800949e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80094a2:	2600      	movs	r6, #0
 80094a4:	e7b1      	b.n	800940a <_strtod_l+0x992>
 80094a6:	4f34      	ldr	r7, [pc, #208]	@ (8009578 <_strtod_l+0xb00>)
 80094a8:	2600      	movs	r6, #0
 80094aa:	e7aa      	b.n	8009402 <_strtod_l+0x98a>
 80094ac:	4b32      	ldr	r3, [pc, #200]	@ (8009578 <_strtod_l+0xb00>)
 80094ae:	4630      	mov	r0, r6
 80094b0:	4639      	mov	r1, r7
 80094b2:	2200      	movs	r2, #0
 80094b4:	f7f7 f8c0 	bl	8000638 <__aeabi_dmul>
 80094b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094ba:	4606      	mov	r6, r0
 80094bc:	460f      	mov	r7, r1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d09f      	beq.n	8009402 <_strtod_l+0x98a>
 80094c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80094c6:	e7a0      	b.n	800940a <_strtod_l+0x992>
 80094c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009550 <_strtod_l+0xad8>
 80094cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80094d0:	ec57 6b17 	vmov	r6, r7, d7
 80094d4:	e799      	b.n	800940a <_strtod_l+0x992>
 80094d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80094da:	9b08      	ldr	r3, [sp, #32]
 80094dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1c1      	bne.n	8009468 <_strtod_l+0x9f0>
 80094e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094e8:	0d1b      	lsrs	r3, r3, #20
 80094ea:	051b      	lsls	r3, r3, #20
 80094ec:	429d      	cmp	r5, r3
 80094ee:	d1bb      	bne.n	8009468 <_strtod_l+0x9f0>
 80094f0:	4630      	mov	r0, r6
 80094f2:	4639      	mov	r1, r7
 80094f4:	f7f7 fc00 	bl	8000cf8 <__aeabi_d2lz>
 80094f8:	f7f7 f870 	bl	80005dc <__aeabi_l2d>
 80094fc:	4602      	mov	r2, r0
 80094fe:	460b      	mov	r3, r1
 8009500:	4630      	mov	r0, r6
 8009502:	4639      	mov	r1, r7
 8009504:	f7f6 fee0 	bl	80002c8 <__aeabi_dsub>
 8009508:	460b      	mov	r3, r1
 800950a:	4602      	mov	r2, r0
 800950c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009510:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009516:	ea46 060a 	orr.w	r6, r6, sl
 800951a:	431e      	orrs	r6, r3
 800951c:	d06f      	beq.n	80095fe <_strtod_l+0xb86>
 800951e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009558 <_strtod_l+0xae0>)
 8009520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009524:	f7f7 fafa 	bl	8000b1c <__aeabi_dcmplt>
 8009528:	2800      	cmp	r0, #0
 800952a:	f47f accf 	bne.w	8008ecc <_strtod_l+0x454>
 800952e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009560 <_strtod_l+0xae8>)
 8009530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009534:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009538:	f7f7 fb0e 	bl	8000b58 <__aeabi_dcmpgt>
 800953c:	2800      	cmp	r0, #0
 800953e:	d093      	beq.n	8009468 <_strtod_l+0x9f0>
 8009540:	e4c4      	b.n	8008ecc <_strtod_l+0x454>
 8009542:	bf00      	nop
 8009544:	f3af 8000 	nop.w
 8009548:	00000000 	.word	0x00000000
 800954c:	bff00000 	.word	0xbff00000
 8009550:	00000000 	.word	0x00000000
 8009554:	3ff00000 	.word	0x3ff00000
 8009558:	94a03595 	.word	0x94a03595
 800955c:	3fdfffff 	.word	0x3fdfffff
 8009560:	35afe535 	.word	0x35afe535
 8009564:	3fe00000 	.word	0x3fe00000
 8009568:	000fffff 	.word	0x000fffff
 800956c:	7ff00000 	.word	0x7ff00000
 8009570:	7fefffff 	.word	0x7fefffff
 8009574:	3ff00000 	.word	0x3ff00000
 8009578:	3fe00000 	.word	0x3fe00000
 800957c:	7fe00000 	.word	0x7fe00000
 8009580:	7c9fffff 	.word	0x7c9fffff
 8009584:	9b08      	ldr	r3, [sp, #32]
 8009586:	b323      	cbz	r3, 80095d2 <_strtod_l+0xb5a>
 8009588:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800958c:	d821      	bhi.n	80095d2 <_strtod_l+0xb5a>
 800958e:	a328      	add	r3, pc, #160	@ (adr r3, 8009630 <_strtod_l+0xbb8>)
 8009590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009594:	4630      	mov	r0, r6
 8009596:	4639      	mov	r1, r7
 8009598:	f7f7 faca 	bl	8000b30 <__aeabi_dcmple>
 800959c:	b1a0      	cbz	r0, 80095c8 <_strtod_l+0xb50>
 800959e:	4639      	mov	r1, r7
 80095a0:	4630      	mov	r0, r6
 80095a2:	f7f7 fb21 	bl	8000be8 <__aeabi_d2uiz>
 80095a6:	2801      	cmp	r0, #1
 80095a8:	bf38      	it	cc
 80095aa:	2001      	movcc	r0, #1
 80095ac:	f7f6 ffca 	bl	8000544 <__aeabi_ui2d>
 80095b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095b2:	4606      	mov	r6, r0
 80095b4:	460f      	mov	r7, r1
 80095b6:	b9fb      	cbnz	r3, 80095f8 <_strtod_l+0xb80>
 80095b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80095be:	9315      	str	r3, [sp, #84]	@ 0x54
 80095c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80095c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80095c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80095ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80095ce:	1b5b      	subs	r3, r3, r5
 80095d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80095d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80095d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80095da:	f002 fd31 	bl	800c040 <__ulp>
 80095de:	4650      	mov	r0, sl
 80095e0:	ec53 2b10 	vmov	r2, r3, d0
 80095e4:	4659      	mov	r1, fp
 80095e6:	f7f7 f827 	bl	8000638 <__aeabi_dmul>
 80095ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80095ee:	f7f6 fe6d 	bl	80002cc <__adddf3>
 80095f2:	4682      	mov	sl, r0
 80095f4:	468b      	mov	fp, r1
 80095f6:	e770      	b.n	80094da <_strtod_l+0xa62>
 80095f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80095fc:	e7e0      	b.n	80095c0 <_strtod_l+0xb48>
 80095fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009638 <_strtod_l+0xbc0>)
 8009600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009604:	f7f7 fa8a 	bl	8000b1c <__aeabi_dcmplt>
 8009608:	e798      	b.n	800953c <_strtod_l+0xac4>
 800960a:	2300      	movs	r3, #0
 800960c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800960e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009610:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009612:	6013      	str	r3, [r2, #0]
 8009614:	f7ff ba6d 	b.w	8008af2 <_strtod_l+0x7a>
 8009618:	2a65      	cmp	r2, #101	@ 0x65
 800961a:	f43f ab66 	beq.w	8008cea <_strtod_l+0x272>
 800961e:	2a45      	cmp	r2, #69	@ 0x45
 8009620:	f43f ab63 	beq.w	8008cea <_strtod_l+0x272>
 8009624:	2301      	movs	r3, #1
 8009626:	f7ff bb9e 	b.w	8008d66 <_strtod_l+0x2ee>
 800962a:	bf00      	nop
 800962c:	f3af 8000 	nop.w
 8009630:	ffc00000 	.word	0xffc00000
 8009634:	41dfffff 	.word	0x41dfffff
 8009638:	94a03595 	.word	0x94a03595
 800963c:	3fcfffff 	.word	0x3fcfffff

08009640 <strtod>:
 8009640:	460a      	mov	r2, r1
 8009642:	4601      	mov	r1, r0
 8009644:	4802      	ldr	r0, [pc, #8]	@ (8009650 <strtod+0x10>)
 8009646:	4b03      	ldr	r3, [pc, #12]	@ (8009654 <strtod+0x14>)
 8009648:	6800      	ldr	r0, [r0, #0]
 800964a:	f7ff ba15 	b.w	8008a78 <_strtod_l>
 800964e:	bf00      	nop
 8009650:	20000208 	.word	0x20000208
 8009654:	2000009c 	.word	0x2000009c

08009658 <_strtol_l.constprop.0>:
 8009658:	2b24      	cmp	r3, #36	@ 0x24
 800965a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800965e:	4686      	mov	lr, r0
 8009660:	4690      	mov	r8, r2
 8009662:	d801      	bhi.n	8009668 <_strtol_l.constprop.0+0x10>
 8009664:	2b01      	cmp	r3, #1
 8009666:	d106      	bne.n	8009676 <_strtol_l.constprop.0+0x1e>
 8009668:	f000 fe92 	bl	800a390 <__errno>
 800966c:	2316      	movs	r3, #22
 800966e:	6003      	str	r3, [r0, #0]
 8009670:	2000      	movs	r0, #0
 8009672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009676:	4834      	ldr	r0, [pc, #208]	@ (8009748 <_strtol_l.constprop.0+0xf0>)
 8009678:	460d      	mov	r5, r1
 800967a:	462a      	mov	r2, r5
 800967c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009680:	5d06      	ldrb	r6, [r0, r4]
 8009682:	f016 0608 	ands.w	r6, r6, #8
 8009686:	d1f8      	bne.n	800967a <_strtol_l.constprop.0+0x22>
 8009688:	2c2d      	cmp	r4, #45	@ 0x2d
 800968a:	d12d      	bne.n	80096e8 <_strtol_l.constprop.0+0x90>
 800968c:	782c      	ldrb	r4, [r5, #0]
 800968e:	2601      	movs	r6, #1
 8009690:	1c95      	adds	r5, r2, #2
 8009692:	f033 0210 	bics.w	r2, r3, #16
 8009696:	d109      	bne.n	80096ac <_strtol_l.constprop.0+0x54>
 8009698:	2c30      	cmp	r4, #48	@ 0x30
 800969a:	d12a      	bne.n	80096f2 <_strtol_l.constprop.0+0x9a>
 800969c:	782a      	ldrb	r2, [r5, #0]
 800969e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096a2:	2a58      	cmp	r2, #88	@ 0x58
 80096a4:	d125      	bne.n	80096f2 <_strtol_l.constprop.0+0x9a>
 80096a6:	786c      	ldrb	r4, [r5, #1]
 80096a8:	2310      	movs	r3, #16
 80096aa:	3502      	adds	r5, #2
 80096ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80096b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80096b4:	2200      	movs	r2, #0
 80096b6:	fbbc f9f3 	udiv	r9, ip, r3
 80096ba:	4610      	mov	r0, r2
 80096bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80096c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80096c4:	2f09      	cmp	r7, #9
 80096c6:	d81b      	bhi.n	8009700 <_strtol_l.constprop.0+0xa8>
 80096c8:	463c      	mov	r4, r7
 80096ca:	42a3      	cmp	r3, r4
 80096cc:	dd27      	ble.n	800971e <_strtol_l.constprop.0+0xc6>
 80096ce:	1c57      	adds	r7, r2, #1
 80096d0:	d007      	beq.n	80096e2 <_strtol_l.constprop.0+0x8a>
 80096d2:	4581      	cmp	r9, r0
 80096d4:	d320      	bcc.n	8009718 <_strtol_l.constprop.0+0xc0>
 80096d6:	d101      	bne.n	80096dc <_strtol_l.constprop.0+0x84>
 80096d8:	45a2      	cmp	sl, r4
 80096da:	db1d      	blt.n	8009718 <_strtol_l.constprop.0+0xc0>
 80096dc:	fb00 4003 	mla	r0, r0, r3, r4
 80096e0:	2201      	movs	r2, #1
 80096e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096e6:	e7eb      	b.n	80096c0 <_strtol_l.constprop.0+0x68>
 80096e8:	2c2b      	cmp	r4, #43	@ 0x2b
 80096ea:	bf04      	itt	eq
 80096ec:	782c      	ldrbeq	r4, [r5, #0]
 80096ee:	1c95      	addeq	r5, r2, #2
 80096f0:	e7cf      	b.n	8009692 <_strtol_l.constprop.0+0x3a>
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d1da      	bne.n	80096ac <_strtol_l.constprop.0+0x54>
 80096f6:	2c30      	cmp	r4, #48	@ 0x30
 80096f8:	bf0c      	ite	eq
 80096fa:	2308      	moveq	r3, #8
 80096fc:	230a      	movne	r3, #10
 80096fe:	e7d5      	b.n	80096ac <_strtol_l.constprop.0+0x54>
 8009700:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009704:	2f19      	cmp	r7, #25
 8009706:	d801      	bhi.n	800970c <_strtol_l.constprop.0+0xb4>
 8009708:	3c37      	subs	r4, #55	@ 0x37
 800970a:	e7de      	b.n	80096ca <_strtol_l.constprop.0+0x72>
 800970c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009710:	2f19      	cmp	r7, #25
 8009712:	d804      	bhi.n	800971e <_strtol_l.constprop.0+0xc6>
 8009714:	3c57      	subs	r4, #87	@ 0x57
 8009716:	e7d8      	b.n	80096ca <_strtol_l.constprop.0+0x72>
 8009718:	f04f 32ff 	mov.w	r2, #4294967295
 800971c:	e7e1      	b.n	80096e2 <_strtol_l.constprop.0+0x8a>
 800971e:	1c53      	adds	r3, r2, #1
 8009720:	d108      	bne.n	8009734 <_strtol_l.constprop.0+0xdc>
 8009722:	2322      	movs	r3, #34	@ 0x22
 8009724:	f8ce 3000 	str.w	r3, [lr]
 8009728:	4660      	mov	r0, ip
 800972a:	f1b8 0f00 	cmp.w	r8, #0
 800972e:	d0a0      	beq.n	8009672 <_strtol_l.constprop.0+0x1a>
 8009730:	1e69      	subs	r1, r5, #1
 8009732:	e006      	b.n	8009742 <_strtol_l.constprop.0+0xea>
 8009734:	b106      	cbz	r6, 8009738 <_strtol_l.constprop.0+0xe0>
 8009736:	4240      	negs	r0, r0
 8009738:	f1b8 0f00 	cmp.w	r8, #0
 800973c:	d099      	beq.n	8009672 <_strtol_l.constprop.0+0x1a>
 800973e:	2a00      	cmp	r2, #0
 8009740:	d1f6      	bne.n	8009730 <_strtol_l.constprop.0+0xd8>
 8009742:	f8c8 1000 	str.w	r1, [r8]
 8009746:	e794      	b.n	8009672 <_strtol_l.constprop.0+0x1a>
 8009748:	0800ddc1 	.word	0x0800ddc1

0800974c <strtol>:
 800974c:	4613      	mov	r3, r2
 800974e:	460a      	mov	r2, r1
 8009750:	4601      	mov	r1, r0
 8009752:	4802      	ldr	r0, [pc, #8]	@ (800975c <strtol+0x10>)
 8009754:	6800      	ldr	r0, [r0, #0]
 8009756:	f7ff bf7f 	b.w	8009658 <_strtol_l.constprop.0>
 800975a:	bf00      	nop
 800975c:	20000208 	.word	0x20000208

08009760 <__cvt>:
 8009760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009764:	ec57 6b10 	vmov	r6, r7, d0
 8009768:	2f00      	cmp	r7, #0
 800976a:	460c      	mov	r4, r1
 800976c:	4619      	mov	r1, r3
 800976e:	463b      	mov	r3, r7
 8009770:	bfbb      	ittet	lt
 8009772:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009776:	461f      	movlt	r7, r3
 8009778:	2300      	movge	r3, #0
 800977a:	232d      	movlt	r3, #45	@ 0x2d
 800977c:	700b      	strb	r3, [r1, #0]
 800977e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009780:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009784:	4691      	mov	r9, r2
 8009786:	f023 0820 	bic.w	r8, r3, #32
 800978a:	bfbc      	itt	lt
 800978c:	4632      	movlt	r2, r6
 800978e:	4616      	movlt	r6, r2
 8009790:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009794:	d005      	beq.n	80097a2 <__cvt+0x42>
 8009796:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800979a:	d100      	bne.n	800979e <__cvt+0x3e>
 800979c:	3401      	adds	r4, #1
 800979e:	2102      	movs	r1, #2
 80097a0:	e000      	b.n	80097a4 <__cvt+0x44>
 80097a2:	2103      	movs	r1, #3
 80097a4:	ab03      	add	r3, sp, #12
 80097a6:	9301      	str	r3, [sp, #4]
 80097a8:	ab02      	add	r3, sp, #8
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	ec47 6b10 	vmov	d0, r6, r7
 80097b0:	4653      	mov	r3, sl
 80097b2:	4622      	mov	r2, r4
 80097b4:	f000 fec0 	bl	800a538 <_dtoa_r>
 80097b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80097bc:	4605      	mov	r5, r0
 80097be:	d119      	bne.n	80097f4 <__cvt+0x94>
 80097c0:	f019 0f01 	tst.w	r9, #1
 80097c4:	d00e      	beq.n	80097e4 <__cvt+0x84>
 80097c6:	eb00 0904 	add.w	r9, r0, r4
 80097ca:	2200      	movs	r2, #0
 80097cc:	2300      	movs	r3, #0
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f999 	bl	8000b08 <__aeabi_dcmpeq>
 80097d6:	b108      	cbz	r0, 80097dc <__cvt+0x7c>
 80097d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80097dc:	2230      	movs	r2, #48	@ 0x30
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	454b      	cmp	r3, r9
 80097e2:	d31e      	bcc.n	8009822 <__cvt+0xc2>
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097e8:	1b5b      	subs	r3, r3, r5
 80097ea:	4628      	mov	r0, r5
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	b004      	add	sp, #16
 80097f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80097f8:	eb00 0904 	add.w	r9, r0, r4
 80097fc:	d1e5      	bne.n	80097ca <__cvt+0x6a>
 80097fe:	7803      	ldrb	r3, [r0, #0]
 8009800:	2b30      	cmp	r3, #48	@ 0x30
 8009802:	d10a      	bne.n	800981a <__cvt+0xba>
 8009804:	2200      	movs	r2, #0
 8009806:	2300      	movs	r3, #0
 8009808:	4630      	mov	r0, r6
 800980a:	4639      	mov	r1, r7
 800980c:	f7f7 f97c 	bl	8000b08 <__aeabi_dcmpeq>
 8009810:	b918      	cbnz	r0, 800981a <__cvt+0xba>
 8009812:	f1c4 0401 	rsb	r4, r4, #1
 8009816:	f8ca 4000 	str.w	r4, [sl]
 800981a:	f8da 3000 	ldr.w	r3, [sl]
 800981e:	4499      	add	r9, r3
 8009820:	e7d3      	b.n	80097ca <__cvt+0x6a>
 8009822:	1c59      	adds	r1, r3, #1
 8009824:	9103      	str	r1, [sp, #12]
 8009826:	701a      	strb	r2, [r3, #0]
 8009828:	e7d9      	b.n	80097de <__cvt+0x7e>

0800982a <__exponent>:
 800982a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800982c:	2900      	cmp	r1, #0
 800982e:	bfba      	itte	lt
 8009830:	4249      	neglt	r1, r1
 8009832:	232d      	movlt	r3, #45	@ 0x2d
 8009834:	232b      	movge	r3, #43	@ 0x2b
 8009836:	2909      	cmp	r1, #9
 8009838:	7002      	strb	r2, [r0, #0]
 800983a:	7043      	strb	r3, [r0, #1]
 800983c:	dd29      	ble.n	8009892 <__exponent+0x68>
 800983e:	f10d 0307 	add.w	r3, sp, #7
 8009842:	461d      	mov	r5, r3
 8009844:	270a      	movs	r7, #10
 8009846:	461a      	mov	r2, r3
 8009848:	fbb1 f6f7 	udiv	r6, r1, r7
 800984c:	fb07 1416 	mls	r4, r7, r6, r1
 8009850:	3430      	adds	r4, #48	@ 0x30
 8009852:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009856:	460c      	mov	r4, r1
 8009858:	2c63      	cmp	r4, #99	@ 0x63
 800985a:	f103 33ff 	add.w	r3, r3, #4294967295
 800985e:	4631      	mov	r1, r6
 8009860:	dcf1      	bgt.n	8009846 <__exponent+0x1c>
 8009862:	3130      	adds	r1, #48	@ 0x30
 8009864:	1e94      	subs	r4, r2, #2
 8009866:	f803 1c01 	strb.w	r1, [r3, #-1]
 800986a:	1c41      	adds	r1, r0, #1
 800986c:	4623      	mov	r3, r4
 800986e:	42ab      	cmp	r3, r5
 8009870:	d30a      	bcc.n	8009888 <__exponent+0x5e>
 8009872:	f10d 0309 	add.w	r3, sp, #9
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	42ac      	cmp	r4, r5
 800987a:	bf88      	it	hi
 800987c:	2300      	movhi	r3, #0
 800987e:	3302      	adds	r3, #2
 8009880:	4403      	add	r3, r0
 8009882:	1a18      	subs	r0, r3, r0
 8009884:	b003      	add	sp, #12
 8009886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009888:	f813 6b01 	ldrb.w	r6, [r3], #1
 800988c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009890:	e7ed      	b.n	800986e <__exponent+0x44>
 8009892:	2330      	movs	r3, #48	@ 0x30
 8009894:	3130      	adds	r1, #48	@ 0x30
 8009896:	7083      	strb	r3, [r0, #2]
 8009898:	70c1      	strb	r1, [r0, #3]
 800989a:	1d03      	adds	r3, r0, #4
 800989c:	e7f1      	b.n	8009882 <__exponent+0x58>
	...

080098a0 <_printf_float>:
 80098a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a4:	b08d      	sub	sp, #52	@ 0x34
 80098a6:	460c      	mov	r4, r1
 80098a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80098ac:	4616      	mov	r6, r2
 80098ae:	461f      	mov	r7, r3
 80098b0:	4605      	mov	r5, r0
 80098b2:	f000 fd23 	bl	800a2fc <_localeconv_r>
 80098b6:	6803      	ldr	r3, [r0, #0]
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7f6 fcf8 	bl	80002b0 <strlen>
 80098c0:	2300      	movs	r3, #0
 80098c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80098c4:	f8d8 3000 	ldr.w	r3, [r8]
 80098c8:	9005      	str	r0, [sp, #20]
 80098ca:	3307      	adds	r3, #7
 80098cc:	f023 0307 	bic.w	r3, r3, #7
 80098d0:	f103 0208 	add.w	r2, r3, #8
 80098d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80098d8:	f8d4 b000 	ldr.w	fp, [r4]
 80098dc:	f8c8 2000 	str.w	r2, [r8]
 80098e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80098e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80098e8:	9307      	str	r3, [sp, #28]
 80098ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80098ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80098f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098f6:	4b9c      	ldr	r3, [pc, #624]	@ (8009b68 <_printf_float+0x2c8>)
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	f7f7 f936 	bl	8000b6c <__aeabi_dcmpun>
 8009900:	bb70      	cbnz	r0, 8009960 <_printf_float+0xc0>
 8009902:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009906:	4b98      	ldr	r3, [pc, #608]	@ (8009b68 <_printf_float+0x2c8>)
 8009908:	f04f 32ff 	mov.w	r2, #4294967295
 800990c:	f7f7 f910 	bl	8000b30 <__aeabi_dcmple>
 8009910:	bb30      	cbnz	r0, 8009960 <_printf_float+0xc0>
 8009912:	2200      	movs	r2, #0
 8009914:	2300      	movs	r3, #0
 8009916:	4640      	mov	r0, r8
 8009918:	4649      	mov	r1, r9
 800991a:	f7f7 f8ff 	bl	8000b1c <__aeabi_dcmplt>
 800991e:	b110      	cbz	r0, 8009926 <_printf_float+0x86>
 8009920:	232d      	movs	r3, #45	@ 0x2d
 8009922:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009926:	4a91      	ldr	r2, [pc, #580]	@ (8009b6c <_printf_float+0x2cc>)
 8009928:	4b91      	ldr	r3, [pc, #580]	@ (8009b70 <_printf_float+0x2d0>)
 800992a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800992e:	bf94      	ite	ls
 8009930:	4690      	movls	r8, r2
 8009932:	4698      	movhi	r8, r3
 8009934:	2303      	movs	r3, #3
 8009936:	6123      	str	r3, [r4, #16]
 8009938:	f02b 0304 	bic.w	r3, fp, #4
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	f04f 0900 	mov.w	r9, #0
 8009942:	9700      	str	r7, [sp, #0]
 8009944:	4633      	mov	r3, r6
 8009946:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009948:	4621      	mov	r1, r4
 800994a:	4628      	mov	r0, r5
 800994c:	f000 f9d2 	bl	8009cf4 <_printf_common>
 8009950:	3001      	adds	r0, #1
 8009952:	f040 808d 	bne.w	8009a70 <_printf_float+0x1d0>
 8009956:	f04f 30ff 	mov.w	r0, #4294967295
 800995a:	b00d      	add	sp, #52	@ 0x34
 800995c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009960:	4642      	mov	r2, r8
 8009962:	464b      	mov	r3, r9
 8009964:	4640      	mov	r0, r8
 8009966:	4649      	mov	r1, r9
 8009968:	f7f7 f900 	bl	8000b6c <__aeabi_dcmpun>
 800996c:	b140      	cbz	r0, 8009980 <_printf_float+0xe0>
 800996e:	464b      	mov	r3, r9
 8009970:	2b00      	cmp	r3, #0
 8009972:	bfbc      	itt	lt
 8009974:	232d      	movlt	r3, #45	@ 0x2d
 8009976:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800997a:	4a7e      	ldr	r2, [pc, #504]	@ (8009b74 <_printf_float+0x2d4>)
 800997c:	4b7e      	ldr	r3, [pc, #504]	@ (8009b78 <_printf_float+0x2d8>)
 800997e:	e7d4      	b.n	800992a <_printf_float+0x8a>
 8009980:	6863      	ldr	r3, [r4, #4]
 8009982:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009986:	9206      	str	r2, [sp, #24]
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	d13b      	bne.n	8009a04 <_printf_float+0x164>
 800998c:	2306      	movs	r3, #6
 800998e:	6063      	str	r3, [r4, #4]
 8009990:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009994:	2300      	movs	r3, #0
 8009996:	6022      	str	r2, [r4, #0]
 8009998:	9303      	str	r3, [sp, #12]
 800999a:	ab0a      	add	r3, sp, #40	@ 0x28
 800999c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80099a0:	ab09      	add	r3, sp, #36	@ 0x24
 80099a2:	9300      	str	r3, [sp, #0]
 80099a4:	6861      	ldr	r1, [r4, #4]
 80099a6:	ec49 8b10 	vmov	d0, r8, r9
 80099aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80099ae:	4628      	mov	r0, r5
 80099b0:	f7ff fed6 	bl	8009760 <__cvt>
 80099b4:	9b06      	ldr	r3, [sp, #24]
 80099b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099b8:	2b47      	cmp	r3, #71	@ 0x47
 80099ba:	4680      	mov	r8, r0
 80099bc:	d129      	bne.n	8009a12 <_printf_float+0x172>
 80099be:	1cc8      	adds	r0, r1, #3
 80099c0:	db02      	blt.n	80099c8 <_printf_float+0x128>
 80099c2:	6863      	ldr	r3, [r4, #4]
 80099c4:	4299      	cmp	r1, r3
 80099c6:	dd41      	ble.n	8009a4c <_printf_float+0x1ac>
 80099c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80099cc:	fa5f fa8a 	uxtb.w	sl, sl
 80099d0:	3901      	subs	r1, #1
 80099d2:	4652      	mov	r2, sl
 80099d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80099d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80099da:	f7ff ff26 	bl	800982a <__exponent>
 80099de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099e0:	1813      	adds	r3, r2, r0
 80099e2:	2a01      	cmp	r2, #1
 80099e4:	4681      	mov	r9, r0
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	dc02      	bgt.n	80099f0 <_printf_float+0x150>
 80099ea:	6822      	ldr	r2, [r4, #0]
 80099ec:	07d2      	lsls	r2, r2, #31
 80099ee:	d501      	bpl.n	80099f4 <_printf_float+0x154>
 80099f0:	3301      	adds	r3, #1
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d0a2      	beq.n	8009942 <_printf_float+0xa2>
 80099fc:	232d      	movs	r3, #45	@ 0x2d
 80099fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a02:	e79e      	b.n	8009942 <_printf_float+0xa2>
 8009a04:	9a06      	ldr	r2, [sp, #24]
 8009a06:	2a47      	cmp	r2, #71	@ 0x47
 8009a08:	d1c2      	bne.n	8009990 <_printf_float+0xf0>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1c0      	bne.n	8009990 <_printf_float+0xf0>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e7bd      	b.n	800998e <_printf_float+0xee>
 8009a12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a16:	d9db      	bls.n	80099d0 <_printf_float+0x130>
 8009a18:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009a1c:	d118      	bne.n	8009a50 <_printf_float+0x1b0>
 8009a1e:	2900      	cmp	r1, #0
 8009a20:	6863      	ldr	r3, [r4, #4]
 8009a22:	dd0b      	ble.n	8009a3c <_printf_float+0x19c>
 8009a24:	6121      	str	r1, [r4, #16]
 8009a26:	b913      	cbnz	r3, 8009a2e <_printf_float+0x18e>
 8009a28:	6822      	ldr	r2, [r4, #0]
 8009a2a:	07d0      	lsls	r0, r2, #31
 8009a2c:	d502      	bpl.n	8009a34 <_printf_float+0x194>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	440b      	add	r3, r1
 8009a32:	6123      	str	r3, [r4, #16]
 8009a34:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009a36:	f04f 0900 	mov.w	r9, #0
 8009a3a:	e7db      	b.n	80099f4 <_printf_float+0x154>
 8009a3c:	b913      	cbnz	r3, 8009a44 <_printf_float+0x1a4>
 8009a3e:	6822      	ldr	r2, [r4, #0]
 8009a40:	07d2      	lsls	r2, r2, #31
 8009a42:	d501      	bpl.n	8009a48 <_printf_float+0x1a8>
 8009a44:	3302      	adds	r3, #2
 8009a46:	e7f4      	b.n	8009a32 <_printf_float+0x192>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	e7f2      	b.n	8009a32 <_printf_float+0x192>
 8009a4c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009a50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a52:	4299      	cmp	r1, r3
 8009a54:	db05      	blt.n	8009a62 <_printf_float+0x1c2>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	6121      	str	r1, [r4, #16]
 8009a5a:	07d8      	lsls	r0, r3, #31
 8009a5c:	d5ea      	bpl.n	8009a34 <_printf_float+0x194>
 8009a5e:	1c4b      	adds	r3, r1, #1
 8009a60:	e7e7      	b.n	8009a32 <_printf_float+0x192>
 8009a62:	2900      	cmp	r1, #0
 8009a64:	bfd4      	ite	le
 8009a66:	f1c1 0202 	rsble	r2, r1, #2
 8009a6a:	2201      	movgt	r2, #1
 8009a6c:	4413      	add	r3, r2
 8009a6e:	e7e0      	b.n	8009a32 <_printf_float+0x192>
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	055a      	lsls	r2, r3, #21
 8009a74:	d407      	bmi.n	8009a86 <_printf_float+0x1e6>
 8009a76:	6923      	ldr	r3, [r4, #16]
 8009a78:	4642      	mov	r2, r8
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b8      	blx	r7
 8009a80:	3001      	adds	r0, #1
 8009a82:	d12b      	bne.n	8009adc <_printf_float+0x23c>
 8009a84:	e767      	b.n	8009956 <_printf_float+0xb6>
 8009a86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a8a:	f240 80dd 	bls.w	8009c48 <_printf_float+0x3a8>
 8009a8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009a92:	2200      	movs	r2, #0
 8009a94:	2300      	movs	r3, #0
 8009a96:	f7f7 f837 	bl	8000b08 <__aeabi_dcmpeq>
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d033      	beq.n	8009b06 <_printf_float+0x266>
 8009a9e:	4a37      	ldr	r2, [pc, #220]	@ (8009b7c <_printf_float+0x2dc>)
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	4631      	mov	r1, r6
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	47b8      	blx	r7
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	f43f af54 	beq.w	8009956 <_printf_float+0xb6>
 8009aae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ab2:	4543      	cmp	r3, r8
 8009ab4:	db02      	blt.n	8009abc <_printf_float+0x21c>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	07d8      	lsls	r0, r3, #31
 8009aba:	d50f      	bpl.n	8009adc <_printf_float+0x23c>
 8009abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac0:	4631      	mov	r1, r6
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	47b8      	blx	r7
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	f43f af45 	beq.w	8009956 <_printf_float+0xb6>
 8009acc:	f04f 0900 	mov.w	r9, #0
 8009ad0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ad4:	f104 0a1a 	add.w	sl, r4, #26
 8009ad8:	45c8      	cmp	r8, r9
 8009ada:	dc09      	bgt.n	8009af0 <_printf_float+0x250>
 8009adc:	6823      	ldr	r3, [r4, #0]
 8009ade:	079b      	lsls	r3, r3, #30
 8009ae0:	f100 8103 	bmi.w	8009cea <_printf_float+0x44a>
 8009ae4:	68e0      	ldr	r0, [r4, #12]
 8009ae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ae8:	4298      	cmp	r0, r3
 8009aea:	bfb8      	it	lt
 8009aec:	4618      	movlt	r0, r3
 8009aee:	e734      	b.n	800995a <_printf_float+0xba>
 8009af0:	2301      	movs	r3, #1
 8009af2:	4652      	mov	r2, sl
 8009af4:	4631      	mov	r1, r6
 8009af6:	4628      	mov	r0, r5
 8009af8:	47b8      	blx	r7
 8009afa:	3001      	adds	r0, #1
 8009afc:	f43f af2b 	beq.w	8009956 <_printf_float+0xb6>
 8009b00:	f109 0901 	add.w	r9, r9, #1
 8009b04:	e7e8      	b.n	8009ad8 <_printf_float+0x238>
 8009b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	dc39      	bgt.n	8009b80 <_printf_float+0x2e0>
 8009b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8009b7c <_printf_float+0x2dc>)
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4631      	mov	r1, r6
 8009b12:	4628      	mov	r0, r5
 8009b14:	47b8      	blx	r7
 8009b16:	3001      	adds	r0, #1
 8009b18:	f43f af1d 	beq.w	8009956 <_printf_float+0xb6>
 8009b1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009b20:	ea59 0303 	orrs.w	r3, r9, r3
 8009b24:	d102      	bne.n	8009b2c <_printf_float+0x28c>
 8009b26:	6823      	ldr	r3, [r4, #0]
 8009b28:	07d9      	lsls	r1, r3, #31
 8009b2a:	d5d7      	bpl.n	8009adc <_printf_float+0x23c>
 8009b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b30:	4631      	mov	r1, r6
 8009b32:	4628      	mov	r0, r5
 8009b34:	47b8      	blx	r7
 8009b36:	3001      	adds	r0, #1
 8009b38:	f43f af0d 	beq.w	8009956 <_printf_float+0xb6>
 8009b3c:	f04f 0a00 	mov.w	sl, #0
 8009b40:	f104 0b1a 	add.w	fp, r4, #26
 8009b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b46:	425b      	negs	r3, r3
 8009b48:	4553      	cmp	r3, sl
 8009b4a:	dc01      	bgt.n	8009b50 <_printf_float+0x2b0>
 8009b4c:	464b      	mov	r3, r9
 8009b4e:	e793      	b.n	8009a78 <_printf_float+0x1d8>
 8009b50:	2301      	movs	r3, #1
 8009b52:	465a      	mov	r2, fp
 8009b54:	4631      	mov	r1, r6
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b8      	blx	r7
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	f43f aefb 	beq.w	8009956 <_printf_float+0xb6>
 8009b60:	f10a 0a01 	add.w	sl, sl, #1
 8009b64:	e7ee      	b.n	8009b44 <_printf_float+0x2a4>
 8009b66:	bf00      	nop
 8009b68:	7fefffff 	.word	0x7fefffff
 8009b6c:	0800dec1 	.word	0x0800dec1
 8009b70:	0800dec5 	.word	0x0800dec5
 8009b74:	0800dec9 	.word	0x0800dec9
 8009b78:	0800decd 	.word	0x0800decd
 8009b7c:	0800ded1 	.word	0x0800ded1
 8009b80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009b82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009b86:	4553      	cmp	r3, sl
 8009b88:	bfa8      	it	ge
 8009b8a:	4653      	movge	r3, sl
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	4699      	mov	r9, r3
 8009b90:	dc36      	bgt.n	8009c00 <_printf_float+0x360>
 8009b92:	f04f 0b00 	mov.w	fp, #0
 8009b96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b9a:	f104 021a 	add.w	r2, r4, #26
 8009b9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ba0:	9306      	str	r3, [sp, #24]
 8009ba2:	eba3 0309 	sub.w	r3, r3, r9
 8009ba6:	455b      	cmp	r3, fp
 8009ba8:	dc31      	bgt.n	8009c0e <_printf_float+0x36e>
 8009baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bac:	459a      	cmp	sl, r3
 8009bae:	dc3a      	bgt.n	8009c26 <_printf_float+0x386>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	07da      	lsls	r2, r3, #31
 8009bb4:	d437      	bmi.n	8009c26 <_printf_float+0x386>
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	ebaa 0903 	sub.w	r9, sl, r3
 8009bbc:	9b06      	ldr	r3, [sp, #24]
 8009bbe:	ebaa 0303 	sub.w	r3, sl, r3
 8009bc2:	4599      	cmp	r9, r3
 8009bc4:	bfa8      	it	ge
 8009bc6:	4699      	movge	r9, r3
 8009bc8:	f1b9 0f00 	cmp.w	r9, #0
 8009bcc:	dc33      	bgt.n	8009c36 <_printf_float+0x396>
 8009bce:	f04f 0800 	mov.w	r8, #0
 8009bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bd6:	f104 0b1a 	add.w	fp, r4, #26
 8009bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bdc:	ebaa 0303 	sub.w	r3, sl, r3
 8009be0:	eba3 0309 	sub.w	r3, r3, r9
 8009be4:	4543      	cmp	r3, r8
 8009be6:	f77f af79 	ble.w	8009adc <_printf_float+0x23c>
 8009bea:	2301      	movs	r3, #1
 8009bec:	465a      	mov	r2, fp
 8009bee:	4631      	mov	r1, r6
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b8      	blx	r7
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f43f aeae 	beq.w	8009956 <_printf_float+0xb6>
 8009bfa:	f108 0801 	add.w	r8, r8, #1
 8009bfe:	e7ec      	b.n	8009bda <_printf_float+0x33a>
 8009c00:	4642      	mov	r2, r8
 8009c02:	4631      	mov	r1, r6
 8009c04:	4628      	mov	r0, r5
 8009c06:	47b8      	blx	r7
 8009c08:	3001      	adds	r0, #1
 8009c0a:	d1c2      	bne.n	8009b92 <_printf_float+0x2f2>
 8009c0c:	e6a3      	b.n	8009956 <_printf_float+0xb6>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	9206      	str	r2, [sp, #24]
 8009c16:	47b8      	blx	r7
 8009c18:	3001      	adds	r0, #1
 8009c1a:	f43f ae9c 	beq.w	8009956 <_printf_float+0xb6>
 8009c1e:	9a06      	ldr	r2, [sp, #24]
 8009c20:	f10b 0b01 	add.w	fp, fp, #1
 8009c24:	e7bb      	b.n	8009b9e <_printf_float+0x2fe>
 8009c26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c2a:	4631      	mov	r1, r6
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	47b8      	blx	r7
 8009c30:	3001      	adds	r0, #1
 8009c32:	d1c0      	bne.n	8009bb6 <_printf_float+0x316>
 8009c34:	e68f      	b.n	8009956 <_printf_float+0xb6>
 8009c36:	9a06      	ldr	r2, [sp, #24]
 8009c38:	464b      	mov	r3, r9
 8009c3a:	4442      	add	r2, r8
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b8      	blx	r7
 8009c42:	3001      	adds	r0, #1
 8009c44:	d1c3      	bne.n	8009bce <_printf_float+0x32e>
 8009c46:	e686      	b.n	8009956 <_printf_float+0xb6>
 8009c48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c4c:	f1ba 0f01 	cmp.w	sl, #1
 8009c50:	dc01      	bgt.n	8009c56 <_printf_float+0x3b6>
 8009c52:	07db      	lsls	r3, r3, #31
 8009c54:	d536      	bpl.n	8009cc4 <_printf_float+0x424>
 8009c56:	2301      	movs	r3, #1
 8009c58:	4642      	mov	r2, r8
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b8      	blx	r7
 8009c60:	3001      	adds	r0, #1
 8009c62:	f43f ae78 	beq.w	8009956 <_printf_float+0xb6>
 8009c66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c6a:	4631      	mov	r1, r6
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	47b8      	blx	r7
 8009c70:	3001      	adds	r0, #1
 8009c72:	f43f ae70 	beq.w	8009956 <_printf_float+0xb6>
 8009c76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c82:	f7f6 ff41 	bl	8000b08 <__aeabi_dcmpeq>
 8009c86:	b9c0      	cbnz	r0, 8009cba <_printf_float+0x41a>
 8009c88:	4653      	mov	r3, sl
 8009c8a:	f108 0201 	add.w	r2, r8, #1
 8009c8e:	4631      	mov	r1, r6
 8009c90:	4628      	mov	r0, r5
 8009c92:	47b8      	blx	r7
 8009c94:	3001      	adds	r0, #1
 8009c96:	d10c      	bne.n	8009cb2 <_printf_float+0x412>
 8009c98:	e65d      	b.n	8009956 <_printf_float+0xb6>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	465a      	mov	r2, fp
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	47b8      	blx	r7
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	f43f ae56 	beq.w	8009956 <_printf_float+0xb6>
 8009caa:	f108 0801 	add.w	r8, r8, #1
 8009cae:	45d0      	cmp	r8, sl
 8009cb0:	dbf3      	blt.n	8009c9a <_printf_float+0x3fa>
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009cb8:	e6df      	b.n	8009a7a <_printf_float+0x1da>
 8009cba:	f04f 0800 	mov.w	r8, #0
 8009cbe:	f104 0b1a 	add.w	fp, r4, #26
 8009cc2:	e7f4      	b.n	8009cae <_printf_float+0x40e>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	4642      	mov	r2, r8
 8009cc8:	e7e1      	b.n	8009c8e <_printf_float+0x3ee>
 8009cca:	2301      	movs	r3, #1
 8009ccc:	464a      	mov	r2, r9
 8009cce:	4631      	mov	r1, r6
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	47b8      	blx	r7
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	f43f ae3e 	beq.w	8009956 <_printf_float+0xb6>
 8009cda:	f108 0801 	add.w	r8, r8, #1
 8009cde:	68e3      	ldr	r3, [r4, #12]
 8009ce0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ce2:	1a5b      	subs	r3, r3, r1
 8009ce4:	4543      	cmp	r3, r8
 8009ce6:	dcf0      	bgt.n	8009cca <_printf_float+0x42a>
 8009ce8:	e6fc      	b.n	8009ae4 <_printf_float+0x244>
 8009cea:	f04f 0800 	mov.w	r8, #0
 8009cee:	f104 0919 	add.w	r9, r4, #25
 8009cf2:	e7f4      	b.n	8009cde <_printf_float+0x43e>

08009cf4 <_printf_common>:
 8009cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf8:	4616      	mov	r6, r2
 8009cfa:	4698      	mov	r8, r3
 8009cfc:	688a      	ldr	r2, [r1, #8]
 8009cfe:	690b      	ldr	r3, [r1, #16]
 8009d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d04:	4293      	cmp	r3, r2
 8009d06:	bfb8      	it	lt
 8009d08:	4613      	movlt	r3, r2
 8009d0a:	6033      	str	r3, [r6, #0]
 8009d0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d10:	4607      	mov	r7, r0
 8009d12:	460c      	mov	r4, r1
 8009d14:	b10a      	cbz	r2, 8009d1a <_printf_common+0x26>
 8009d16:	3301      	adds	r3, #1
 8009d18:	6033      	str	r3, [r6, #0]
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	0699      	lsls	r1, r3, #26
 8009d1e:	bf42      	ittt	mi
 8009d20:	6833      	ldrmi	r3, [r6, #0]
 8009d22:	3302      	addmi	r3, #2
 8009d24:	6033      	strmi	r3, [r6, #0]
 8009d26:	6825      	ldr	r5, [r4, #0]
 8009d28:	f015 0506 	ands.w	r5, r5, #6
 8009d2c:	d106      	bne.n	8009d3c <_printf_common+0x48>
 8009d2e:	f104 0a19 	add.w	sl, r4, #25
 8009d32:	68e3      	ldr	r3, [r4, #12]
 8009d34:	6832      	ldr	r2, [r6, #0]
 8009d36:	1a9b      	subs	r3, r3, r2
 8009d38:	42ab      	cmp	r3, r5
 8009d3a:	dc26      	bgt.n	8009d8a <_printf_common+0x96>
 8009d3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d40:	6822      	ldr	r2, [r4, #0]
 8009d42:	3b00      	subs	r3, #0
 8009d44:	bf18      	it	ne
 8009d46:	2301      	movne	r3, #1
 8009d48:	0692      	lsls	r2, r2, #26
 8009d4a:	d42b      	bmi.n	8009da4 <_printf_common+0xb0>
 8009d4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d50:	4641      	mov	r1, r8
 8009d52:	4638      	mov	r0, r7
 8009d54:	47c8      	blx	r9
 8009d56:	3001      	adds	r0, #1
 8009d58:	d01e      	beq.n	8009d98 <_printf_common+0xa4>
 8009d5a:	6823      	ldr	r3, [r4, #0]
 8009d5c:	6922      	ldr	r2, [r4, #16]
 8009d5e:	f003 0306 	and.w	r3, r3, #6
 8009d62:	2b04      	cmp	r3, #4
 8009d64:	bf02      	ittt	eq
 8009d66:	68e5      	ldreq	r5, [r4, #12]
 8009d68:	6833      	ldreq	r3, [r6, #0]
 8009d6a:	1aed      	subeq	r5, r5, r3
 8009d6c:	68a3      	ldr	r3, [r4, #8]
 8009d6e:	bf0c      	ite	eq
 8009d70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d74:	2500      	movne	r5, #0
 8009d76:	4293      	cmp	r3, r2
 8009d78:	bfc4      	itt	gt
 8009d7a:	1a9b      	subgt	r3, r3, r2
 8009d7c:	18ed      	addgt	r5, r5, r3
 8009d7e:	2600      	movs	r6, #0
 8009d80:	341a      	adds	r4, #26
 8009d82:	42b5      	cmp	r5, r6
 8009d84:	d11a      	bne.n	8009dbc <_printf_common+0xc8>
 8009d86:	2000      	movs	r0, #0
 8009d88:	e008      	b.n	8009d9c <_printf_common+0xa8>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	4652      	mov	r2, sl
 8009d8e:	4641      	mov	r1, r8
 8009d90:	4638      	mov	r0, r7
 8009d92:	47c8      	blx	r9
 8009d94:	3001      	adds	r0, #1
 8009d96:	d103      	bne.n	8009da0 <_printf_common+0xac>
 8009d98:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da0:	3501      	adds	r5, #1
 8009da2:	e7c6      	b.n	8009d32 <_printf_common+0x3e>
 8009da4:	18e1      	adds	r1, r4, r3
 8009da6:	1c5a      	adds	r2, r3, #1
 8009da8:	2030      	movs	r0, #48	@ 0x30
 8009daa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009dae:	4422      	add	r2, r4
 8009db0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009db4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009db8:	3302      	adds	r3, #2
 8009dba:	e7c7      	b.n	8009d4c <_printf_common+0x58>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	4622      	mov	r2, r4
 8009dc0:	4641      	mov	r1, r8
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	47c8      	blx	r9
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d0e6      	beq.n	8009d98 <_printf_common+0xa4>
 8009dca:	3601      	adds	r6, #1
 8009dcc:	e7d9      	b.n	8009d82 <_printf_common+0x8e>
	...

08009dd0 <_printf_i>:
 8009dd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd4:	7e0f      	ldrb	r7, [r1, #24]
 8009dd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009dd8:	2f78      	cmp	r7, #120	@ 0x78
 8009dda:	4691      	mov	r9, r2
 8009ddc:	4680      	mov	r8, r0
 8009dde:	460c      	mov	r4, r1
 8009de0:	469a      	mov	sl, r3
 8009de2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009de6:	d807      	bhi.n	8009df8 <_printf_i+0x28>
 8009de8:	2f62      	cmp	r7, #98	@ 0x62
 8009dea:	d80a      	bhi.n	8009e02 <_printf_i+0x32>
 8009dec:	2f00      	cmp	r7, #0
 8009dee:	f000 80d2 	beq.w	8009f96 <_printf_i+0x1c6>
 8009df2:	2f58      	cmp	r7, #88	@ 0x58
 8009df4:	f000 80b9 	beq.w	8009f6a <_printf_i+0x19a>
 8009df8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e00:	e03a      	b.n	8009e78 <_printf_i+0xa8>
 8009e02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e06:	2b15      	cmp	r3, #21
 8009e08:	d8f6      	bhi.n	8009df8 <_printf_i+0x28>
 8009e0a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e10 <_printf_i+0x40>)
 8009e0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e10:	08009e69 	.word	0x08009e69
 8009e14:	08009e7d 	.word	0x08009e7d
 8009e18:	08009df9 	.word	0x08009df9
 8009e1c:	08009df9 	.word	0x08009df9
 8009e20:	08009df9 	.word	0x08009df9
 8009e24:	08009df9 	.word	0x08009df9
 8009e28:	08009e7d 	.word	0x08009e7d
 8009e2c:	08009df9 	.word	0x08009df9
 8009e30:	08009df9 	.word	0x08009df9
 8009e34:	08009df9 	.word	0x08009df9
 8009e38:	08009df9 	.word	0x08009df9
 8009e3c:	08009f7d 	.word	0x08009f7d
 8009e40:	08009ea7 	.word	0x08009ea7
 8009e44:	08009f37 	.word	0x08009f37
 8009e48:	08009df9 	.word	0x08009df9
 8009e4c:	08009df9 	.word	0x08009df9
 8009e50:	08009f9f 	.word	0x08009f9f
 8009e54:	08009df9 	.word	0x08009df9
 8009e58:	08009ea7 	.word	0x08009ea7
 8009e5c:	08009df9 	.word	0x08009df9
 8009e60:	08009df9 	.word	0x08009df9
 8009e64:	08009f3f 	.word	0x08009f3f
 8009e68:	6833      	ldr	r3, [r6, #0]
 8009e6a:	1d1a      	adds	r2, r3, #4
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	6032      	str	r2, [r6, #0]
 8009e70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e09d      	b.n	8009fb8 <_printf_i+0x1e8>
 8009e7c:	6833      	ldr	r3, [r6, #0]
 8009e7e:	6820      	ldr	r0, [r4, #0]
 8009e80:	1d19      	adds	r1, r3, #4
 8009e82:	6031      	str	r1, [r6, #0]
 8009e84:	0606      	lsls	r6, r0, #24
 8009e86:	d501      	bpl.n	8009e8c <_printf_i+0xbc>
 8009e88:	681d      	ldr	r5, [r3, #0]
 8009e8a:	e003      	b.n	8009e94 <_printf_i+0xc4>
 8009e8c:	0645      	lsls	r5, r0, #25
 8009e8e:	d5fb      	bpl.n	8009e88 <_printf_i+0xb8>
 8009e90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e94:	2d00      	cmp	r5, #0
 8009e96:	da03      	bge.n	8009ea0 <_printf_i+0xd0>
 8009e98:	232d      	movs	r3, #45	@ 0x2d
 8009e9a:	426d      	negs	r5, r5
 8009e9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ea0:	4859      	ldr	r0, [pc, #356]	@ (800a008 <_printf_i+0x238>)
 8009ea2:	230a      	movs	r3, #10
 8009ea4:	e011      	b.n	8009eca <_printf_i+0xfa>
 8009ea6:	6821      	ldr	r1, [r4, #0]
 8009ea8:	6833      	ldr	r3, [r6, #0]
 8009eaa:	0608      	lsls	r0, r1, #24
 8009eac:	f853 5b04 	ldr.w	r5, [r3], #4
 8009eb0:	d402      	bmi.n	8009eb8 <_printf_i+0xe8>
 8009eb2:	0649      	lsls	r1, r1, #25
 8009eb4:	bf48      	it	mi
 8009eb6:	b2ad      	uxthmi	r5, r5
 8009eb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eba:	4853      	ldr	r0, [pc, #332]	@ (800a008 <_printf_i+0x238>)
 8009ebc:	6033      	str	r3, [r6, #0]
 8009ebe:	bf14      	ite	ne
 8009ec0:	230a      	movne	r3, #10
 8009ec2:	2308      	moveq	r3, #8
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009eca:	6866      	ldr	r6, [r4, #4]
 8009ecc:	60a6      	str	r6, [r4, #8]
 8009ece:	2e00      	cmp	r6, #0
 8009ed0:	bfa2      	ittt	ge
 8009ed2:	6821      	ldrge	r1, [r4, #0]
 8009ed4:	f021 0104 	bicge.w	r1, r1, #4
 8009ed8:	6021      	strge	r1, [r4, #0]
 8009eda:	b90d      	cbnz	r5, 8009ee0 <_printf_i+0x110>
 8009edc:	2e00      	cmp	r6, #0
 8009ede:	d04b      	beq.n	8009f78 <_printf_i+0x1a8>
 8009ee0:	4616      	mov	r6, r2
 8009ee2:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ee6:	fb03 5711 	mls	r7, r3, r1, r5
 8009eea:	5dc7      	ldrb	r7, [r0, r7]
 8009eec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ef0:	462f      	mov	r7, r5
 8009ef2:	42bb      	cmp	r3, r7
 8009ef4:	460d      	mov	r5, r1
 8009ef6:	d9f4      	bls.n	8009ee2 <_printf_i+0x112>
 8009ef8:	2b08      	cmp	r3, #8
 8009efa:	d10b      	bne.n	8009f14 <_printf_i+0x144>
 8009efc:	6823      	ldr	r3, [r4, #0]
 8009efe:	07df      	lsls	r7, r3, #31
 8009f00:	d508      	bpl.n	8009f14 <_printf_i+0x144>
 8009f02:	6923      	ldr	r3, [r4, #16]
 8009f04:	6861      	ldr	r1, [r4, #4]
 8009f06:	4299      	cmp	r1, r3
 8009f08:	bfde      	ittt	le
 8009f0a:	2330      	movle	r3, #48	@ 0x30
 8009f0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f14:	1b92      	subs	r2, r2, r6
 8009f16:	6122      	str	r2, [r4, #16]
 8009f18:	f8cd a000 	str.w	sl, [sp]
 8009f1c:	464b      	mov	r3, r9
 8009f1e:	aa03      	add	r2, sp, #12
 8009f20:	4621      	mov	r1, r4
 8009f22:	4640      	mov	r0, r8
 8009f24:	f7ff fee6 	bl	8009cf4 <_printf_common>
 8009f28:	3001      	adds	r0, #1
 8009f2a:	d14a      	bne.n	8009fc2 <_printf_i+0x1f2>
 8009f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f30:	b004      	add	sp, #16
 8009f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f36:	6823      	ldr	r3, [r4, #0]
 8009f38:	f043 0320 	orr.w	r3, r3, #32
 8009f3c:	6023      	str	r3, [r4, #0]
 8009f3e:	4833      	ldr	r0, [pc, #204]	@ (800a00c <_printf_i+0x23c>)
 8009f40:	2778      	movs	r7, #120	@ 0x78
 8009f42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f46:	6823      	ldr	r3, [r4, #0]
 8009f48:	6831      	ldr	r1, [r6, #0]
 8009f4a:	061f      	lsls	r7, r3, #24
 8009f4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f50:	d402      	bmi.n	8009f58 <_printf_i+0x188>
 8009f52:	065f      	lsls	r7, r3, #25
 8009f54:	bf48      	it	mi
 8009f56:	b2ad      	uxthmi	r5, r5
 8009f58:	6031      	str	r1, [r6, #0]
 8009f5a:	07d9      	lsls	r1, r3, #31
 8009f5c:	bf44      	itt	mi
 8009f5e:	f043 0320 	orrmi.w	r3, r3, #32
 8009f62:	6023      	strmi	r3, [r4, #0]
 8009f64:	b11d      	cbz	r5, 8009f6e <_printf_i+0x19e>
 8009f66:	2310      	movs	r3, #16
 8009f68:	e7ac      	b.n	8009ec4 <_printf_i+0xf4>
 8009f6a:	4827      	ldr	r0, [pc, #156]	@ (800a008 <_printf_i+0x238>)
 8009f6c:	e7e9      	b.n	8009f42 <_printf_i+0x172>
 8009f6e:	6823      	ldr	r3, [r4, #0]
 8009f70:	f023 0320 	bic.w	r3, r3, #32
 8009f74:	6023      	str	r3, [r4, #0]
 8009f76:	e7f6      	b.n	8009f66 <_printf_i+0x196>
 8009f78:	4616      	mov	r6, r2
 8009f7a:	e7bd      	b.n	8009ef8 <_printf_i+0x128>
 8009f7c:	6833      	ldr	r3, [r6, #0]
 8009f7e:	6825      	ldr	r5, [r4, #0]
 8009f80:	6961      	ldr	r1, [r4, #20]
 8009f82:	1d18      	adds	r0, r3, #4
 8009f84:	6030      	str	r0, [r6, #0]
 8009f86:	062e      	lsls	r6, r5, #24
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	d501      	bpl.n	8009f90 <_printf_i+0x1c0>
 8009f8c:	6019      	str	r1, [r3, #0]
 8009f8e:	e002      	b.n	8009f96 <_printf_i+0x1c6>
 8009f90:	0668      	lsls	r0, r5, #25
 8009f92:	d5fb      	bpl.n	8009f8c <_printf_i+0x1bc>
 8009f94:	8019      	strh	r1, [r3, #0]
 8009f96:	2300      	movs	r3, #0
 8009f98:	6123      	str	r3, [r4, #16]
 8009f9a:	4616      	mov	r6, r2
 8009f9c:	e7bc      	b.n	8009f18 <_printf_i+0x148>
 8009f9e:	6833      	ldr	r3, [r6, #0]
 8009fa0:	1d1a      	adds	r2, r3, #4
 8009fa2:	6032      	str	r2, [r6, #0]
 8009fa4:	681e      	ldr	r6, [r3, #0]
 8009fa6:	6862      	ldr	r2, [r4, #4]
 8009fa8:	2100      	movs	r1, #0
 8009faa:	4630      	mov	r0, r6
 8009fac:	f7f6 f930 	bl	8000210 <memchr>
 8009fb0:	b108      	cbz	r0, 8009fb6 <_printf_i+0x1e6>
 8009fb2:	1b80      	subs	r0, r0, r6
 8009fb4:	6060      	str	r0, [r4, #4]
 8009fb6:	6863      	ldr	r3, [r4, #4]
 8009fb8:	6123      	str	r3, [r4, #16]
 8009fba:	2300      	movs	r3, #0
 8009fbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fc0:	e7aa      	b.n	8009f18 <_printf_i+0x148>
 8009fc2:	6923      	ldr	r3, [r4, #16]
 8009fc4:	4632      	mov	r2, r6
 8009fc6:	4649      	mov	r1, r9
 8009fc8:	4640      	mov	r0, r8
 8009fca:	47d0      	blx	sl
 8009fcc:	3001      	adds	r0, #1
 8009fce:	d0ad      	beq.n	8009f2c <_printf_i+0x15c>
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	079b      	lsls	r3, r3, #30
 8009fd4:	d413      	bmi.n	8009ffe <_printf_i+0x22e>
 8009fd6:	68e0      	ldr	r0, [r4, #12]
 8009fd8:	9b03      	ldr	r3, [sp, #12]
 8009fda:	4298      	cmp	r0, r3
 8009fdc:	bfb8      	it	lt
 8009fde:	4618      	movlt	r0, r3
 8009fe0:	e7a6      	b.n	8009f30 <_printf_i+0x160>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	4632      	mov	r2, r6
 8009fe6:	4649      	mov	r1, r9
 8009fe8:	4640      	mov	r0, r8
 8009fea:	47d0      	blx	sl
 8009fec:	3001      	adds	r0, #1
 8009fee:	d09d      	beq.n	8009f2c <_printf_i+0x15c>
 8009ff0:	3501      	adds	r5, #1
 8009ff2:	68e3      	ldr	r3, [r4, #12]
 8009ff4:	9903      	ldr	r1, [sp, #12]
 8009ff6:	1a5b      	subs	r3, r3, r1
 8009ff8:	42ab      	cmp	r3, r5
 8009ffa:	dcf2      	bgt.n	8009fe2 <_printf_i+0x212>
 8009ffc:	e7eb      	b.n	8009fd6 <_printf_i+0x206>
 8009ffe:	2500      	movs	r5, #0
 800a000:	f104 0619 	add.w	r6, r4, #25
 800a004:	e7f5      	b.n	8009ff2 <_printf_i+0x222>
 800a006:	bf00      	nop
 800a008:	0800ded3 	.word	0x0800ded3
 800a00c:	0800dee4 	.word	0x0800dee4

0800a010 <std>:
 800a010:	2300      	movs	r3, #0
 800a012:	b510      	push	{r4, lr}
 800a014:	4604      	mov	r4, r0
 800a016:	e9c0 3300 	strd	r3, r3, [r0]
 800a01a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a01e:	6083      	str	r3, [r0, #8]
 800a020:	8181      	strh	r1, [r0, #12]
 800a022:	6643      	str	r3, [r0, #100]	@ 0x64
 800a024:	81c2      	strh	r2, [r0, #14]
 800a026:	6183      	str	r3, [r0, #24]
 800a028:	4619      	mov	r1, r3
 800a02a:	2208      	movs	r2, #8
 800a02c:	305c      	adds	r0, #92	@ 0x5c
 800a02e:	f000 f928 	bl	800a282 <memset>
 800a032:	4b0d      	ldr	r3, [pc, #52]	@ (800a068 <std+0x58>)
 800a034:	6263      	str	r3, [r4, #36]	@ 0x24
 800a036:	4b0d      	ldr	r3, [pc, #52]	@ (800a06c <std+0x5c>)
 800a038:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a03a:	4b0d      	ldr	r3, [pc, #52]	@ (800a070 <std+0x60>)
 800a03c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a03e:	4b0d      	ldr	r3, [pc, #52]	@ (800a074 <std+0x64>)
 800a040:	6323      	str	r3, [r4, #48]	@ 0x30
 800a042:	4b0d      	ldr	r3, [pc, #52]	@ (800a078 <std+0x68>)
 800a044:	6224      	str	r4, [r4, #32]
 800a046:	429c      	cmp	r4, r3
 800a048:	d006      	beq.n	800a058 <std+0x48>
 800a04a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a04e:	4294      	cmp	r4, r2
 800a050:	d002      	beq.n	800a058 <std+0x48>
 800a052:	33d0      	adds	r3, #208	@ 0xd0
 800a054:	429c      	cmp	r4, r3
 800a056:	d105      	bne.n	800a064 <std+0x54>
 800a058:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a060:	f000 b9c0 	b.w	800a3e4 <__retarget_lock_init_recursive>
 800a064:	bd10      	pop	{r4, pc}
 800a066:	bf00      	nop
 800a068:	0800a1fd 	.word	0x0800a1fd
 800a06c:	0800a21f 	.word	0x0800a21f
 800a070:	0800a257 	.word	0x0800a257
 800a074:	0800a27b 	.word	0x0800a27b
 800a078:	20000ad8 	.word	0x20000ad8

0800a07c <stdio_exit_handler>:
 800a07c:	4a02      	ldr	r2, [pc, #8]	@ (800a088 <stdio_exit_handler+0xc>)
 800a07e:	4903      	ldr	r1, [pc, #12]	@ (800a08c <stdio_exit_handler+0x10>)
 800a080:	4803      	ldr	r0, [pc, #12]	@ (800a090 <stdio_exit_handler+0x14>)
 800a082:	f000 b869 	b.w	800a158 <_fwalk_sglue>
 800a086:	bf00      	nop
 800a088:	20000090 	.word	0x20000090
 800a08c:	0800c68d 	.word	0x0800c68d
 800a090:	2000020c 	.word	0x2000020c

0800a094 <cleanup_stdio>:
 800a094:	6841      	ldr	r1, [r0, #4]
 800a096:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c8 <cleanup_stdio+0x34>)
 800a098:	4299      	cmp	r1, r3
 800a09a:	b510      	push	{r4, lr}
 800a09c:	4604      	mov	r4, r0
 800a09e:	d001      	beq.n	800a0a4 <cleanup_stdio+0x10>
 800a0a0:	f002 faf4 	bl	800c68c <_fflush_r>
 800a0a4:	68a1      	ldr	r1, [r4, #8]
 800a0a6:	4b09      	ldr	r3, [pc, #36]	@ (800a0cc <cleanup_stdio+0x38>)
 800a0a8:	4299      	cmp	r1, r3
 800a0aa:	d002      	beq.n	800a0b2 <cleanup_stdio+0x1e>
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	f002 faed 	bl	800c68c <_fflush_r>
 800a0b2:	68e1      	ldr	r1, [r4, #12]
 800a0b4:	4b06      	ldr	r3, [pc, #24]	@ (800a0d0 <cleanup_stdio+0x3c>)
 800a0b6:	4299      	cmp	r1, r3
 800a0b8:	d004      	beq.n	800a0c4 <cleanup_stdio+0x30>
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0c0:	f002 bae4 	b.w	800c68c <_fflush_r>
 800a0c4:	bd10      	pop	{r4, pc}
 800a0c6:	bf00      	nop
 800a0c8:	20000ad8 	.word	0x20000ad8
 800a0cc:	20000b40 	.word	0x20000b40
 800a0d0:	20000ba8 	.word	0x20000ba8

0800a0d4 <global_stdio_init.part.0>:
 800a0d4:	b510      	push	{r4, lr}
 800a0d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a104 <global_stdio_init.part.0+0x30>)
 800a0d8:	4c0b      	ldr	r4, [pc, #44]	@ (800a108 <global_stdio_init.part.0+0x34>)
 800a0da:	4a0c      	ldr	r2, [pc, #48]	@ (800a10c <global_stdio_init.part.0+0x38>)
 800a0dc:	601a      	str	r2, [r3, #0]
 800a0de:	4620      	mov	r0, r4
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	2104      	movs	r1, #4
 800a0e4:	f7ff ff94 	bl	800a010 <std>
 800a0e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	2109      	movs	r1, #9
 800a0f0:	f7ff ff8e 	bl	800a010 <std>
 800a0f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a0f8:	2202      	movs	r2, #2
 800a0fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0fe:	2112      	movs	r1, #18
 800a100:	f7ff bf86 	b.w	800a010 <std>
 800a104:	20000c10 	.word	0x20000c10
 800a108:	20000ad8 	.word	0x20000ad8
 800a10c:	0800a07d 	.word	0x0800a07d

0800a110 <__sfp_lock_acquire>:
 800a110:	4801      	ldr	r0, [pc, #4]	@ (800a118 <__sfp_lock_acquire+0x8>)
 800a112:	f000 b968 	b.w	800a3e6 <__retarget_lock_acquire_recursive>
 800a116:	bf00      	nop
 800a118:	20000c19 	.word	0x20000c19

0800a11c <__sfp_lock_release>:
 800a11c:	4801      	ldr	r0, [pc, #4]	@ (800a124 <__sfp_lock_release+0x8>)
 800a11e:	f000 b963 	b.w	800a3e8 <__retarget_lock_release_recursive>
 800a122:	bf00      	nop
 800a124:	20000c19 	.word	0x20000c19

0800a128 <__sinit>:
 800a128:	b510      	push	{r4, lr}
 800a12a:	4604      	mov	r4, r0
 800a12c:	f7ff fff0 	bl	800a110 <__sfp_lock_acquire>
 800a130:	6a23      	ldr	r3, [r4, #32]
 800a132:	b11b      	cbz	r3, 800a13c <__sinit+0x14>
 800a134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a138:	f7ff bff0 	b.w	800a11c <__sfp_lock_release>
 800a13c:	4b04      	ldr	r3, [pc, #16]	@ (800a150 <__sinit+0x28>)
 800a13e:	6223      	str	r3, [r4, #32]
 800a140:	4b04      	ldr	r3, [pc, #16]	@ (800a154 <__sinit+0x2c>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1f5      	bne.n	800a134 <__sinit+0xc>
 800a148:	f7ff ffc4 	bl	800a0d4 <global_stdio_init.part.0>
 800a14c:	e7f2      	b.n	800a134 <__sinit+0xc>
 800a14e:	bf00      	nop
 800a150:	0800a095 	.word	0x0800a095
 800a154:	20000c10 	.word	0x20000c10

0800a158 <_fwalk_sglue>:
 800a158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a15c:	4607      	mov	r7, r0
 800a15e:	4688      	mov	r8, r1
 800a160:	4614      	mov	r4, r2
 800a162:	2600      	movs	r6, #0
 800a164:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a168:	f1b9 0901 	subs.w	r9, r9, #1
 800a16c:	d505      	bpl.n	800a17a <_fwalk_sglue+0x22>
 800a16e:	6824      	ldr	r4, [r4, #0]
 800a170:	2c00      	cmp	r4, #0
 800a172:	d1f7      	bne.n	800a164 <_fwalk_sglue+0xc>
 800a174:	4630      	mov	r0, r6
 800a176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a17a:	89ab      	ldrh	r3, [r5, #12]
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d907      	bls.n	800a190 <_fwalk_sglue+0x38>
 800a180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a184:	3301      	adds	r3, #1
 800a186:	d003      	beq.n	800a190 <_fwalk_sglue+0x38>
 800a188:	4629      	mov	r1, r5
 800a18a:	4638      	mov	r0, r7
 800a18c:	47c0      	blx	r8
 800a18e:	4306      	orrs	r6, r0
 800a190:	3568      	adds	r5, #104	@ 0x68
 800a192:	e7e9      	b.n	800a168 <_fwalk_sglue+0x10>

0800a194 <sniprintf>:
 800a194:	b40c      	push	{r2, r3}
 800a196:	b530      	push	{r4, r5, lr}
 800a198:	4b17      	ldr	r3, [pc, #92]	@ (800a1f8 <sniprintf+0x64>)
 800a19a:	1e0c      	subs	r4, r1, #0
 800a19c:	681d      	ldr	r5, [r3, #0]
 800a19e:	b09d      	sub	sp, #116	@ 0x74
 800a1a0:	da08      	bge.n	800a1b4 <sniprintf+0x20>
 800a1a2:	238b      	movs	r3, #139	@ 0x8b
 800a1a4:	602b      	str	r3, [r5, #0]
 800a1a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1aa:	b01d      	add	sp, #116	@ 0x74
 800a1ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1b0:	b002      	add	sp, #8
 800a1b2:	4770      	bx	lr
 800a1b4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a1b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a1bc:	bf14      	ite	ne
 800a1be:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a1c2:	4623      	moveq	r3, r4
 800a1c4:	9304      	str	r3, [sp, #16]
 800a1c6:	9307      	str	r3, [sp, #28]
 800a1c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a1cc:	9002      	str	r0, [sp, #8]
 800a1ce:	9006      	str	r0, [sp, #24]
 800a1d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a1d4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1d6:	ab21      	add	r3, sp, #132	@ 0x84
 800a1d8:	a902      	add	r1, sp, #8
 800a1da:	4628      	mov	r0, r5
 800a1dc:	9301      	str	r3, [sp, #4]
 800a1de:	f002 f8d5 	bl	800c38c <_svfiprintf_r>
 800a1e2:	1c43      	adds	r3, r0, #1
 800a1e4:	bfbc      	itt	lt
 800a1e6:	238b      	movlt	r3, #139	@ 0x8b
 800a1e8:	602b      	strlt	r3, [r5, #0]
 800a1ea:	2c00      	cmp	r4, #0
 800a1ec:	d0dd      	beq.n	800a1aa <sniprintf+0x16>
 800a1ee:	9b02      	ldr	r3, [sp, #8]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	701a      	strb	r2, [r3, #0]
 800a1f4:	e7d9      	b.n	800a1aa <sniprintf+0x16>
 800a1f6:	bf00      	nop
 800a1f8:	20000208 	.word	0x20000208

0800a1fc <__sread>:
 800a1fc:	b510      	push	{r4, lr}
 800a1fe:	460c      	mov	r4, r1
 800a200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a204:	f000 f8a0 	bl	800a348 <_read_r>
 800a208:	2800      	cmp	r0, #0
 800a20a:	bfab      	itete	ge
 800a20c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a20e:	89a3      	ldrhlt	r3, [r4, #12]
 800a210:	181b      	addge	r3, r3, r0
 800a212:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a216:	bfac      	ite	ge
 800a218:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a21a:	81a3      	strhlt	r3, [r4, #12]
 800a21c:	bd10      	pop	{r4, pc}

0800a21e <__swrite>:
 800a21e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a222:	461f      	mov	r7, r3
 800a224:	898b      	ldrh	r3, [r1, #12]
 800a226:	05db      	lsls	r3, r3, #23
 800a228:	4605      	mov	r5, r0
 800a22a:	460c      	mov	r4, r1
 800a22c:	4616      	mov	r6, r2
 800a22e:	d505      	bpl.n	800a23c <__swrite+0x1e>
 800a230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a234:	2302      	movs	r3, #2
 800a236:	2200      	movs	r2, #0
 800a238:	f000 f874 	bl	800a324 <_lseek_r>
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a242:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a246:	81a3      	strh	r3, [r4, #12]
 800a248:	4632      	mov	r2, r6
 800a24a:	463b      	mov	r3, r7
 800a24c:	4628      	mov	r0, r5
 800a24e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a252:	f000 b88b 	b.w	800a36c <_write_r>

0800a256 <__sseek>:
 800a256:	b510      	push	{r4, lr}
 800a258:	460c      	mov	r4, r1
 800a25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25e:	f000 f861 	bl	800a324 <_lseek_r>
 800a262:	1c43      	adds	r3, r0, #1
 800a264:	89a3      	ldrh	r3, [r4, #12]
 800a266:	bf15      	itete	ne
 800a268:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a26a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a26e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a272:	81a3      	strheq	r3, [r4, #12]
 800a274:	bf18      	it	ne
 800a276:	81a3      	strhne	r3, [r4, #12]
 800a278:	bd10      	pop	{r4, pc}

0800a27a <__sclose>:
 800a27a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a27e:	f000 b841 	b.w	800a304 <_close_r>

0800a282 <memset>:
 800a282:	4402      	add	r2, r0
 800a284:	4603      	mov	r3, r0
 800a286:	4293      	cmp	r3, r2
 800a288:	d100      	bne.n	800a28c <memset+0xa>
 800a28a:	4770      	bx	lr
 800a28c:	f803 1b01 	strb.w	r1, [r3], #1
 800a290:	e7f9      	b.n	800a286 <memset+0x4>

0800a292 <strcat>:
 800a292:	b510      	push	{r4, lr}
 800a294:	4602      	mov	r2, r0
 800a296:	7814      	ldrb	r4, [r2, #0]
 800a298:	4613      	mov	r3, r2
 800a29a:	3201      	adds	r2, #1
 800a29c:	2c00      	cmp	r4, #0
 800a29e:	d1fa      	bne.n	800a296 <strcat+0x4>
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a2a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a2aa:	2a00      	cmp	r2, #0
 800a2ac:	d1f9      	bne.n	800a2a2 <strcat+0x10>
 800a2ae:	bd10      	pop	{r4, pc}

0800a2b0 <strncmp>:
 800a2b0:	b510      	push	{r4, lr}
 800a2b2:	b16a      	cbz	r2, 800a2d0 <strncmp+0x20>
 800a2b4:	3901      	subs	r1, #1
 800a2b6:	1884      	adds	r4, r0, r2
 800a2b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d103      	bne.n	800a2cc <strncmp+0x1c>
 800a2c4:	42a0      	cmp	r0, r4
 800a2c6:	d001      	beq.n	800a2cc <strncmp+0x1c>
 800a2c8:	2a00      	cmp	r2, #0
 800a2ca:	d1f5      	bne.n	800a2b8 <strncmp+0x8>
 800a2cc:	1ad0      	subs	r0, r2, r3
 800a2ce:	bd10      	pop	{r4, pc}
 800a2d0:	4610      	mov	r0, r2
 800a2d2:	e7fc      	b.n	800a2ce <strncmp+0x1e>

0800a2d4 <strncpy>:
 800a2d4:	b510      	push	{r4, lr}
 800a2d6:	3901      	subs	r1, #1
 800a2d8:	4603      	mov	r3, r0
 800a2da:	b132      	cbz	r2, 800a2ea <strncpy+0x16>
 800a2dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a2e0:	f803 4b01 	strb.w	r4, [r3], #1
 800a2e4:	3a01      	subs	r2, #1
 800a2e6:	2c00      	cmp	r4, #0
 800a2e8:	d1f7      	bne.n	800a2da <strncpy+0x6>
 800a2ea:	441a      	add	r2, r3
 800a2ec:	2100      	movs	r1, #0
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d100      	bne.n	800a2f4 <strncpy+0x20>
 800a2f2:	bd10      	pop	{r4, pc}
 800a2f4:	f803 1b01 	strb.w	r1, [r3], #1
 800a2f8:	e7f9      	b.n	800a2ee <strncpy+0x1a>
	...

0800a2fc <_localeconv_r>:
 800a2fc:	4800      	ldr	r0, [pc, #0]	@ (800a300 <_localeconv_r+0x4>)
 800a2fe:	4770      	bx	lr
 800a300:	2000018c 	.word	0x2000018c

0800a304 <_close_r>:
 800a304:	b538      	push	{r3, r4, r5, lr}
 800a306:	4d06      	ldr	r5, [pc, #24]	@ (800a320 <_close_r+0x1c>)
 800a308:	2300      	movs	r3, #0
 800a30a:	4604      	mov	r4, r0
 800a30c:	4608      	mov	r0, r1
 800a30e:	602b      	str	r3, [r5, #0]
 800a310:	f7f9 fb42 	bl	8003998 <_close>
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	d102      	bne.n	800a31e <_close_r+0x1a>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	b103      	cbz	r3, 800a31e <_close_r+0x1a>
 800a31c:	6023      	str	r3, [r4, #0]
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20000c14 	.word	0x20000c14

0800a324 <_lseek_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d07      	ldr	r5, [pc, #28]	@ (800a344 <_lseek_r+0x20>)
 800a328:	4604      	mov	r4, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	4611      	mov	r1, r2
 800a32e:	2200      	movs	r2, #0
 800a330:	602a      	str	r2, [r5, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	f7f9 fb57 	bl	80039e6 <_lseek>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_lseek_r+0x1e>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_lseek_r+0x1e>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20000c14 	.word	0x20000c14

0800a348 <_read_r>:
 800a348:	b538      	push	{r3, r4, r5, lr}
 800a34a:	4d07      	ldr	r5, [pc, #28]	@ (800a368 <_read_r+0x20>)
 800a34c:	4604      	mov	r4, r0
 800a34e:	4608      	mov	r0, r1
 800a350:	4611      	mov	r1, r2
 800a352:	2200      	movs	r2, #0
 800a354:	602a      	str	r2, [r5, #0]
 800a356:	461a      	mov	r2, r3
 800a358:	f7f9 fae5 	bl	8003926 <_read>
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	d102      	bne.n	800a366 <_read_r+0x1e>
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	b103      	cbz	r3, 800a366 <_read_r+0x1e>
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	20000c14 	.word	0x20000c14

0800a36c <_write_r>:
 800a36c:	b538      	push	{r3, r4, r5, lr}
 800a36e:	4d07      	ldr	r5, [pc, #28]	@ (800a38c <_write_r+0x20>)
 800a370:	4604      	mov	r4, r0
 800a372:	4608      	mov	r0, r1
 800a374:	4611      	mov	r1, r2
 800a376:	2200      	movs	r2, #0
 800a378:	602a      	str	r2, [r5, #0]
 800a37a:	461a      	mov	r2, r3
 800a37c:	f7f9 faf0 	bl	8003960 <_write>
 800a380:	1c43      	adds	r3, r0, #1
 800a382:	d102      	bne.n	800a38a <_write_r+0x1e>
 800a384:	682b      	ldr	r3, [r5, #0]
 800a386:	b103      	cbz	r3, 800a38a <_write_r+0x1e>
 800a388:	6023      	str	r3, [r4, #0]
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	20000c14 	.word	0x20000c14

0800a390 <__errno>:
 800a390:	4b01      	ldr	r3, [pc, #4]	@ (800a398 <__errno+0x8>)
 800a392:	6818      	ldr	r0, [r3, #0]
 800a394:	4770      	bx	lr
 800a396:	bf00      	nop
 800a398:	20000208 	.word	0x20000208

0800a39c <__libc_init_array>:
 800a39c:	b570      	push	{r4, r5, r6, lr}
 800a39e:	4d0d      	ldr	r5, [pc, #52]	@ (800a3d4 <__libc_init_array+0x38>)
 800a3a0:	4c0d      	ldr	r4, [pc, #52]	@ (800a3d8 <__libc_init_array+0x3c>)
 800a3a2:	1b64      	subs	r4, r4, r5
 800a3a4:	10a4      	asrs	r4, r4, #2
 800a3a6:	2600      	movs	r6, #0
 800a3a8:	42a6      	cmp	r6, r4
 800a3aa:	d109      	bne.n	800a3c0 <__libc_init_array+0x24>
 800a3ac:	4d0b      	ldr	r5, [pc, #44]	@ (800a3dc <__libc_init_array+0x40>)
 800a3ae:	4c0c      	ldr	r4, [pc, #48]	@ (800a3e0 <__libc_init_array+0x44>)
 800a3b0:	f003 fb56 	bl	800da60 <_init>
 800a3b4:	1b64      	subs	r4, r4, r5
 800a3b6:	10a4      	asrs	r4, r4, #2
 800a3b8:	2600      	movs	r6, #0
 800a3ba:	42a6      	cmp	r6, r4
 800a3bc:	d105      	bne.n	800a3ca <__libc_init_array+0x2e>
 800a3be:	bd70      	pop	{r4, r5, r6, pc}
 800a3c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3c4:	4798      	blx	r3
 800a3c6:	3601      	adds	r6, #1
 800a3c8:	e7ee      	b.n	800a3a8 <__libc_init_array+0xc>
 800a3ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3ce:	4798      	blx	r3
 800a3d0:	3601      	adds	r6, #1
 800a3d2:	e7f2      	b.n	800a3ba <__libc_init_array+0x1e>
 800a3d4:	0800e220 	.word	0x0800e220
 800a3d8:	0800e220 	.word	0x0800e220
 800a3dc:	0800e220 	.word	0x0800e220
 800a3e0:	0800e224 	.word	0x0800e224

0800a3e4 <__retarget_lock_init_recursive>:
 800a3e4:	4770      	bx	lr

0800a3e6 <__retarget_lock_acquire_recursive>:
 800a3e6:	4770      	bx	lr

0800a3e8 <__retarget_lock_release_recursive>:
 800a3e8:	4770      	bx	lr

0800a3ea <strcpy>:
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3f0:	f803 2b01 	strb.w	r2, [r3], #1
 800a3f4:	2a00      	cmp	r2, #0
 800a3f6:	d1f9      	bne.n	800a3ec <strcpy+0x2>
 800a3f8:	4770      	bx	lr

0800a3fa <memcpy>:
 800a3fa:	440a      	add	r2, r1
 800a3fc:	4291      	cmp	r1, r2
 800a3fe:	f100 33ff 	add.w	r3, r0, #4294967295
 800a402:	d100      	bne.n	800a406 <memcpy+0xc>
 800a404:	4770      	bx	lr
 800a406:	b510      	push	{r4, lr}
 800a408:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a40c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a410:	4291      	cmp	r1, r2
 800a412:	d1f9      	bne.n	800a408 <memcpy+0xe>
 800a414:	bd10      	pop	{r4, pc}
	...

0800a418 <nan>:
 800a418:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a420 <nan+0x8>
 800a41c:	4770      	bx	lr
 800a41e:	bf00      	nop
 800a420:	00000000 	.word	0x00000000
 800a424:	7ff80000 	.word	0x7ff80000

0800a428 <quorem>:
 800a428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a42c:	6903      	ldr	r3, [r0, #16]
 800a42e:	690c      	ldr	r4, [r1, #16]
 800a430:	42a3      	cmp	r3, r4
 800a432:	4607      	mov	r7, r0
 800a434:	db7e      	blt.n	800a534 <quorem+0x10c>
 800a436:	3c01      	subs	r4, #1
 800a438:	f101 0814 	add.w	r8, r1, #20
 800a43c:	00a3      	lsls	r3, r4, #2
 800a43e:	f100 0514 	add.w	r5, r0, #20
 800a442:	9300      	str	r3, [sp, #0]
 800a444:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a448:	9301      	str	r3, [sp, #4]
 800a44a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a44e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a452:	3301      	adds	r3, #1
 800a454:	429a      	cmp	r2, r3
 800a456:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a45a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a45e:	d32e      	bcc.n	800a4be <quorem+0x96>
 800a460:	f04f 0a00 	mov.w	sl, #0
 800a464:	46c4      	mov	ip, r8
 800a466:	46ae      	mov	lr, r5
 800a468:	46d3      	mov	fp, sl
 800a46a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a46e:	b298      	uxth	r0, r3
 800a470:	fb06 a000 	mla	r0, r6, r0, sl
 800a474:	0c02      	lsrs	r2, r0, #16
 800a476:	0c1b      	lsrs	r3, r3, #16
 800a478:	fb06 2303 	mla	r3, r6, r3, r2
 800a47c:	f8de 2000 	ldr.w	r2, [lr]
 800a480:	b280      	uxth	r0, r0
 800a482:	b292      	uxth	r2, r2
 800a484:	1a12      	subs	r2, r2, r0
 800a486:	445a      	add	r2, fp
 800a488:	f8de 0000 	ldr.w	r0, [lr]
 800a48c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a490:	b29b      	uxth	r3, r3
 800a492:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a496:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a49a:	b292      	uxth	r2, r2
 800a49c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a4a0:	45e1      	cmp	r9, ip
 800a4a2:	f84e 2b04 	str.w	r2, [lr], #4
 800a4a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a4aa:	d2de      	bcs.n	800a46a <quorem+0x42>
 800a4ac:	9b00      	ldr	r3, [sp, #0]
 800a4ae:	58eb      	ldr	r3, [r5, r3]
 800a4b0:	b92b      	cbnz	r3, 800a4be <quorem+0x96>
 800a4b2:	9b01      	ldr	r3, [sp, #4]
 800a4b4:	3b04      	subs	r3, #4
 800a4b6:	429d      	cmp	r5, r3
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	d32f      	bcc.n	800a51c <quorem+0xf4>
 800a4bc:	613c      	str	r4, [r7, #16]
 800a4be:	4638      	mov	r0, r7
 800a4c0:	f001 fd0e 	bl	800bee0 <__mcmp>
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	db25      	blt.n	800a514 <quorem+0xec>
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4d0:	f8d1 c000 	ldr.w	ip, [r1]
 800a4d4:	fa1f fe82 	uxth.w	lr, r2
 800a4d8:	fa1f f38c 	uxth.w	r3, ip
 800a4dc:	eba3 030e 	sub.w	r3, r3, lr
 800a4e0:	4403      	add	r3, r0
 800a4e2:	0c12      	lsrs	r2, r2, #16
 800a4e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a4e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4f2:	45c1      	cmp	r9, r8
 800a4f4:	f841 3b04 	str.w	r3, [r1], #4
 800a4f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4fc:	d2e6      	bcs.n	800a4cc <quorem+0xa4>
 800a4fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a506:	b922      	cbnz	r2, 800a512 <quorem+0xea>
 800a508:	3b04      	subs	r3, #4
 800a50a:	429d      	cmp	r5, r3
 800a50c:	461a      	mov	r2, r3
 800a50e:	d30b      	bcc.n	800a528 <quorem+0x100>
 800a510:	613c      	str	r4, [r7, #16]
 800a512:	3601      	adds	r6, #1
 800a514:	4630      	mov	r0, r6
 800a516:	b003      	add	sp, #12
 800a518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51c:	6812      	ldr	r2, [r2, #0]
 800a51e:	3b04      	subs	r3, #4
 800a520:	2a00      	cmp	r2, #0
 800a522:	d1cb      	bne.n	800a4bc <quorem+0x94>
 800a524:	3c01      	subs	r4, #1
 800a526:	e7c6      	b.n	800a4b6 <quorem+0x8e>
 800a528:	6812      	ldr	r2, [r2, #0]
 800a52a:	3b04      	subs	r3, #4
 800a52c:	2a00      	cmp	r2, #0
 800a52e:	d1ef      	bne.n	800a510 <quorem+0xe8>
 800a530:	3c01      	subs	r4, #1
 800a532:	e7ea      	b.n	800a50a <quorem+0xe2>
 800a534:	2000      	movs	r0, #0
 800a536:	e7ee      	b.n	800a516 <quorem+0xee>

0800a538 <_dtoa_r>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	69c7      	ldr	r7, [r0, #28]
 800a53e:	b099      	sub	sp, #100	@ 0x64
 800a540:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a544:	ec55 4b10 	vmov	r4, r5, d0
 800a548:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a54a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a54c:	4683      	mov	fp, r0
 800a54e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a550:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a552:	b97f      	cbnz	r7, 800a574 <_dtoa_r+0x3c>
 800a554:	2010      	movs	r0, #16
 800a556:	f001 f937 	bl	800b7c8 <malloc>
 800a55a:	4602      	mov	r2, r0
 800a55c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a560:	b920      	cbnz	r0, 800a56c <_dtoa_r+0x34>
 800a562:	4ba7      	ldr	r3, [pc, #668]	@ (800a800 <_dtoa_r+0x2c8>)
 800a564:	21ef      	movs	r1, #239	@ 0xef
 800a566:	48a7      	ldr	r0, [pc, #668]	@ (800a804 <_dtoa_r+0x2cc>)
 800a568:	f002 f8e2 	bl	800c730 <__assert_func>
 800a56c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a570:	6007      	str	r7, [r0, #0]
 800a572:	60c7      	str	r7, [r0, #12]
 800a574:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a578:	6819      	ldr	r1, [r3, #0]
 800a57a:	b159      	cbz	r1, 800a594 <_dtoa_r+0x5c>
 800a57c:	685a      	ldr	r2, [r3, #4]
 800a57e:	604a      	str	r2, [r1, #4]
 800a580:	2301      	movs	r3, #1
 800a582:	4093      	lsls	r3, r2
 800a584:	608b      	str	r3, [r1, #8]
 800a586:	4658      	mov	r0, fp
 800a588:	f001 fa26 	bl	800b9d8 <_Bfree>
 800a58c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a590:	2200      	movs	r2, #0
 800a592:	601a      	str	r2, [r3, #0]
 800a594:	1e2b      	subs	r3, r5, #0
 800a596:	bfb9      	ittee	lt
 800a598:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a59c:	9303      	strlt	r3, [sp, #12]
 800a59e:	2300      	movge	r3, #0
 800a5a0:	6033      	strge	r3, [r6, #0]
 800a5a2:	9f03      	ldr	r7, [sp, #12]
 800a5a4:	4b98      	ldr	r3, [pc, #608]	@ (800a808 <_dtoa_r+0x2d0>)
 800a5a6:	bfbc      	itt	lt
 800a5a8:	2201      	movlt	r2, #1
 800a5aa:	6032      	strlt	r2, [r6, #0]
 800a5ac:	43bb      	bics	r3, r7
 800a5ae:	d112      	bne.n	800a5d6 <_dtoa_r+0x9e>
 800a5b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a5b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a5b6:	6013      	str	r3, [r2, #0]
 800a5b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5bc:	4323      	orrs	r3, r4
 800a5be:	f000 854d 	beq.w	800b05c <_dtoa_r+0xb24>
 800a5c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a81c <_dtoa_r+0x2e4>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 854f 	beq.w	800b06c <_dtoa_r+0xb34>
 800a5ce:	f10a 0303 	add.w	r3, sl, #3
 800a5d2:	f000 bd49 	b.w	800b068 <_dtoa_r+0xb30>
 800a5d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	ec51 0b17 	vmov	r0, r1, d7
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a5e6:	f7f6 fa8f 	bl	8000b08 <__aeabi_dcmpeq>
 800a5ea:	4680      	mov	r8, r0
 800a5ec:	b158      	cbz	r0, 800a606 <_dtoa_r+0xce>
 800a5ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	6013      	str	r3, [r2, #0]
 800a5f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5f6:	b113      	cbz	r3, 800a5fe <_dtoa_r+0xc6>
 800a5f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a5fa:	4b84      	ldr	r3, [pc, #528]	@ (800a80c <_dtoa_r+0x2d4>)
 800a5fc:	6013      	str	r3, [r2, #0]
 800a5fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a820 <_dtoa_r+0x2e8>
 800a602:	f000 bd33 	b.w	800b06c <_dtoa_r+0xb34>
 800a606:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a60a:	aa16      	add	r2, sp, #88	@ 0x58
 800a60c:	a917      	add	r1, sp, #92	@ 0x5c
 800a60e:	4658      	mov	r0, fp
 800a610:	f001 fd86 	bl	800c120 <__d2b>
 800a614:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a618:	4681      	mov	r9, r0
 800a61a:	2e00      	cmp	r6, #0
 800a61c:	d077      	beq.n	800a70e <_dtoa_r+0x1d6>
 800a61e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a620:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a62c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a630:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a634:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a638:	4619      	mov	r1, r3
 800a63a:	2200      	movs	r2, #0
 800a63c:	4b74      	ldr	r3, [pc, #464]	@ (800a810 <_dtoa_r+0x2d8>)
 800a63e:	f7f5 fe43 	bl	80002c8 <__aeabi_dsub>
 800a642:	a369      	add	r3, pc, #420	@ (adr r3, 800a7e8 <_dtoa_r+0x2b0>)
 800a644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a648:	f7f5 fff6 	bl	8000638 <__aeabi_dmul>
 800a64c:	a368      	add	r3, pc, #416	@ (adr r3, 800a7f0 <_dtoa_r+0x2b8>)
 800a64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a652:	f7f5 fe3b 	bl	80002cc <__adddf3>
 800a656:	4604      	mov	r4, r0
 800a658:	4630      	mov	r0, r6
 800a65a:	460d      	mov	r5, r1
 800a65c:	f7f5 ff82 	bl	8000564 <__aeabi_i2d>
 800a660:	a365      	add	r3, pc, #404	@ (adr r3, 800a7f8 <_dtoa_r+0x2c0>)
 800a662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a666:	f7f5 ffe7 	bl	8000638 <__aeabi_dmul>
 800a66a:	4602      	mov	r2, r0
 800a66c:	460b      	mov	r3, r1
 800a66e:	4620      	mov	r0, r4
 800a670:	4629      	mov	r1, r5
 800a672:	f7f5 fe2b 	bl	80002cc <__adddf3>
 800a676:	4604      	mov	r4, r0
 800a678:	460d      	mov	r5, r1
 800a67a:	f7f6 fa8d 	bl	8000b98 <__aeabi_d2iz>
 800a67e:	2200      	movs	r2, #0
 800a680:	4607      	mov	r7, r0
 800a682:	2300      	movs	r3, #0
 800a684:	4620      	mov	r0, r4
 800a686:	4629      	mov	r1, r5
 800a688:	f7f6 fa48 	bl	8000b1c <__aeabi_dcmplt>
 800a68c:	b140      	cbz	r0, 800a6a0 <_dtoa_r+0x168>
 800a68e:	4638      	mov	r0, r7
 800a690:	f7f5 ff68 	bl	8000564 <__aeabi_i2d>
 800a694:	4622      	mov	r2, r4
 800a696:	462b      	mov	r3, r5
 800a698:	f7f6 fa36 	bl	8000b08 <__aeabi_dcmpeq>
 800a69c:	b900      	cbnz	r0, 800a6a0 <_dtoa_r+0x168>
 800a69e:	3f01      	subs	r7, #1
 800a6a0:	2f16      	cmp	r7, #22
 800a6a2:	d851      	bhi.n	800a748 <_dtoa_r+0x210>
 800a6a4:	4b5b      	ldr	r3, [pc, #364]	@ (800a814 <_dtoa_r+0x2dc>)
 800a6a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6b2:	f7f6 fa33 	bl	8000b1c <__aeabi_dcmplt>
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	d048      	beq.n	800a74c <_dtoa_r+0x214>
 800a6ba:	3f01      	subs	r7, #1
 800a6bc:	2300      	movs	r3, #0
 800a6be:	9312      	str	r3, [sp, #72]	@ 0x48
 800a6c0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a6c2:	1b9b      	subs	r3, r3, r6
 800a6c4:	1e5a      	subs	r2, r3, #1
 800a6c6:	bf44      	itt	mi
 800a6c8:	f1c3 0801 	rsbmi	r8, r3, #1
 800a6cc:	2300      	movmi	r3, #0
 800a6ce:	9208      	str	r2, [sp, #32]
 800a6d0:	bf54      	ite	pl
 800a6d2:	f04f 0800 	movpl.w	r8, #0
 800a6d6:	9308      	strmi	r3, [sp, #32]
 800a6d8:	2f00      	cmp	r7, #0
 800a6da:	db39      	blt.n	800a750 <_dtoa_r+0x218>
 800a6dc:	9b08      	ldr	r3, [sp, #32]
 800a6de:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a6e0:	443b      	add	r3, r7
 800a6e2:	9308      	str	r3, [sp, #32]
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ea:	2b09      	cmp	r3, #9
 800a6ec:	d864      	bhi.n	800a7b8 <_dtoa_r+0x280>
 800a6ee:	2b05      	cmp	r3, #5
 800a6f0:	bfc4      	itt	gt
 800a6f2:	3b04      	subgt	r3, #4
 800a6f4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a6f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6f8:	f1a3 0302 	sub.w	r3, r3, #2
 800a6fc:	bfcc      	ite	gt
 800a6fe:	2400      	movgt	r4, #0
 800a700:	2401      	movle	r4, #1
 800a702:	2b03      	cmp	r3, #3
 800a704:	d863      	bhi.n	800a7ce <_dtoa_r+0x296>
 800a706:	e8df f003 	tbb	[pc, r3]
 800a70a:	372a      	.short	0x372a
 800a70c:	5535      	.short	0x5535
 800a70e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a712:	441e      	add	r6, r3
 800a714:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a718:	2b20      	cmp	r3, #32
 800a71a:	bfc1      	itttt	gt
 800a71c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a720:	409f      	lslgt	r7, r3
 800a722:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a726:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a72a:	bfd6      	itet	le
 800a72c:	f1c3 0320 	rsble	r3, r3, #32
 800a730:	ea47 0003 	orrgt.w	r0, r7, r3
 800a734:	fa04 f003 	lslle.w	r0, r4, r3
 800a738:	f7f5 ff04 	bl	8000544 <__aeabi_ui2d>
 800a73c:	2201      	movs	r2, #1
 800a73e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a742:	3e01      	subs	r6, #1
 800a744:	9214      	str	r2, [sp, #80]	@ 0x50
 800a746:	e777      	b.n	800a638 <_dtoa_r+0x100>
 800a748:	2301      	movs	r3, #1
 800a74a:	e7b8      	b.n	800a6be <_dtoa_r+0x186>
 800a74c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a74e:	e7b7      	b.n	800a6c0 <_dtoa_r+0x188>
 800a750:	427b      	negs	r3, r7
 800a752:	930a      	str	r3, [sp, #40]	@ 0x28
 800a754:	2300      	movs	r3, #0
 800a756:	eba8 0807 	sub.w	r8, r8, r7
 800a75a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a75c:	e7c4      	b.n	800a6e8 <_dtoa_r+0x1b0>
 800a75e:	2300      	movs	r3, #0
 800a760:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a762:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a764:	2b00      	cmp	r3, #0
 800a766:	dc35      	bgt.n	800a7d4 <_dtoa_r+0x29c>
 800a768:	2301      	movs	r3, #1
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	9307      	str	r3, [sp, #28]
 800a76e:	461a      	mov	r2, r3
 800a770:	920e      	str	r2, [sp, #56]	@ 0x38
 800a772:	e00b      	b.n	800a78c <_dtoa_r+0x254>
 800a774:	2301      	movs	r3, #1
 800a776:	e7f3      	b.n	800a760 <_dtoa_r+0x228>
 800a778:	2300      	movs	r3, #0
 800a77a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a77c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a77e:	18fb      	adds	r3, r7, r3
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	3301      	adds	r3, #1
 800a784:	2b01      	cmp	r3, #1
 800a786:	9307      	str	r3, [sp, #28]
 800a788:	bfb8      	it	lt
 800a78a:	2301      	movlt	r3, #1
 800a78c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a790:	2100      	movs	r1, #0
 800a792:	2204      	movs	r2, #4
 800a794:	f102 0514 	add.w	r5, r2, #20
 800a798:	429d      	cmp	r5, r3
 800a79a:	d91f      	bls.n	800a7dc <_dtoa_r+0x2a4>
 800a79c:	6041      	str	r1, [r0, #4]
 800a79e:	4658      	mov	r0, fp
 800a7a0:	f001 f8da 	bl	800b958 <_Balloc>
 800a7a4:	4682      	mov	sl, r0
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	d13c      	bne.n	800a824 <_dtoa_r+0x2ec>
 800a7aa:	4b1b      	ldr	r3, [pc, #108]	@ (800a818 <_dtoa_r+0x2e0>)
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	f240 11af 	movw	r1, #431	@ 0x1af
 800a7b2:	e6d8      	b.n	800a566 <_dtoa_r+0x2e>
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e7e0      	b.n	800a77a <_dtoa_r+0x242>
 800a7b8:	2401      	movs	r4, #1
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7be:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7c0:	f04f 33ff 	mov.w	r3, #4294967295
 800a7c4:	9300      	str	r3, [sp, #0]
 800a7c6:	9307      	str	r3, [sp, #28]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	2312      	movs	r3, #18
 800a7cc:	e7d0      	b.n	800a770 <_dtoa_r+0x238>
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7d2:	e7f5      	b.n	800a7c0 <_dtoa_r+0x288>
 800a7d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7d6:	9300      	str	r3, [sp, #0]
 800a7d8:	9307      	str	r3, [sp, #28]
 800a7da:	e7d7      	b.n	800a78c <_dtoa_r+0x254>
 800a7dc:	3101      	adds	r1, #1
 800a7de:	0052      	lsls	r2, r2, #1
 800a7e0:	e7d8      	b.n	800a794 <_dtoa_r+0x25c>
 800a7e2:	bf00      	nop
 800a7e4:	f3af 8000 	nop.w
 800a7e8:	636f4361 	.word	0x636f4361
 800a7ec:	3fd287a7 	.word	0x3fd287a7
 800a7f0:	8b60c8b3 	.word	0x8b60c8b3
 800a7f4:	3fc68a28 	.word	0x3fc68a28
 800a7f8:	509f79fb 	.word	0x509f79fb
 800a7fc:	3fd34413 	.word	0x3fd34413
 800a800:	0800df0a 	.word	0x0800df0a
 800a804:	0800df21 	.word	0x0800df21
 800a808:	7ff00000 	.word	0x7ff00000
 800a80c:	0800ded2 	.word	0x0800ded2
 800a810:	3ff80000 	.word	0x3ff80000
 800a814:	0800e078 	.word	0x0800e078
 800a818:	0800df79 	.word	0x0800df79
 800a81c:	0800df06 	.word	0x0800df06
 800a820:	0800ded1 	.word	0x0800ded1
 800a824:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a828:	6018      	str	r0, [r3, #0]
 800a82a:	9b07      	ldr	r3, [sp, #28]
 800a82c:	2b0e      	cmp	r3, #14
 800a82e:	f200 80a4 	bhi.w	800a97a <_dtoa_r+0x442>
 800a832:	2c00      	cmp	r4, #0
 800a834:	f000 80a1 	beq.w	800a97a <_dtoa_r+0x442>
 800a838:	2f00      	cmp	r7, #0
 800a83a:	dd33      	ble.n	800a8a4 <_dtoa_r+0x36c>
 800a83c:	4bad      	ldr	r3, [pc, #692]	@ (800aaf4 <_dtoa_r+0x5bc>)
 800a83e:	f007 020f 	and.w	r2, r7, #15
 800a842:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a846:	ed93 7b00 	vldr	d7, [r3]
 800a84a:	05f8      	lsls	r0, r7, #23
 800a84c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a850:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a854:	d516      	bpl.n	800a884 <_dtoa_r+0x34c>
 800a856:	4ba8      	ldr	r3, [pc, #672]	@ (800aaf8 <_dtoa_r+0x5c0>)
 800a858:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a85c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a860:	f7f6 f814 	bl	800088c <__aeabi_ddiv>
 800a864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a868:	f004 040f 	and.w	r4, r4, #15
 800a86c:	2603      	movs	r6, #3
 800a86e:	4da2      	ldr	r5, [pc, #648]	@ (800aaf8 <_dtoa_r+0x5c0>)
 800a870:	b954      	cbnz	r4, 800a888 <_dtoa_r+0x350>
 800a872:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a876:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a87a:	f7f6 f807 	bl	800088c <__aeabi_ddiv>
 800a87e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a882:	e028      	b.n	800a8d6 <_dtoa_r+0x39e>
 800a884:	2602      	movs	r6, #2
 800a886:	e7f2      	b.n	800a86e <_dtoa_r+0x336>
 800a888:	07e1      	lsls	r1, r4, #31
 800a88a:	d508      	bpl.n	800a89e <_dtoa_r+0x366>
 800a88c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a890:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a894:	f7f5 fed0 	bl	8000638 <__aeabi_dmul>
 800a898:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a89c:	3601      	adds	r6, #1
 800a89e:	1064      	asrs	r4, r4, #1
 800a8a0:	3508      	adds	r5, #8
 800a8a2:	e7e5      	b.n	800a870 <_dtoa_r+0x338>
 800a8a4:	f000 80d2 	beq.w	800aa4c <_dtoa_r+0x514>
 800a8a8:	427c      	negs	r4, r7
 800a8aa:	4b92      	ldr	r3, [pc, #584]	@ (800aaf4 <_dtoa_r+0x5bc>)
 800a8ac:	4d92      	ldr	r5, [pc, #584]	@ (800aaf8 <_dtoa_r+0x5c0>)
 800a8ae:	f004 020f 	and.w	r2, r4, #15
 800a8b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8be:	f7f5 febb 	bl	8000638 <__aeabi_dmul>
 800a8c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c6:	1124      	asrs	r4, r4, #4
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	2602      	movs	r6, #2
 800a8cc:	2c00      	cmp	r4, #0
 800a8ce:	f040 80b2 	bne.w	800aa36 <_dtoa_r+0x4fe>
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1d3      	bne.n	800a87e <_dtoa_r+0x346>
 800a8d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a8d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	f000 80b7 	beq.w	800aa50 <_dtoa_r+0x518>
 800a8e2:	4b86      	ldr	r3, [pc, #536]	@ (800aafc <_dtoa_r+0x5c4>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	f7f6 f917 	bl	8000b1c <__aeabi_dcmplt>
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	f000 80ae 	beq.w	800aa50 <_dtoa_r+0x518>
 800a8f4:	9b07      	ldr	r3, [sp, #28]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	f000 80aa 	beq.w	800aa50 <_dtoa_r+0x518>
 800a8fc:	9b00      	ldr	r3, [sp, #0]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	dd37      	ble.n	800a972 <_dtoa_r+0x43a>
 800a902:	1e7b      	subs	r3, r7, #1
 800a904:	9304      	str	r3, [sp, #16]
 800a906:	4620      	mov	r0, r4
 800a908:	4b7d      	ldr	r3, [pc, #500]	@ (800ab00 <_dtoa_r+0x5c8>)
 800a90a:	2200      	movs	r2, #0
 800a90c:	4629      	mov	r1, r5
 800a90e:	f7f5 fe93 	bl	8000638 <__aeabi_dmul>
 800a912:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a916:	9c00      	ldr	r4, [sp, #0]
 800a918:	3601      	adds	r6, #1
 800a91a:	4630      	mov	r0, r6
 800a91c:	f7f5 fe22 	bl	8000564 <__aeabi_i2d>
 800a920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a924:	f7f5 fe88 	bl	8000638 <__aeabi_dmul>
 800a928:	4b76      	ldr	r3, [pc, #472]	@ (800ab04 <_dtoa_r+0x5cc>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	f7f5 fcce 	bl	80002cc <__adddf3>
 800a930:	4605      	mov	r5, r0
 800a932:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a936:	2c00      	cmp	r4, #0
 800a938:	f040 808d 	bne.w	800aa56 <_dtoa_r+0x51e>
 800a93c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a940:	4b71      	ldr	r3, [pc, #452]	@ (800ab08 <_dtoa_r+0x5d0>)
 800a942:	2200      	movs	r2, #0
 800a944:	f7f5 fcc0 	bl	80002c8 <__aeabi_dsub>
 800a948:	4602      	mov	r2, r0
 800a94a:	460b      	mov	r3, r1
 800a94c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a950:	462a      	mov	r2, r5
 800a952:	4633      	mov	r3, r6
 800a954:	f7f6 f900 	bl	8000b58 <__aeabi_dcmpgt>
 800a958:	2800      	cmp	r0, #0
 800a95a:	f040 828b 	bne.w	800ae74 <_dtoa_r+0x93c>
 800a95e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a962:	462a      	mov	r2, r5
 800a964:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a968:	f7f6 f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800a96c:	2800      	cmp	r0, #0
 800a96e:	f040 8128 	bne.w	800abc2 <_dtoa_r+0x68a>
 800a972:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a976:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a97a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f2c0 815a 	blt.w	800ac36 <_dtoa_r+0x6fe>
 800a982:	2f0e      	cmp	r7, #14
 800a984:	f300 8157 	bgt.w	800ac36 <_dtoa_r+0x6fe>
 800a988:	4b5a      	ldr	r3, [pc, #360]	@ (800aaf4 <_dtoa_r+0x5bc>)
 800a98a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a98e:	ed93 7b00 	vldr	d7, [r3]
 800a992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a994:	2b00      	cmp	r3, #0
 800a996:	ed8d 7b00 	vstr	d7, [sp]
 800a99a:	da03      	bge.n	800a9a4 <_dtoa_r+0x46c>
 800a99c:	9b07      	ldr	r3, [sp, #28]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	f340 8101 	ble.w	800aba6 <_dtoa_r+0x66e>
 800a9a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a9a8:	4656      	mov	r6, sl
 800a9aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	4629      	mov	r1, r5
 800a9b2:	f7f5 ff6b 	bl	800088c <__aeabi_ddiv>
 800a9b6:	f7f6 f8ef 	bl	8000b98 <__aeabi_d2iz>
 800a9ba:	4680      	mov	r8, r0
 800a9bc:	f7f5 fdd2 	bl	8000564 <__aeabi_i2d>
 800a9c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9c4:	f7f5 fe38 	bl	8000638 <__aeabi_dmul>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	4629      	mov	r1, r5
 800a9d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a9d4:	f7f5 fc78 	bl	80002c8 <__aeabi_dsub>
 800a9d8:	f806 4b01 	strb.w	r4, [r6], #1
 800a9dc:	9d07      	ldr	r5, [sp, #28]
 800a9de:	eba6 040a 	sub.w	r4, r6, sl
 800a9e2:	42a5      	cmp	r5, r4
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	f040 8117 	bne.w	800ac1a <_dtoa_r+0x6e2>
 800a9ec:	f7f5 fc6e 	bl	80002cc <__adddf3>
 800a9f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	460d      	mov	r5, r1
 800a9f8:	f7f6 f8ae 	bl	8000b58 <__aeabi_dcmpgt>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	f040 80f9 	bne.w	800abf4 <_dtoa_r+0x6bc>
 800aa02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa06:	4620      	mov	r0, r4
 800aa08:	4629      	mov	r1, r5
 800aa0a:	f7f6 f87d 	bl	8000b08 <__aeabi_dcmpeq>
 800aa0e:	b118      	cbz	r0, 800aa18 <_dtoa_r+0x4e0>
 800aa10:	f018 0f01 	tst.w	r8, #1
 800aa14:	f040 80ee 	bne.w	800abf4 <_dtoa_r+0x6bc>
 800aa18:	4649      	mov	r1, r9
 800aa1a:	4658      	mov	r0, fp
 800aa1c:	f000 ffdc 	bl	800b9d8 <_Bfree>
 800aa20:	2300      	movs	r3, #0
 800aa22:	7033      	strb	r3, [r6, #0]
 800aa24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aa26:	3701      	adds	r7, #1
 800aa28:	601f      	str	r7, [r3, #0]
 800aa2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 831d 	beq.w	800b06c <_dtoa_r+0xb34>
 800aa32:	601e      	str	r6, [r3, #0]
 800aa34:	e31a      	b.n	800b06c <_dtoa_r+0xb34>
 800aa36:	07e2      	lsls	r2, r4, #31
 800aa38:	d505      	bpl.n	800aa46 <_dtoa_r+0x50e>
 800aa3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa3e:	f7f5 fdfb 	bl	8000638 <__aeabi_dmul>
 800aa42:	3601      	adds	r6, #1
 800aa44:	2301      	movs	r3, #1
 800aa46:	1064      	asrs	r4, r4, #1
 800aa48:	3508      	adds	r5, #8
 800aa4a:	e73f      	b.n	800a8cc <_dtoa_r+0x394>
 800aa4c:	2602      	movs	r6, #2
 800aa4e:	e742      	b.n	800a8d6 <_dtoa_r+0x39e>
 800aa50:	9c07      	ldr	r4, [sp, #28]
 800aa52:	9704      	str	r7, [sp, #16]
 800aa54:	e761      	b.n	800a91a <_dtoa_r+0x3e2>
 800aa56:	4b27      	ldr	r3, [pc, #156]	@ (800aaf4 <_dtoa_r+0x5bc>)
 800aa58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa62:	4454      	add	r4, sl
 800aa64:	2900      	cmp	r1, #0
 800aa66:	d053      	beq.n	800ab10 <_dtoa_r+0x5d8>
 800aa68:	4928      	ldr	r1, [pc, #160]	@ (800ab0c <_dtoa_r+0x5d4>)
 800aa6a:	2000      	movs	r0, #0
 800aa6c:	f7f5 ff0e 	bl	800088c <__aeabi_ddiv>
 800aa70:	4633      	mov	r3, r6
 800aa72:	462a      	mov	r2, r5
 800aa74:	f7f5 fc28 	bl	80002c8 <__aeabi_dsub>
 800aa78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aa7c:	4656      	mov	r6, sl
 800aa7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa82:	f7f6 f889 	bl	8000b98 <__aeabi_d2iz>
 800aa86:	4605      	mov	r5, r0
 800aa88:	f7f5 fd6c 	bl	8000564 <__aeabi_i2d>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	460b      	mov	r3, r1
 800aa90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa94:	f7f5 fc18 	bl	80002c8 <__aeabi_dsub>
 800aa98:	3530      	adds	r5, #48	@ 0x30
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aaa2:	f806 5b01 	strb.w	r5, [r6], #1
 800aaa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aaaa:	f7f6 f837 	bl	8000b1c <__aeabi_dcmplt>
 800aaae:	2800      	cmp	r0, #0
 800aab0:	d171      	bne.n	800ab96 <_dtoa_r+0x65e>
 800aab2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aab6:	4911      	ldr	r1, [pc, #68]	@ (800aafc <_dtoa_r+0x5c4>)
 800aab8:	2000      	movs	r0, #0
 800aaba:	f7f5 fc05 	bl	80002c8 <__aeabi_dsub>
 800aabe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aac2:	f7f6 f82b 	bl	8000b1c <__aeabi_dcmplt>
 800aac6:	2800      	cmp	r0, #0
 800aac8:	f040 8095 	bne.w	800abf6 <_dtoa_r+0x6be>
 800aacc:	42a6      	cmp	r6, r4
 800aace:	f43f af50 	beq.w	800a972 <_dtoa_r+0x43a>
 800aad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aad6:	4b0a      	ldr	r3, [pc, #40]	@ (800ab00 <_dtoa_r+0x5c8>)
 800aad8:	2200      	movs	r2, #0
 800aada:	f7f5 fdad 	bl	8000638 <__aeabi_dmul>
 800aade:	4b08      	ldr	r3, [pc, #32]	@ (800ab00 <_dtoa_r+0x5c8>)
 800aae0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aae4:	2200      	movs	r2, #0
 800aae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aaea:	f7f5 fda5 	bl	8000638 <__aeabi_dmul>
 800aaee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aaf2:	e7c4      	b.n	800aa7e <_dtoa_r+0x546>
 800aaf4:	0800e078 	.word	0x0800e078
 800aaf8:	0800e050 	.word	0x0800e050
 800aafc:	3ff00000 	.word	0x3ff00000
 800ab00:	40240000 	.word	0x40240000
 800ab04:	401c0000 	.word	0x401c0000
 800ab08:	40140000 	.word	0x40140000
 800ab0c:	3fe00000 	.word	0x3fe00000
 800ab10:	4631      	mov	r1, r6
 800ab12:	4628      	mov	r0, r5
 800ab14:	f7f5 fd90 	bl	8000638 <__aeabi_dmul>
 800ab18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab1c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ab1e:	4656      	mov	r6, sl
 800ab20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab24:	f7f6 f838 	bl	8000b98 <__aeabi_d2iz>
 800ab28:	4605      	mov	r5, r0
 800ab2a:	f7f5 fd1b 	bl	8000564 <__aeabi_i2d>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	460b      	mov	r3, r1
 800ab32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab36:	f7f5 fbc7 	bl	80002c8 <__aeabi_dsub>
 800ab3a:	3530      	adds	r5, #48	@ 0x30
 800ab3c:	f806 5b01 	strb.w	r5, [r6], #1
 800ab40:	4602      	mov	r2, r0
 800ab42:	460b      	mov	r3, r1
 800ab44:	42a6      	cmp	r6, r4
 800ab46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab4a:	f04f 0200 	mov.w	r2, #0
 800ab4e:	d124      	bne.n	800ab9a <_dtoa_r+0x662>
 800ab50:	4bac      	ldr	r3, [pc, #688]	@ (800ae04 <_dtoa_r+0x8cc>)
 800ab52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ab56:	f7f5 fbb9 	bl	80002cc <__adddf3>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab62:	f7f5 fff9 	bl	8000b58 <__aeabi_dcmpgt>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d145      	bne.n	800abf6 <_dtoa_r+0x6be>
 800ab6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ab6e:	49a5      	ldr	r1, [pc, #660]	@ (800ae04 <_dtoa_r+0x8cc>)
 800ab70:	2000      	movs	r0, #0
 800ab72:	f7f5 fba9 	bl	80002c8 <__aeabi_dsub>
 800ab76:	4602      	mov	r2, r0
 800ab78:	460b      	mov	r3, r1
 800ab7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab7e:	f7f5 ffcd 	bl	8000b1c <__aeabi_dcmplt>
 800ab82:	2800      	cmp	r0, #0
 800ab84:	f43f aef5 	beq.w	800a972 <_dtoa_r+0x43a>
 800ab88:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ab8a:	1e73      	subs	r3, r6, #1
 800ab8c:	9315      	str	r3, [sp, #84]	@ 0x54
 800ab8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab92:	2b30      	cmp	r3, #48	@ 0x30
 800ab94:	d0f8      	beq.n	800ab88 <_dtoa_r+0x650>
 800ab96:	9f04      	ldr	r7, [sp, #16]
 800ab98:	e73e      	b.n	800aa18 <_dtoa_r+0x4e0>
 800ab9a:	4b9b      	ldr	r3, [pc, #620]	@ (800ae08 <_dtoa_r+0x8d0>)
 800ab9c:	f7f5 fd4c 	bl	8000638 <__aeabi_dmul>
 800aba0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aba4:	e7bc      	b.n	800ab20 <_dtoa_r+0x5e8>
 800aba6:	d10c      	bne.n	800abc2 <_dtoa_r+0x68a>
 800aba8:	4b98      	ldr	r3, [pc, #608]	@ (800ae0c <_dtoa_r+0x8d4>)
 800abaa:	2200      	movs	r2, #0
 800abac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abb0:	f7f5 fd42 	bl	8000638 <__aeabi_dmul>
 800abb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abb8:	f7f5 ffc4 	bl	8000b44 <__aeabi_dcmpge>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	f000 8157 	beq.w	800ae70 <_dtoa_r+0x938>
 800abc2:	2400      	movs	r4, #0
 800abc4:	4625      	mov	r5, r4
 800abc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abc8:	43db      	mvns	r3, r3
 800abca:	9304      	str	r3, [sp, #16]
 800abcc:	4656      	mov	r6, sl
 800abce:	2700      	movs	r7, #0
 800abd0:	4621      	mov	r1, r4
 800abd2:	4658      	mov	r0, fp
 800abd4:	f000 ff00 	bl	800b9d8 <_Bfree>
 800abd8:	2d00      	cmp	r5, #0
 800abda:	d0dc      	beq.n	800ab96 <_dtoa_r+0x65e>
 800abdc:	b12f      	cbz	r7, 800abea <_dtoa_r+0x6b2>
 800abde:	42af      	cmp	r7, r5
 800abe0:	d003      	beq.n	800abea <_dtoa_r+0x6b2>
 800abe2:	4639      	mov	r1, r7
 800abe4:	4658      	mov	r0, fp
 800abe6:	f000 fef7 	bl	800b9d8 <_Bfree>
 800abea:	4629      	mov	r1, r5
 800abec:	4658      	mov	r0, fp
 800abee:	f000 fef3 	bl	800b9d8 <_Bfree>
 800abf2:	e7d0      	b.n	800ab96 <_dtoa_r+0x65e>
 800abf4:	9704      	str	r7, [sp, #16]
 800abf6:	4633      	mov	r3, r6
 800abf8:	461e      	mov	r6, r3
 800abfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abfe:	2a39      	cmp	r2, #57	@ 0x39
 800ac00:	d107      	bne.n	800ac12 <_dtoa_r+0x6da>
 800ac02:	459a      	cmp	sl, r3
 800ac04:	d1f8      	bne.n	800abf8 <_dtoa_r+0x6c0>
 800ac06:	9a04      	ldr	r2, [sp, #16]
 800ac08:	3201      	adds	r2, #1
 800ac0a:	9204      	str	r2, [sp, #16]
 800ac0c:	2230      	movs	r2, #48	@ 0x30
 800ac0e:	f88a 2000 	strb.w	r2, [sl]
 800ac12:	781a      	ldrb	r2, [r3, #0]
 800ac14:	3201      	adds	r2, #1
 800ac16:	701a      	strb	r2, [r3, #0]
 800ac18:	e7bd      	b.n	800ab96 <_dtoa_r+0x65e>
 800ac1a:	4b7b      	ldr	r3, [pc, #492]	@ (800ae08 <_dtoa_r+0x8d0>)
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f7f5 fd0b 	bl	8000638 <__aeabi_dmul>
 800ac22:	2200      	movs	r2, #0
 800ac24:	2300      	movs	r3, #0
 800ac26:	4604      	mov	r4, r0
 800ac28:	460d      	mov	r5, r1
 800ac2a:	f7f5 ff6d 	bl	8000b08 <__aeabi_dcmpeq>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	f43f aebb 	beq.w	800a9aa <_dtoa_r+0x472>
 800ac34:	e6f0      	b.n	800aa18 <_dtoa_r+0x4e0>
 800ac36:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ac38:	2a00      	cmp	r2, #0
 800ac3a:	f000 80db 	beq.w	800adf4 <_dtoa_r+0x8bc>
 800ac3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac40:	2a01      	cmp	r2, #1
 800ac42:	f300 80bf 	bgt.w	800adc4 <_dtoa_r+0x88c>
 800ac46:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ac48:	2a00      	cmp	r2, #0
 800ac4a:	f000 80b7 	beq.w	800adbc <_dtoa_r+0x884>
 800ac4e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac52:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ac54:	4646      	mov	r6, r8
 800ac56:	9a08      	ldr	r2, [sp, #32]
 800ac58:	2101      	movs	r1, #1
 800ac5a:	441a      	add	r2, r3
 800ac5c:	4658      	mov	r0, fp
 800ac5e:	4498      	add	r8, r3
 800ac60:	9208      	str	r2, [sp, #32]
 800ac62:	f000 ffb7 	bl	800bbd4 <__i2b>
 800ac66:	4605      	mov	r5, r0
 800ac68:	b15e      	cbz	r6, 800ac82 <_dtoa_r+0x74a>
 800ac6a:	9b08      	ldr	r3, [sp, #32]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	dd08      	ble.n	800ac82 <_dtoa_r+0x74a>
 800ac70:	42b3      	cmp	r3, r6
 800ac72:	9a08      	ldr	r2, [sp, #32]
 800ac74:	bfa8      	it	ge
 800ac76:	4633      	movge	r3, r6
 800ac78:	eba8 0803 	sub.w	r8, r8, r3
 800ac7c:	1af6      	subs	r6, r6, r3
 800ac7e:	1ad3      	subs	r3, r2, r3
 800ac80:	9308      	str	r3, [sp, #32]
 800ac82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac84:	b1f3      	cbz	r3, 800acc4 <_dtoa_r+0x78c>
 800ac86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 80b7 	beq.w	800adfc <_dtoa_r+0x8c4>
 800ac8e:	b18c      	cbz	r4, 800acb4 <_dtoa_r+0x77c>
 800ac90:	4629      	mov	r1, r5
 800ac92:	4622      	mov	r2, r4
 800ac94:	4658      	mov	r0, fp
 800ac96:	f001 f85d 	bl	800bd54 <__pow5mult>
 800ac9a:	464a      	mov	r2, r9
 800ac9c:	4601      	mov	r1, r0
 800ac9e:	4605      	mov	r5, r0
 800aca0:	4658      	mov	r0, fp
 800aca2:	f000 ffad 	bl	800bc00 <__multiply>
 800aca6:	4649      	mov	r1, r9
 800aca8:	9004      	str	r0, [sp, #16]
 800acaa:	4658      	mov	r0, fp
 800acac:	f000 fe94 	bl	800b9d8 <_Bfree>
 800acb0:	9b04      	ldr	r3, [sp, #16]
 800acb2:	4699      	mov	r9, r3
 800acb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acb6:	1b1a      	subs	r2, r3, r4
 800acb8:	d004      	beq.n	800acc4 <_dtoa_r+0x78c>
 800acba:	4649      	mov	r1, r9
 800acbc:	4658      	mov	r0, fp
 800acbe:	f001 f849 	bl	800bd54 <__pow5mult>
 800acc2:	4681      	mov	r9, r0
 800acc4:	2101      	movs	r1, #1
 800acc6:	4658      	mov	r0, fp
 800acc8:	f000 ff84 	bl	800bbd4 <__i2b>
 800accc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acce:	4604      	mov	r4, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f000 81cf 	beq.w	800b074 <_dtoa_r+0xb3c>
 800acd6:	461a      	mov	r2, r3
 800acd8:	4601      	mov	r1, r0
 800acda:	4658      	mov	r0, fp
 800acdc:	f001 f83a 	bl	800bd54 <__pow5mult>
 800ace0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	4604      	mov	r4, r0
 800ace6:	f300 8095 	bgt.w	800ae14 <_dtoa_r+0x8dc>
 800acea:	9b02      	ldr	r3, [sp, #8]
 800acec:	2b00      	cmp	r3, #0
 800acee:	f040 8087 	bne.w	800ae00 <_dtoa_r+0x8c8>
 800acf2:	9b03      	ldr	r3, [sp, #12]
 800acf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	f040 8089 	bne.w	800ae10 <_dtoa_r+0x8d8>
 800acfe:	9b03      	ldr	r3, [sp, #12]
 800ad00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad04:	0d1b      	lsrs	r3, r3, #20
 800ad06:	051b      	lsls	r3, r3, #20
 800ad08:	b12b      	cbz	r3, 800ad16 <_dtoa_r+0x7de>
 800ad0a:	9b08      	ldr	r3, [sp, #32]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	9308      	str	r3, [sp, #32]
 800ad10:	f108 0801 	add.w	r8, r8, #1
 800ad14:	2301      	movs	r3, #1
 800ad16:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f000 81b0 	beq.w	800b080 <_dtoa_r+0xb48>
 800ad20:	6923      	ldr	r3, [r4, #16]
 800ad22:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad26:	6918      	ldr	r0, [r3, #16]
 800ad28:	f000 ff08 	bl	800bb3c <__hi0bits>
 800ad2c:	f1c0 0020 	rsb	r0, r0, #32
 800ad30:	9b08      	ldr	r3, [sp, #32]
 800ad32:	4418      	add	r0, r3
 800ad34:	f010 001f 	ands.w	r0, r0, #31
 800ad38:	d077      	beq.n	800ae2a <_dtoa_r+0x8f2>
 800ad3a:	f1c0 0320 	rsb	r3, r0, #32
 800ad3e:	2b04      	cmp	r3, #4
 800ad40:	dd6b      	ble.n	800ae1a <_dtoa_r+0x8e2>
 800ad42:	9b08      	ldr	r3, [sp, #32]
 800ad44:	f1c0 001c 	rsb	r0, r0, #28
 800ad48:	4403      	add	r3, r0
 800ad4a:	4480      	add	r8, r0
 800ad4c:	4406      	add	r6, r0
 800ad4e:	9308      	str	r3, [sp, #32]
 800ad50:	f1b8 0f00 	cmp.w	r8, #0
 800ad54:	dd05      	ble.n	800ad62 <_dtoa_r+0x82a>
 800ad56:	4649      	mov	r1, r9
 800ad58:	4642      	mov	r2, r8
 800ad5a:	4658      	mov	r0, fp
 800ad5c:	f001 f854 	bl	800be08 <__lshift>
 800ad60:	4681      	mov	r9, r0
 800ad62:	9b08      	ldr	r3, [sp, #32]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	dd05      	ble.n	800ad74 <_dtoa_r+0x83c>
 800ad68:	4621      	mov	r1, r4
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	4658      	mov	r0, fp
 800ad6e:	f001 f84b 	bl	800be08 <__lshift>
 800ad72:	4604      	mov	r4, r0
 800ad74:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d059      	beq.n	800ae2e <_dtoa_r+0x8f6>
 800ad7a:	4621      	mov	r1, r4
 800ad7c:	4648      	mov	r0, r9
 800ad7e:	f001 f8af 	bl	800bee0 <__mcmp>
 800ad82:	2800      	cmp	r0, #0
 800ad84:	da53      	bge.n	800ae2e <_dtoa_r+0x8f6>
 800ad86:	1e7b      	subs	r3, r7, #1
 800ad88:	9304      	str	r3, [sp, #16]
 800ad8a:	4649      	mov	r1, r9
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	220a      	movs	r2, #10
 800ad90:	4658      	mov	r0, fp
 800ad92:	f000 fe43 	bl	800ba1c <__multadd>
 800ad96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad98:	4681      	mov	r9, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	f000 8172 	beq.w	800b084 <_dtoa_r+0xb4c>
 800ada0:	2300      	movs	r3, #0
 800ada2:	4629      	mov	r1, r5
 800ada4:	220a      	movs	r2, #10
 800ada6:	4658      	mov	r0, fp
 800ada8:	f000 fe38 	bl	800ba1c <__multadd>
 800adac:	9b00      	ldr	r3, [sp, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	4605      	mov	r5, r0
 800adb2:	dc67      	bgt.n	800ae84 <_dtoa_r+0x94c>
 800adb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	dc41      	bgt.n	800ae3e <_dtoa_r+0x906>
 800adba:	e063      	b.n	800ae84 <_dtoa_r+0x94c>
 800adbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800adbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800adc2:	e746      	b.n	800ac52 <_dtoa_r+0x71a>
 800adc4:	9b07      	ldr	r3, [sp, #28]
 800adc6:	1e5c      	subs	r4, r3, #1
 800adc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adca:	42a3      	cmp	r3, r4
 800adcc:	bfbf      	itttt	lt
 800adce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800add0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800add2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800add4:	1ae3      	sublt	r3, r4, r3
 800add6:	bfb4      	ite	lt
 800add8:	18d2      	addlt	r2, r2, r3
 800adda:	1b1c      	subge	r4, r3, r4
 800addc:	9b07      	ldr	r3, [sp, #28]
 800adde:	bfbc      	itt	lt
 800ade0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ade2:	2400      	movlt	r4, #0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	bfb5      	itete	lt
 800ade8:	eba8 0603 	sublt.w	r6, r8, r3
 800adec:	9b07      	ldrge	r3, [sp, #28]
 800adee:	2300      	movlt	r3, #0
 800adf0:	4646      	movge	r6, r8
 800adf2:	e730      	b.n	800ac56 <_dtoa_r+0x71e>
 800adf4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800adf6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800adf8:	4646      	mov	r6, r8
 800adfa:	e735      	b.n	800ac68 <_dtoa_r+0x730>
 800adfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800adfe:	e75c      	b.n	800acba <_dtoa_r+0x782>
 800ae00:	2300      	movs	r3, #0
 800ae02:	e788      	b.n	800ad16 <_dtoa_r+0x7de>
 800ae04:	3fe00000 	.word	0x3fe00000
 800ae08:	40240000 	.word	0x40240000
 800ae0c:	40140000 	.word	0x40140000
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	e780      	b.n	800ad16 <_dtoa_r+0x7de>
 800ae14:	2300      	movs	r3, #0
 800ae16:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae18:	e782      	b.n	800ad20 <_dtoa_r+0x7e8>
 800ae1a:	d099      	beq.n	800ad50 <_dtoa_r+0x818>
 800ae1c:	9a08      	ldr	r2, [sp, #32]
 800ae1e:	331c      	adds	r3, #28
 800ae20:	441a      	add	r2, r3
 800ae22:	4498      	add	r8, r3
 800ae24:	441e      	add	r6, r3
 800ae26:	9208      	str	r2, [sp, #32]
 800ae28:	e792      	b.n	800ad50 <_dtoa_r+0x818>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	e7f6      	b.n	800ae1c <_dtoa_r+0x8e4>
 800ae2e:	9b07      	ldr	r3, [sp, #28]
 800ae30:	9704      	str	r7, [sp, #16]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	dc20      	bgt.n	800ae78 <_dtoa_r+0x940>
 800ae36:	9300      	str	r3, [sp, #0]
 800ae38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae3a:	2b02      	cmp	r3, #2
 800ae3c:	dd1e      	ble.n	800ae7c <_dtoa_r+0x944>
 800ae3e:	9b00      	ldr	r3, [sp, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f47f aec0 	bne.w	800abc6 <_dtoa_r+0x68e>
 800ae46:	4621      	mov	r1, r4
 800ae48:	2205      	movs	r2, #5
 800ae4a:	4658      	mov	r0, fp
 800ae4c:	f000 fde6 	bl	800ba1c <__multadd>
 800ae50:	4601      	mov	r1, r0
 800ae52:	4604      	mov	r4, r0
 800ae54:	4648      	mov	r0, r9
 800ae56:	f001 f843 	bl	800bee0 <__mcmp>
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	f77f aeb3 	ble.w	800abc6 <_dtoa_r+0x68e>
 800ae60:	4656      	mov	r6, sl
 800ae62:	2331      	movs	r3, #49	@ 0x31
 800ae64:	f806 3b01 	strb.w	r3, [r6], #1
 800ae68:	9b04      	ldr	r3, [sp, #16]
 800ae6a:	3301      	adds	r3, #1
 800ae6c:	9304      	str	r3, [sp, #16]
 800ae6e:	e6ae      	b.n	800abce <_dtoa_r+0x696>
 800ae70:	9c07      	ldr	r4, [sp, #28]
 800ae72:	9704      	str	r7, [sp, #16]
 800ae74:	4625      	mov	r5, r4
 800ae76:	e7f3      	b.n	800ae60 <_dtoa_r+0x928>
 800ae78:	9b07      	ldr	r3, [sp, #28]
 800ae7a:	9300      	str	r3, [sp, #0]
 800ae7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	f000 8104 	beq.w	800b08c <_dtoa_r+0xb54>
 800ae84:	2e00      	cmp	r6, #0
 800ae86:	dd05      	ble.n	800ae94 <_dtoa_r+0x95c>
 800ae88:	4629      	mov	r1, r5
 800ae8a:	4632      	mov	r2, r6
 800ae8c:	4658      	mov	r0, fp
 800ae8e:	f000 ffbb 	bl	800be08 <__lshift>
 800ae92:	4605      	mov	r5, r0
 800ae94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d05a      	beq.n	800af50 <_dtoa_r+0xa18>
 800ae9a:	6869      	ldr	r1, [r5, #4]
 800ae9c:	4658      	mov	r0, fp
 800ae9e:	f000 fd5b 	bl	800b958 <_Balloc>
 800aea2:	4606      	mov	r6, r0
 800aea4:	b928      	cbnz	r0, 800aeb2 <_dtoa_r+0x97a>
 800aea6:	4b84      	ldr	r3, [pc, #528]	@ (800b0b8 <_dtoa_r+0xb80>)
 800aea8:	4602      	mov	r2, r0
 800aeaa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aeae:	f7ff bb5a 	b.w	800a566 <_dtoa_r+0x2e>
 800aeb2:	692a      	ldr	r2, [r5, #16]
 800aeb4:	3202      	adds	r2, #2
 800aeb6:	0092      	lsls	r2, r2, #2
 800aeb8:	f105 010c 	add.w	r1, r5, #12
 800aebc:	300c      	adds	r0, #12
 800aebe:	f7ff fa9c 	bl	800a3fa <memcpy>
 800aec2:	2201      	movs	r2, #1
 800aec4:	4631      	mov	r1, r6
 800aec6:	4658      	mov	r0, fp
 800aec8:	f000 ff9e 	bl	800be08 <__lshift>
 800aecc:	f10a 0301 	add.w	r3, sl, #1
 800aed0:	9307      	str	r3, [sp, #28]
 800aed2:	9b00      	ldr	r3, [sp, #0]
 800aed4:	4453      	add	r3, sl
 800aed6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aed8:	9b02      	ldr	r3, [sp, #8]
 800aeda:	f003 0301 	and.w	r3, r3, #1
 800aede:	462f      	mov	r7, r5
 800aee0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aee2:	4605      	mov	r5, r0
 800aee4:	9b07      	ldr	r3, [sp, #28]
 800aee6:	4621      	mov	r1, r4
 800aee8:	3b01      	subs	r3, #1
 800aeea:	4648      	mov	r0, r9
 800aeec:	9300      	str	r3, [sp, #0]
 800aeee:	f7ff fa9b 	bl	800a428 <quorem>
 800aef2:	4639      	mov	r1, r7
 800aef4:	9002      	str	r0, [sp, #8]
 800aef6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aefa:	4648      	mov	r0, r9
 800aefc:	f000 fff0 	bl	800bee0 <__mcmp>
 800af00:	462a      	mov	r2, r5
 800af02:	9008      	str	r0, [sp, #32]
 800af04:	4621      	mov	r1, r4
 800af06:	4658      	mov	r0, fp
 800af08:	f001 f806 	bl	800bf18 <__mdiff>
 800af0c:	68c2      	ldr	r2, [r0, #12]
 800af0e:	4606      	mov	r6, r0
 800af10:	bb02      	cbnz	r2, 800af54 <_dtoa_r+0xa1c>
 800af12:	4601      	mov	r1, r0
 800af14:	4648      	mov	r0, r9
 800af16:	f000 ffe3 	bl	800bee0 <__mcmp>
 800af1a:	4602      	mov	r2, r0
 800af1c:	4631      	mov	r1, r6
 800af1e:	4658      	mov	r0, fp
 800af20:	920e      	str	r2, [sp, #56]	@ 0x38
 800af22:	f000 fd59 	bl	800b9d8 <_Bfree>
 800af26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af2a:	9e07      	ldr	r6, [sp, #28]
 800af2c:	ea43 0102 	orr.w	r1, r3, r2
 800af30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af32:	4319      	orrs	r1, r3
 800af34:	d110      	bne.n	800af58 <_dtoa_r+0xa20>
 800af36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800af3a:	d029      	beq.n	800af90 <_dtoa_r+0xa58>
 800af3c:	9b08      	ldr	r3, [sp, #32]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	dd02      	ble.n	800af48 <_dtoa_r+0xa10>
 800af42:	9b02      	ldr	r3, [sp, #8]
 800af44:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800af48:	9b00      	ldr	r3, [sp, #0]
 800af4a:	f883 8000 	strb.w	r8, [r3]
 800af4e:	e63f      	b.n	800abd0 <_dtoa_r+0x698>
 800af50:	4628      	mov	r0, r5
 800af52:	e7bb      	b.n	800aecc <_dtoa_r+0x994>
 800af54:	2201      	movs	r2, #1
 800af56:	e7e1      	b.n	800af1c <_dtoa_r+0x9e4>
 800af58:	9b08      	ldr	r3, [sp, #32]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	db04      	blt.n	800af68 <_dtoa_r+0xa30>
 800af5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af60:	430b      	orrs	r3, r1
 800af62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af64:	430b      	orrs	r3, r1
 800af66:	d120      	bne.n	800afaa <_dtoa_r+0xa72>
 800af68:	2a00      	cmp	r2, #0
 800af6a:	dded      	ble.n	800af48 <_dtoa_r+0xa10>
 800af6c:	4649      	mov	r1, r9
 800af6e:	2201      	movs	r2, #1
 800af70:	4658      	mov	r0, fp
 800af72:	f000 ff49 	bl	800be08 <__lshift>
 800af76:	4621      	mov	r1, r4
 800af78:	4681      	mov	r9, r0
 800af7a:	f000 ffb1 	bl	800bee0 <__mcmp>
 800af7e:	2800      	cmp	r0, #0
 800af80:	dc03      	bgt.n	800af8a <_dtoa_r+0xa52>
 800af82:	d1e1      	bne.n	800af48 <_dtoa_r+0xa10>
 800af84:	f018 0f01 	tst.w	r8, #1
 800af88:	d0de      	beq.n	800af48 <_dtoa_r+0xa10>
 800af8a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800af8e:	d1d8      	bne.n	800af42 <_dtoa_r+0xa0a>
 800af90:	9a00      	ldr	r2, [sp, #0]
 800af92:	2339      	movs	r3, #57	@ 0x39
 800af94:	7013      	strb	r3, [r2, #0]
 800af96:	4633      	mov	r3, r6
 800af98:	461e      	mov	r6, r3
 800af9a:	3b01      	subs	r3, #1
 800af9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800afa0:	2a39      	cmp	r2, #57	@ 0x39
 800afa2:	d052      	beq.n	800b04a <_dtoa_r+0xb12>
 800afa4:	3201      	adds	r2, #1
 800afa6:	701a      	strb	r2, [r3, #0]
 800afa8:	e612      	b.n	800abd0 <_dtoa_r+0x698>
 800afaa:	2a00      	cmp	r2, #0
 800afac:	dd07      	ble.n	800afbe <_dtoa_r+0xa86>
 800afae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800afb2:	d0ed      	beq.n	800af90 <_dtoa_r+0xa58>
 800afb4:	9a00      	ldr	r2, [sp, #0]
 800afb6:	f108 0301 	add.w	r3, r8, #1
 800afba:	7013      	strb	r3, [r2, #0]
 800afbc:	e608      	b.n	800abd0 <_dtoa_r+0x698>
 800afbe:	9b07      	ldr	r3, [sp, #28]
 800afc0:	9a07      	ldr	r2, [sp, #28]
 800afc2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800afc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afc8:	4293      	cmp	r3, r2
 800afca:	d028      	beq.n	800b01e <_dtoa_r+0xae6>
 800afcc:	4649      	mov	r1, r9
 800afce:	2300      	movs	r3, #0
 800afd0:	220a      	movs	r2, #10
 800afd2:	4658      	mov	r0, fp
 800afd4:	f000 fd22 	bl	800ba1c <__multadd>
 800afd8:	42af      	cmp	r7, r5
 800afda:	4681      	mov	r9, r0
 800afdc:	f04f 0300 	mov.w	r3, #0
 800afe0:	f04f 020a 	mov.w	r2, #10
 800afe4:	4639      	mov	r1, r7
 800afe6:	4658      	mov	r0, fp
 800afe8:	d107      	bne.n	800affa <_dtoa_r+0xac2>
 800afea:	f000 fd17 	bl	800ba1c <__multadd>
 800afee:	4607      	mov	r7, r0
 800aff0:	4605      	mov	r5, r0
 800aff2:	9b07      	ldr	r3, [sp, #28]
 800aff4:	3301      	adds	r3, #1
 800aff6:	9307      	str	r3, [sp, #28]
 800aff8:	e774      	b.n	800aee4 <_dtoa_r+0x9ac>
 800affa:	f000 fd0f 	bl	800ba1c <__multadd>
 800affe:	4629      	mov	r1, r5
 800b000:	4607      	mov	r7, r0
 800b002:	2300      	movs	r3, #0
 800b004:	220a      	movs	r2, #10
 800b006:	4658      	mov	r0, fp
 800b008:	f000 fd08 	bl	800ba1c <__multadd>
 800b00c:	4605      	mov	r5, r0
 800b00e:	e7f0      	b.n	800aff2 <_dtoa_r+0xaba>
 800b010:	9b00      	ldr	r3, [sp, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	bfcc      	ite	gt
 800b016:	461e      	movgt	r6, r3
 800b018:	2601      	movle	r6, #1
 800b01a:	4456      	add	r6, sl
 800b01c:	2700      	movs	r7, #0
 800b01e:	4649      	mov	r1, r9
 800b020:	2201      	movs	r2, #1
 800b022:	4658      	mov	r0, fp
 800b024:	f000 fef0 	bl	800be08 <__lshift>
 800b028:	4621      	mov	r1, r4
 800b02a:	4681      	mov	r9, r0
 800b02c:	f000 ff58 	bl	800bee0 <__mcmp>
 800b030:	2800      	cmp	r0, #0
 800b032:	dcb0      	bgt.n	800af96 <_dtoa_r+0xa5e>
 800b034:	d102      	bne.n	800b03c <_dtoa_r+0xb04>
 800b036:	f018 0f01 	tst.w	r8, #1
 800b03a:	d1ac      	bne.n	800af96 <_dtoa_r+0xa5e>
 800b03c:	4633      	mov	r3, r6
 800b03e:	461e      	mov	r6, r3
 800b040:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b044:	2a30      	cmp	r2, #48	@ 0x30
 800b046:	d0fa      	beq.n	800b03e <_dtoa_r+0xb06>
 800b048:	e5c2      	b.n	800abd0 <_dtoa_r+0x698>
 800b04a:	459a      	cmp	sl, r3
 800b04c:	d1a4      	bne.n	800af98 <_dtoa_r+0xa60>
 800b04e:	9b04      	ldr	r3, [sp, #16]
 800b050:	3301      	adds	r3, #1
 800b052:	9304      	str	r3, [sp, #16]
 800b054:	2331      	movs	r3, #49	@ 0x31
 800b056:	f88a 3000 	strb.w	r3, [sl]
 800b05a:	e5b9      	b.n	800abd0 <_dtoa_r+0x698>
 800b05c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b05e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b0bc <_dtoa_r+0xb84>
 800b062:	b11b      	cbz	r3, 800b06c <_dtoa_r+0xb34>
 800b064:	f10a 0308 	add.w	r3, sl, #8
 800b068:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	4650      	mov	r0, sl
 800b06e:	b019      	add	sp, #100	@ 0x64
 800b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b076:	2b01      	cmp	r3, #1
 800b078:	f77f ae37 	ble.w	800acea <_dtoa_r+0x7b2>
 800b07c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b07e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b080:	2001      	movs	r0, #1
 800b082:	e655      	b.n	800ad30 <_dtoa_r+0x7f8>
 800b084:	9b00      	ldr	r3, [sp, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	f77f aed6 	ble.w	800ae38 <_dtoa_r+0x900>
 800b08c:	4656      	mov	r6, sl
 800b08e:	4621      	mov	r1, r4
 800b090:	4648      	mov	r0, r9
 800b092:	f7ff f9c9 	bl	800a428 <quorem>
 800b096:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b09a:	f806 8b01 	strb.w	r8, [r6], #1
 800b09e:	9b00      	ldr	r3, [sp, #0]
 800b0a0:	eba6 020a 	sub.w	r2, r6, sl
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	ddb3      	ble.n	800b010 <_dtoa_r+0xad8>
 800b0a8:	4649      	mov	r1, r9
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	220a      	movs	r2, #10
 800b0ae:	4658      	mov	r0, fp
 800b0b0:	f000 fcb4 	bl	800ba1c <__multadd>
 800b0b4:	4681      	mov	r9, r0
 800b0b6:	e7ea      	b.n	800b08e <_dtoa_r+0xb56>
 800b0b8:	0800df79 	.word	0x0800df79
 800b0bc:	0800defd 	.word	0x0800defd

0800b0c0 <_free_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	d041      	beq.n	800b14c <_free_r+0x8c>
 800b0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0cc:	1f0c      	subs	r4, r1, #4
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	bfb8      	it	lt
 800b0d2:	18e4      	addlt	r4, r4, r3
 800b0d4:	f000 fc34 	bl	800b940 <__malloc_lock>
 800b0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b150 <_free_r+0x90>)
 800b0da:	6813      	ldr	r3, [r2, #0]
 800b0dc:	b933      	cbnz	r3, 800b0ec <_free_r+0x2c>
 800b0de:	6063      	str	r3, [r4, #4]
 800b0e0:	6014      	str	r4, [r2, #0]
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0e8:	f000 bc30 	b.w	800b94c <__malloc_unlock>
 800b0ec:	42a3      	cmp	r3, r4
 800b0ee:	d908      	bls.n	800b102 <_free_r+0x42>
 800b0f0:	6820      	ldr	r0, [r4, #0]
 800b0f2:	1821      	adds	r1, r4, r0
 800b0f4:	428b      	cmp	r3, r1
 800b0f6:	bf01      	itttt	eq
 800b0f8:	6819      	ldreq	r1, [r3, #0]
 800b0fa:	685b      	ldreq	r3, [r3, #4]
 800b0fc:	1809      	addeq	r1, r1, r0
 800b0fe:	6021      	streq	r1, [r4, #0]
 800b100:	e7ed      	b.n	800b0de <_free_r+0x1e>
 800b102:	461a      	mov	r2, r3
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	b10b      	cbz	r3, 800b10c <_free_r+0x4c>
 800b108:	42a3      	cmp	r3, r4
 800b10a:	d9fa      	bls.n	800b102 <_free_r+0x42>
 800b10c:	6811      	ldr	r1, [r2, #0]
 800b10e:	1850      	adds	r0, r2, r1
 800b110:	42a0      	cmp	r0, r4
 800b112:	d10b      	bne.n	800b12c <_free_r+0x6c>
 800b114:	6820      	ldr	r0, [r4, #0]
 800b116:	4401      	add	r1, r0
 800b118:	1850      	adds	r0, r2, r1
 800b11a:	4283      	cmp	r3, r0
 800b11c:	6011      	str	r1, [r2, #0]
 800b11e:	d1e0      	bne.n	800b0e2 <_free_r+0x22>
 800b120:	6818      	ldr	r0, [r3, #0]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	6053      	str	r3, [r2, #4]
 800b126:	4408      	add	r0, r1
 800b128:	6010      	str	r0, [r2, #0]
 800b12a:	e7da      	b.n	800b0e2 <_free_r+0x22>
 800b12c:	d902      	bls.n	800b134 <_free_r+0x74>
 800b12e:	230c      	movs	r3, #12
 800b130:	602b      	str	r3, [r5, #0]
 800b132:	e7d6      	b.n	800b0e2 <_free_r+0x22>
 800b134:	6820      	ldr	r0, [r4, #0]
 800b136:	1821      	adds	r1, r4, r0
 800b138:	428b      	cmp	r3, r1
 800b13a:	bf04      	itt	eq
 800b13c:	6819      	ldreq	r1, [r3, #0]
 800b13e:	685b      	ldreq	r3, [r3, #4]
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	bf04      	itt	eq
 800b144:	1809      	addeq	r1, r1, r0
 800b146:	6021      	streq	r1, [r4, #0]
 800b148:	6054      	str	r4, [r2, #4]
 800b14a:	e7ca      	b.n	800b0e2 <_free_r+0x22>
 800b14c:	bd38      	pop	{r3, r4, r5, pc}
 800b14e:	bf00      	nop
 800b150:	20000c20 	.word	0x20000c20

0800b154 <rshift>:
 800b154:	6903      	ldr	r3, [r0, #16]
 800b156:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b15a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b15e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b162:	f100 0414 	add.w	r4, r0, #20
 800b166:	dd45      	ble.n	800b1f4 <rshift+0xa0>
 800b168:	f011 011f 	ands.w	r1, r1, #31
 800b16c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b170:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b174:	d10c      	bne.n	800b190 <rshift+0x3c>
 800b176:	f100 0710 	add.w	r7, r0, #16
 800b17a:	4629      	mov	r1, r5
 800b17c:	42b1      	cmp	r1, r6
 800b17e:	d334      	bcc.n	800b1ea <rshift+0x96>
 800b180:	1a9b      	subs	r3, r3, r2
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	1eea      	subs	r2, r5, #3
 800b186:	4296      	cmp	r6, r2
 800b188:	bf38      	it	cc
 800b18a:	2300      	movcc	r3, #0
 800b18c:	4423      	add	r3, r4
 800b18e:	e015      	b.n	800b1bc <rshift+0x68>
 800b190:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b194:	f1c1 0820 	rsb	r8, r1, #32
 800b198:	40cf      	lsrs	r7, r1
 800b19a:	f105 0e04 	add.w	lr, r5, #4
 800b19e:	46a1      	mov	r9, r4
 800b1a0:	4576      	cmp	r6, lr
 800b1a2:	46f4      	mov	ip, lr
 800b1a4:	d815      	bhi.n	800b1d2 <rshift+0x7e>
 800b1a6:	1a9a      	subs	r2, r3, r2
 800b1a8:	0092      	lsls	r2, r2, #2
 800b1aa:	3a04      	subs	r2, #4
 800b1ac:	3501      	adds	r5, #1
 800b1ae:	42ae      	cmp	r6, r5
 800b1b0:	bf38      	it	cc
 800b1b2:	2200      	movcc	r2, #0
 800b1b4:	18a3      	adds	r3, r4, r2
 800b1b6:	50a7      	str	r7, [r4, r2]
 800b1b8:	b107      	cbz	r7, 800b1bc <rshift+0x68>
 800b1ba:	3304      	adds	r3, #4
 800b1bc:	1b1a      	subs	r2, r3, r4
 800b1be:	42a3      	cmp	r3, r4
 800b1c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b1c4:	bf08      	it	eq
 800b1c6:	2300      	moveq	r3, #0
 800b1c8:	6102      	str	r2, [r0, #16]
 800b1ca:	bf08      	it	eq
 800b1cc:	6143      	streq	r3, [r0, #20]
 800b1ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1d2:	f8dc c000 	ldr.w	ip, [ip]
 800b1d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b1da:	ea4c 0707 	orr.w	r7, ip, r7
 800b1de:	f849 7b04 	str.w	r7, [r9], #4
 800b1e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1e6:	40cf      	lsrs	r7, r1
 800b1e8:	e7da      	b.n	800b1a0 <rshift+0x4c>
 800b1ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800b1ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800b1f2:	e7c3      	b.n	800b17c <rshift+0x28>
 800b1f4:	4623      	mov	r3, r4
 800b1f6:	e7e1      	b.n	800b1bc <rshift+0x68>

0800b1f8 <__hexdig_fun>:
 800b1f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b1fc:	2b09      	cmp	r3, #9
 800b1fe:	d802      	bhi.n	800b206 <__hexdig_fun+0xe>
 800b200:	3820      	subs	r0, #32
 800b202:	b2c0      	uxtb	r0, r0
 800b204:	4770      	bx	lr
 800b206:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b20a:	2b05      	cmp	r3, #5
 800b20c:	d801      	bhi.n	800b212 <__hexdig_fun+0x1a>
 800b20e:	3847      	subs	r0, #71	@ 0x47
 800b210:	e7f7      	b.n	800b202 <__hexdig_fun+0xa>
 800b212:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b216:	2b05      	cmp	r3, #5
 800b218:	d801      	bhi.n	800b21e <__hexdig_fun+0x26>
 800b21a:	3827      	subs	r0, #39	@ 0x27
 800b21c:	e7f1      	b.n	800b202 <__hexdig_fun+0xa>
 800b21e:	2000      	movs	r0, #0
 800b220:	4770      	bx	lr
	...

0800b224 <__gethex>:
 800b224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b228:	b085      	sub	sp, #20
 800b22a:	468a      	mov	sl, r1
 800b22c:	9302      	str	r3, [sp, #8]
 800b22e:	680b      	ldr	r3, [r1, #0]
 800b230:	9001      	str	r0, [sp, #4]
 800b232:	4690      	mov	r8, r2
 800b234:	1c9c      	adds	r4, r3, #2
 800b236:	46a1      	mov	r9, r4
 800b238:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b23c:	2830      	cmp	r0, #48	@ 0x30
 800b23e:	d0fa      	beq.n	800b236 <__gethex+0x12>
 800b240:	eba9 0303 	sub.w	r3, r9, r3
 800b244:	f1a3 0b02 	sub.w	fp, r3, #2
 800b248:	f7ff ffd6 	bl	800b1f8 <__hexdig_fun>
 800b24c:	4605      	mov	r5, r0
 800b24e:	2800      	cmp	r0, #0
 800b250:	d168      	bne.n	800b324 <__gethex+0x100>
 800b252:	49a0      	ldr	r1, [pc, #640]	@ (800b4d4 <__gethex+0x2b0>)
 800b254:	2201      	movs	r2, #1
 800b256:	4648      	mov	r0, r9
 800b258:	f7ff f82a 	bl	800a2b0 <strncmp>
 800b25c:	4607      	mov	r7, r0
 800b25e:	2800      	cmp	r0, #0
 800b260:	d167      	bne.n	800b332 <__gethex+0x10e>
 800b262:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b266:	4626      	mov	r6, r4
 800b268:	f7ff ffc6 	bl	800b1f8 <__hexdig_fun>
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d062      	beq.n	800b336 <__gethex+0x112>
 800b270:	4623      	mov	r3, r4
 800b272:	7818      	ldrb	r0, [r3, #0]
 800b274:	2830      	cmp	r0, #48	@ 0x30
 800b276:	4699      	mov	r9, r3
 800b278:	f103 0301 	add.w	r3, r3, #1
 800b27c:	d0f9      	beq.n	800b272 <__gethex+0x4e>
 800b27e:	f7ff ffbb 	bl	800b1f8 <__hexdig_fun>
 800b282:	fab0 f580 	clz	r5, r0
 800b286:	096d      	lsrs	r5, r5, #5
 800b288:	f04f 0b01 	mov.w	fp, #1
 800b28c:	464a      	mov	r2, r9
 800b28e:	4616      	mov	r6, r2
 800b290:	3201      	adds	r2, #1
 800b292:	7830      	ldrb	r0, [r6, #0]
 800b294:	f7ff ffb0 	bl	800b1f8 <__hexdig_fun>
 800b298:	2800      	cmp	r0, #0
 800b29a:	d1f8      	bne.n	800b28e <__gethex+0x6a>
 800b29c:	498d      	ldr	r1, [pc, #564]	@ (800b4d4 <__gethex+0x2b0>)
 800b29e:	2201      	movs	r2, #1
 800b2a0:	4630      	mov	r0, r6
 800b2a2:	f7ff f805 	bl	800a2b0 <strncmp>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d13f      	bne.n	800b32a <__gethex+0x106>
 800b2aa:	b944      	cbnz	r4, 800b2be <__gethex+0x9a>
 800b2ac:	1c74      	adds	r4, r6, #1
 800b2ae:	4622      	mov	r2, r4
 800b2b0:	4616      	mov	r6, r2
 800b2b2:	3201      	adds	r2, #1
 800b2b4:	7830      	ldrb	r0, [r6, #0]
 800b2b6:	f7ff ff9f 	bl	800b1f8 <__hexdig_fun>
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	d1f8      	bne.n	800b2b0 <__gethex+0x8c>
 800b2be:	1ba4      	subs	r4, r4, r6
 800b2c0:	00a7      	lsls	r7, r4, #2
 800b2c2:	7833      	ldrb	r3, [r6, #0]
 800b2c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b2c8:	2b50      	cmp	r3, #80	@ 0x50
 800b2ca:	d13e      	bne.n	800b34a <__gethex+0x126>
 800b2cc:	7873      	ldrb	r3, [r6, #1]
 800b2ce:	2b2b      	cmp	r3, #43	@ 0x2b
 800b2d0:	d033      	beq.n	800b33a <__gethex+0x116>
 800b2d2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b2d4:	d034      	beq.n	800b340 <__gethex+0x11c>
 800b2d6:	1c71      	adds	r1, r6, #1
 800b2d8:	2400      	movs	r4, #0
 800b2da:	7808      	ldrb	r0, [r1, #0]
 800b2dc:	f7ff ff8c 	bl	800b1f8 <__hexdig_fun>
 800b2e0:	1e43      	subs	r3, r0, #1
 800b2e2:	b2db      	uxtb	r3, r3
 800b2e4:	2b18      	cmp	r3, #24
 800b2e6:	d830      	bhi.n	800b34a <__gethex+0x126>
 800b2e8:	f1a0 0210 	sub.w	r2, r0, #16
 800b2ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b2f0:	f7ff ff82 	bl	800b1f8 <__hexdig_fun>
 800b2f4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b2f8:	fa5f fc8c 	uxtb.w	ip, ip
 800b2fc:	f1bc 0f18 	cmp.w	ip, #24
 800b300:	f04f 030a 	mov.w	r3, #10
 800b304:	d91e      	bls.n	800b344 <__gethex+0x120>
 800b306:	b104      	cbz	r4, 800b30a <__gethex+0xe6>
 800b308:	4252      	negs	r2, r2
 800b30a:	4417      	add	r7, r2
 800b30c:	f8ca 1000 	str.w	r1, [sl]
 800b310:	b1ed      	cbz	r5, 800b34e <__gethex+0x12a>
 800b312:	f1bb 0f00 	cmp.w	fp, #0
 800b316:	bf0c      	ite	eq
 800b318:	2506      	moveq	r5, #6
 800b31a:	2500      	movne	r5, #0
 800b31c:	4628      	mov	r0, r5
 800b31e:	b005      	add	sp, #20
 800b320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b324:	2500      	movs	r5, #0
 800b326:	462c      	mov	r4, r5
 800b328:	e7b0      	b.n	800b28c <__gethex+0x68>
 800b32a:	2c00      	cmp	r4, #0
 800b32c:	d1c7      	bne.n	800b2be <__gethex+0x9a>
 800b32e:	4627      	mov	r7, r4
 800b330:	e7c7      	b.n	800b2c2 <__gethex+0x9e>
 800b332:	464e      	mov	r6, r9
 800b334:	462f      	mov	r7, r5
 800b336:	2501      	movs	r5, #1
 800b338:	e7c3      	b.n	800b2c2 <__gethex+0x9e>
 800b33a:	2400      	movs	r4, #0
 800b33c:	1cb1      	adds	r1, r6, #2
 800b33e:	e7cc      	b.n	800b2da <__gethex+0xb6>
 800b340:	2401      	movs	r4, #1
 800b342:	e7fb      	b.n	800b33c <__gethex+0x118>
 800b344:	fb03 0002 	mla	r0, r3, r2, r0
 800b348:	e7ce      	b.n	800b2e8 <__gethex+0xc4>
 800b34a:	4631      	mov	r1, r6
 800b34c:	e7de      	b.n	800b30c <__gethex+0xe8>
 800b34e:	eba6 0309 	sub.w	r3, r6, r9
 800b352:	3b01      	subs	r3, #1
 800b354:	4629      	mov	r1, r5
 800b356:	2b07      	cmp	r3, #7
 800b358:	dc0a      	bgt.n	800b370 <__gethex+0x14c>
 800b35a:	9801      	ldr	r0, [sp, #4]
 800b35c:	f000 fafc 	bl	800b958 <_Balloc>
 800b360:	4604      	mov	r4, r0
 800b362:	b940      	cbnz	r0, 800b376 <__gethex+0x152>
 800b364:	4b5c      	ldr	r3, [pc, #368]	@ (800b4d8 <__gethex+0x2b4>)
 800b366:	4602      	mov	r2, r0
 800b368:	21e4      	movs	r1, #228	@ 0xe4
 800b36a:	485c      	ldr	r0, [pc, #368]	@ (800b4dc <__gethex+0x2b8>)
 800b36c:	f001 f9e0 	bl	800c730 <__assert_func>
 800b370:	3101      	adds	r1, #1
 800b372:	105b      	asrs	r3, r3, #1
 800b374:	e7ef      	b.n	800b356 <__gethex+0x132>
 800b376:	f100 0a14 	add.w	sl, r0, #20
 800b37a:	2300      	movs	r3, #0
 800b37c:	4655      	mov	r5, sl
 800b37e:	469b      	mov	fp, r3
 800b380:	45b1      	cmp	r9, r6
 800b382:	d337      	bcc.n	800b3f4 <__gethex+0x1d0>
 800b384:	f845 bb04 	str.w	fp, [r5], #4
 800b388:	eba5 050a 	sub.w	r5, r5, sl
 800b38c:	10ad      	asrs	r5, r5, #2
 800b38e:	6125      	str	r5, [r4, #16]
 800b390:	4658      	mov	r0, fp
 800b392:	f000 fbd3 	bl	800bb3c <__hi0bits>
 800b396:	016d      	lsls	r5, r5, #5
 800b398:	f8d8 6000 	ldr.w	r6, [r8]
 800b39c:	1a2d      	subs	r5, r5, r0
 800b39e:	42b5      	cmp	r5, r6
 800b3a0:	dd54      	ble.n	800b44c <__gethex+0x228>
 800b3a2:	1bad      	subs	r5, r5, r6
 800b3a4:	4629      	mov	r1, r5
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	f000 ff67 	bl	800c27a <__any_on>
 800b3ac:	4681      	mov	r9, r0
 800b3ae:	b178      	cbz	r0, 800b3d0 <__gethex+0x1ac>
 800b3b0:	1e6b      	subs	r3, r5, #1
 800b3b2:	1159      	asrs	r1, r3, #5
 800b3b4:	f003 021f 	and.w	r2, r3, #31
 800b3b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b3bc:	f04f 0901 	mov.w	r9, #1
 800b3c0:	fa09 f202 	lsl.w	r2, r9, r2
 800b3c4:	420a      	tst	r2, r1
 800b3c6:	d003      	beq.n	800b3d0 <__gethex+0x1ac>
 800b3c8:	454b      	cmp	r3, r9
 800b3ca:	dc36      	bgt.n	800b43a <__gethex+0x216>
 800b3cc:	f04f 0902 	mov.w	r9, #2
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f7ff febe 	bl	800b154 <rshift>
 800b3d8:	442f      	add	r7, r5
 800b3da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b3de:	42bb      	cmp	r3, r7
 800b3e0:	da42      	bge.n	800b468 <__gethex+0x244>
 800b3e2:	9801      	ldr	r0, [sp, #4]
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	f000 faf7 	bl	800b9d8 <_Bfree>
 800b3ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	25a3      	movs	r5, #163	@ 0xa3
 800b3f2:	e793      	b.n	800b31c <__gethex+0xf8>
 800b3f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b3f8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b3fa:	d012      	beq.n	800b422 <__gethex+0x1fe>
 800b3fc:	2b20      	cmp	r3, #32
 800b3fe:	d104      	bne.n	800b40a <__gethex+0x1e6>
 800b400:	f845 bb04 	str.w	fp, [r5], #4
 800b404:	f04f 0b00 	mov.w	fp, #0
 800b408:	465b      	mov	r3, fp
 800b40a:	7830      	ldrb	r0, [r6, #0]
 800b40c:	9303      	str	r3, [sp, #12]
 800b40e:	f7ff fef3 	bl	800b1f8 <__hexdig_fun>
 800b412:	9b03      	ldr	r3, [sp, #12]
 800b414:	f000 000f 	and.w	r0, r0, #15
 800b418:	4098      	lsls	r0, r3
 800b41a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b41e:	3304      	adds	r3, #4
 800b420:	e7ae      	b.n	800b380 <__gethex+0x15c>
 800b422:	45b1      	cmp	r9, r6
 800b424:	d8ea      	bhi.n	800b3fc <__gethex+0x1d8>
 800b426:	492b      	ldr	r1, [pc, #172]	@ (800b4d4 <__gethex+0x2b0>)
 800b428:	9303      	str	r3, [sp, #12]
 800b42a:	2201      	movs	r2, #1
 800b42c:	4630      	mov	r0, r6
 800b42e:	f7fe ff3f 	bl	800a2b0 <strncmp>
 800b432:	9b03      	ldr	r3, [sp, #12]
 800b434:	2800      	cmp	r0, #0
 800b436:	d1e1      	bne.n	800b3fc <__gethex+0x1d8>
 800b438:	e7a2      	b.n	800b380 <__gethex+0x15c>
 800b43a:	1ea9      	subs	r1, r5, #2
 800b43c:	4620      	mov	r0, r4
 800b43e:	f000 ff1c 	bl	800c27a <__any_on>
 800b442:	2800      	cmp	r0, #0
 800b444:	d0c2      	beq.n	800b3cc <__gethex+0x1a8>
 800b446:	f04f 0903 	mov.w	r9, #3
 800b44a:	e7c1      	b.n	800b3d0 <__gethex+0x1ac>
 800b44c:	da09      	bge.n	800b462 <__gethex+0x23e>
 800b44e:	1b75      	subs	r5, r6, r5
 800b450:	4621      	mov	r1, r4
 800b452:	9801      	ldr	r0, [sp, #4]
 800b454:	462a      	mov	r2, r5
 800b456:	f000 fcd7 	bl	800be08 <__lshift>
 800b45a:	1b7f      	subs	r7, r7, r5
 800b45c:	4604      	mov	r4, r0
 800b45e:	f100 0a14 	add.w	sl, r0, #20
 800b462:	f04f 0900 	mov.w	r9, #0
 800b466:	e7b8      	b.n	800b3da <__gethex+0x1b6>
 800b468:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b46c:	42bd      	cmp	r5, r7
 800b46e:	dd6f      	ble.n	800b550 <__gethex+0x32c>
 800b470:	1bed      	subs	r5, r5, r7
 800b472:	42ae      	cmp	r6, r5
 800b474:	dc34      	bgt.n	800b4e0 <__gethex+0x2bc>
 800b476:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b47a:	2b02      	cmp	r3, #2
 800b47c:	d022      	beq.n	800b4c4 <__gethex+0x2a0>
 800b47e:	2b03      	cmp	r3, #3
 800b480:	d024      	beq.n	800b4cc <__gethex+0x2a8>
 800b482:	2b01      	cmp	r3, #1
 800b484:	d115      	bne.n	800b4b2 <__gethex+0x28e>
 800b486:	42ae      	cmp	r6, r5
 800b488:	d113      	bne.n	800b4b2 <__gethex+0x28e>
 800b48a:	2e01      	cmp	r6, #1
 800b48c:	d10b      	bne.n	800b4a6 <__gethex+0x282>
 800b48e:	9a02      	ldr	r2, [sp, #8]
 800b490:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b494:	6013      	str	r3, [r2, #0]
 800b496:	2301      	movs	r3, #1
 800b498:	6123      	str	r3, [r4, #16]
 800b49a:	f8ca 3000 	str.w	r3, [sl]
 800b49e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4a0:	2562      	movs	r5, #98	@ 0x62
 800b4a2:	601c      	str	r4, [r3, #0]
 800b4a4:	e73a      	b.n	800b31c <__gethex+0xf8>
 800b4a6:	1e71      	subs	r1, r6, #1
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f000 fee6 	bl	800c27a <__any_on>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d1ed      	bne.n	800b48e <__gethex+0x26a>
 800b4b2:	9801      	ldr	r0, [sp, #4]
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	f000 fa8f 	bl	800b9d8 <_Bfree>
 800b4ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4bc:	2300      	movs	r3, #0
 800b4be:	6013      	str	r3, [r2, #0]
 800b4c0:	2550      	movs	r5, #80	@ 0x50
 800b4c2:	e72b      	b.n	800b31c <__gethex+0xf8>
 800b4c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d1f3      	bne.n	800b4b2 <__gethex+0x28e>
 800b4ca:	e7e0      	b.n	800b48e <__gethex+0x26a>
 800b4cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d1dd      	bne.n	800b48e <__gethex+0x26a>
 800b4d2:	e7ee      	b.n	800b4b2 <__gethex+0x28e>
 800b4d4:	0800dd68 	.word	0x0800dd68
 800b4d8:	0800df79 	.word	0x0800df79
 800b4dc:	0800df8a 	.word	0x0800df8a
 800b4e0:	1e6f      	subs	r7, r5, #1
 800b4e2:	f1b9 0f00 	cmp.w	r9, #0
 800b4e6:	d130      	bne.n	800b54a <__gethex+0x326>
 800b4e8:	b127      	cbz	r7, 800b4f4 <__gethex+0x2d0>
 800b4ea:	4639      	mov	r1, r7
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	f000 fec4 	bl	800c27a <__any_on>
 800b4f2:	4681      	mov	r9, r0
 800b4f4:	117a      	asrs	r2, r7, #5
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b4fc:	f007 071f 	and.w	r7, r7, #31
 800b500:	40bb      	lsls	r3, r7
 800b502:	4213      	tst	r3, r2
 800b504:	4629      	mov	r1, r5
 800b506:	4620      	mov	r0, r4
 800b508:	bf18      	it	ne
 800b50a:	f049 0902 	orrne.w	r9, r9, #2
 800b50e:	f7ff fe21 	bl	800b154 <rshift>
 800b512:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b516:	1b76      	subs	r6, r6, r5
 800b518:	2502      	movs	r5, #2
 800b51a:	f1b9 0f00 	cmp.w	r9, #0
 800b51e:	d047      	beq.n	800b5b0 <__gethex+0x38c>
 800b520:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b524:	2b02      	cmp	r3, #2
 800b526:	d015      	beq.n	800b554 <__gethex+0x330>
 800b528:	2b03      	cmp	r3, #3
 800b52a:	d017      	beq.n	800b55c <__gethex+0x338>
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d109      	bne.n	800b544 <__gethex+0x320>
 800b530:	f019 0f02 	tst.w	r9, #2
 800b534:	d006      	beq.n	800b544 <__gethex+0x320>
 800b536:	f8da 3000 	ldr.w	r3, [sl]
 800b53a:	ea49 0903 	orr.w	r9, r9, r3
 800b53e:	f019 0f01 	tst.w	r9, #1
 800b542:	d10e      	bne.n	800b562 <__gethex+0x33e>
 800b544:	f045 0510 	orr.w	r5, r5, #16
 800b548:	e032      	b.n	800b5b0 <__gethex+0x38c>
 800b54a:	f04f 0901 	mov.w	r9, #1
 800b54e:	e7d1      	b.n	800b4f4 <__gethex+0x2d0>
 800b550:	2501      	movs	r5, #1
 800b552:	e7e2      	b.n	800b51a <__gethex+0x2f6>
 800b554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b556:	f1c3 0301 	rsb	r3, r3, #1
 800b55a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b55c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d0f0      	beq.n	800b544 <__gethex+0x320>
 800b562:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b566:	f104 0314 	add.w	r3, r4, #20
 800b56a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b56e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b572:	f04f 0c00 	mov.w	ip, #0
 800b576:	4618      	mov	r0, r3
 800b578:	f853 2b04 	ldr.w	r2, [r3], #4
 800b57c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b580:	d01b      	beq.n	800b5ba <__gethex+0x396>
 800b582:	3201      	adds	r2, #1
 800b584:	6002      	str	r2, [r0, #0]
 800b586:	2d02      	cmp	r5, #2
 800b588:	f104 0314 	add.w	r3, r4, #20
 800b58c:	d13c      	bne.n	800b608 <__gethex+0x3e4>
 800b58e:	f8d8 2000 	ldr.w	r2, [r8]
 800b592:	3a01      	subs	r2, #1
 800b594:	42b2      	cmp	r2, r6
 800b596:	d109      	bne.n	800b5ac <__gethex+0x388>
 800b598:	1171      	asrs	r1, r6, #5
 800b59a:	2201      	movs	r2, #1
 800b59c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b5a0:	f006 061f 	and.w	r6, r6, #31
 800b5a4:	fa02 f606 	lsl.w	r6, r2, r6
 800b5a8:	421e      	tst	r6, r3
 800b5aa:	d13a      	bne.n	800b622 <__gethex+0x3fe>
 800b5ac:	f045 0520 	orr.w	r5, r5, #32
 800b5b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5b2:	601c      	str	r4, [r3, #0]
 800b5b4:	9b02      	ldr	r3, [sp, #8]
 800b5b6:	601f      	str	r7, [r3, #0]
 800b5b8:	e6b0      	b.n	800b31c <__gethex+0xf8>
 800b5ba:	4299      	cmp	r1, r3
 800b5bc:	f843 cc04 	str.w	ip, [r3, #-4]
 800b5c0:	d8d9      	bhi.n	800b576 <__gethex+0x352>
 800b5c2:	68a3      	ldr	r3, [r4, #8]
 800b5c4:	459b      	cmp	fp, r3
 800b5c6:	db17      	blt.n	800b5f8 <__gethex+0x3d4>
 800b5c8:	6861      	ldr	r1, [r4, #4]
 800b5ca:	9801      	ldr	r0, [sp, #4]
 800b5cc:	3101      	adds	r1, #1
 800b5ce:	f000 f9c3 	bl	800b958 <_Balloc>
 800b5d2:	4681      	mov	r9, r0
 800b5d4:	b918      	cbnz	r0, 800b5de <__gethex+0x3ba>
 800b5d6:	4b1a      	ldr	r3, [pc, #104]	@ (800b640 <__gethex+0x41c>)
 800b5d8:	4602      	mov	r2, r0
 800b5da:	2184      	movs	r1, #132	@ 0x84
 800b5dc:	e6c5      	b.n	800b36a <__gethex+0x146>
 800b5de:	6922      	ldr	r2, [r4, #16]
 800b5e0:	3202      	adds	r2, #2
 800b5e2:	f104 010c 	add.w	r1, r4, #12
 800b5e6:	0092      	lsls	r2, r2, #2
 800b5e8:	300c      	adds	r0, #12
 800b5ea:	f7fe ff06 	bl	800a3fa <memcpy>
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	9801      	ldr	r0, [sp, #4]
 800b5f2:	f000 f9f1 	bl	800b9d8 <_Bfree>
 800b5f6:	464c      	mov	r4, r9
 800b5f8:	6923      	ldr	r3, [r4, #16]
 800b5fa:	1c5a      	adds	r2, r3, #1
 800b5fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b600:	6122      	str	r2, [r4, #16]
 800b602:	2201      	movs	r2, #1
 800b604:	615a      	str	r2, [r3, #20]
 800b606:	e7be      	b.n	800b586 <__gethex+0x362>
 800b608:	6922      	ldr	r2, [r4, #16]
 800b60a:	455a      	cmp	r2, fp
 800b60c:	dd0b      	ble.n	800b626 <__gethex+0x402>
 800b60e:	2101      	movs	r1, #1
 800b610:	4620      	mov	r0, r4
 800b612:	f7ff fd9f 	bl	800b154 <rshift>
 800b616:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b61a:	3701      	adds	r7, #1
 800b61c:	42bb      	cmp	r3, r7
 800b61e:	f6ff aee0 	blt.w	800b3e2 <__gethex+0x1be>
 800b622:	2501      	movs	r5, #1
 800b624:	e7c2      	b.n	800b5ac <__gethex+0x388>
 800b626:	f016 061f 	ands.w	r6, r6, #31
 800b62a:	d0fa      	beq.n	800b622 <__gethex+0x3fe>
 800b62c:	4453      	add	r3, sl
 800b62e:	f1c6 0620 	rsb	r6, r6, #32
 800b632:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b636:	f000 fa81 	bl	800bb3c <__hi0bits>
 800b63a:	42b0      	cmp	r0, r6
 800b63c:	dbe7      	blt.n	800b60e <__gethex+0x3ea>
 800b63e:	e7f0      	b.n	800b622 <__gethex+0x3fe>
 800b640:	0800df79 	.word	0x0800df79

0800b644 <L_shift>:
 800b644:	f1c2 0208 	rsb	r2, r2, #8
 800b648:	0092      	lsls	r2, r2, #2
 800b64a:	b570      	push	{r4, r5, r6, lr}
 800b64c:	f1c2 0620 	rsb	r6, r2, #32
 800b650:	6843      	ldr	r3, [r0, #4]
 800b652:	6804      	ldr	r4, [r0, #0]
 800b654:	fa03 f506 	lsl.w	r5, r3, r6
 800b658:	432c      	orrs	r4, r5
 800b65a:	40d3      	lsrs	r3, r2
 800b65c:	6004      	str	r4, [r0, #0]
 800b65e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b662:	4288      	cmp	r0, r1
 800b664:	d3f4      	bcc.n	800b650 <L_shift+0xc>
 800b666:	bd70      	pop	{r4, r5, r6, pc}

0800b668 <__match>:
 800b668:	b530      	push	{r4, r5, lr}
 800b66a:	6803      	ldr	r3, [r0, #0]
 800b66c:	3301      	adds	r3, #1
 800b66e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b672:	b914      	cbnz	r4, 800b67a <__match+0x12>
 800b674:	6003      	str	r3, [r0, #0]
 800b676:	2001      	movs	r0, #1
 800b678:	bd30      	pop	{r4, r5, pc}
 800b67a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b67e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b682:	2d19      	cmp	r5, #25
 800b684:	bf98      	it	ls
 800b686:	3220      	addls	r2, #32
 800b688:	42a2      	cmp	r2, r4
 800b68a:	d0f0      	beq.n	800b66e <__match+0x6>
 800b68c:	2000      	movs	r0, #0
 800b68e:	e7f3      	b.n	800b678 <__match+0x10>

0800b690 <__hexnan>:
 800b690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b694:	680b      	ldr	r3, [r1, #0]
 800b696:	6801      	ldr	r1, [r0, #0]
 800b698:	115e      	asrs	r6, r3, #5
 800b69a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b69e:	f013 031f 	ands.w	r3, r3, #31
 800b6a2:	b087      	sub	sp, #28
 800b6a4:	bf18      	it	ne
 800b6a6:	3604      	addne	r6, #4
 800b6a8:	2500      	movs	r5, #0
 800b6aa:	1f37      	subs	r7, r6, #4
 800b6ac:	4682      	mov	sl, r0
 800b6ae:	4690      	mov	r8, r2
 800b6b0:	9301      	str	r3, [sp, #4]
 800b6b2:	f846 5c04 	str.w	r5, [r6, #-4]
 800b6b6:	46b9      	mov	r9, r7
 800b6b8:	463c      	mov	r4, r7
 800b6ba:	9502      	str	r5, [sp, #8]
 800b6bc:	46ab      	mov	fp, r5
 800b6be:	784a      	ldrb	r2, [r1, #1]
 800b6c0:	1c4b      	adds	r3, r1, #1
 800b6c2:	9303      	str	r3, [sp, #12]
 800b6c4:	b342      	cbz	r2, 800b718 <__hexnan+0x88>
 800b6c6:	4610      	mov	r0, r2
 800b6c8:	9105      	str	r1, [sp, #20]
 800b6ca:	9204      	str	r2, [sp, #16]
 800b6cc:	f7ff fd94 	bl	800b1f8 <__hexdig_fun>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	d151      	bne.n	800b778 <__hexnan+0xe8>
 800b6d4:	9a04      	ldr	r2, [sp, #16]
 800b6d6:	9905      	ldr	r1, [sp, #20]
 800b6d8:	2a20      	cmp	r2, #32
 800b6da:	d818      	bhi.n	800b70e <__hexnan+0x7e>
 800b6dc:	9b02      	ldr	r3, [sp, #8]
 800b6de:	459b      	cmp	fp, r3
 800b6e0:	dd13      	ble.n	800b70a <__hexnan+0x7a>
 800b6e2:	454c      	cmp	r4, r9
 800b6e4:	d206      	bcs.n	800b6f4 <__hexnan+0x64>
 800b6e6:	2d07      	cmp	r5, #7
 800b6e8:	dc04      	bgt.n	800b6f4 <__hexnan+0x64>
 800b6ea:	462a      	mov	r2, r5
 800b6ec:	4649      	mov	r1, r9
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f7ff ffa8 	bl	800b644 <L_shift>
 800b6f4:	4544      	cmp	r4, r8
 800b6f6:	d952      	bls.n	800b79e <__hexnan+0x10e>
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	f1a4 0904 	sub.w	r9, r4, #4
 800b6fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800b702:	f8cd b008 	str.w	fp, [sp, #8]
 800b706:	464c      	mov	r4, r9
 800b708:	461d      	mov	r5, r3
 800b70a:	9903      	ldr	r1, [sp, #12]
 800b70c:	e7d7      	b.n	800b6be <__hexnan+0x2e>
 800b70e:	2a29      	cmp	r2, #41	@ 0x29
 800b710:	d157      	bne.n	800b7c2 <__hexnan+0x132>
 800b712:	3102      	adds	r1, #2
 800b714:	f8ca 1000 	str.w	r1, [sl]
 800b718:	f1bb 0f00 	cmp.w	fp, #0
 800b71c:	d051      	beq.n	800b7c2 <__hexnan+0x132>
 800b71e:	454c      	cmp	r4, r9
 800b720:	d206      	bcs.n	800b730 <__hexnan+0xa0>
 800b722:	2d07      	cmp	r5, #7
 800b724:	dc04      	bgt.n	800b730 <__hexnan+0xa0>
 800b726:	462a      	mov	r2, r5
 800b728:	4649      	mov	r1, r9
 800b72a:	4620      	mov	r0, r4
 800b72c:	f7ff ff8a 	bl	800b644 <L_shift>
 800b730:	4544      	cmp	r4, r8
 800b732:	d936      	bls.n	800b7a2 <__hexnan+0x112>
 800b734:	f1a8 0204 	sub.w	r2, r8, #4
 800b738:	4623      	mov	r3, r4
 800b73a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b73e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b742:	429f      	cmp	r7, r3
 800b744:	d2f9      	bcs.n	800b73a <__hexnan+0xaa>
 800b746:	1b3b      	subs	r3, r7, r4
 800b748:	f023 0303 	bic.w	r3, r3, #3
 800b74c:	3304      	adds	r3, #4
 800b74e:	3401      	adds	r4, #1
 800b750:	3e03      	subs	r6, #3
 800b752:	42b4      	cmp	r4, r6
 800b754:	bf88      	it	hi
 800b756:	2304      	movhi	r3, #4
 800b758:	4443      	add	r3, r8
 800b75a:	2200      	movs	r2, #0
 800b75c:	f843 2b04 	str.w	r2, [r3], #4
 800b760:	429f      	cmp	r7, r3
 800b762:	d2fb      	bcs.n	800b75c <__hexnan+0xcc>
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	b91b      	cbnz	r3, 800b770 <__hexnan+0xe0>
 800b768:	4547      	cmp	r7, r8
 800b76a:	d128      	bne.n	800b7be <__hexnan+0x12e>
 800b76c:	2301      	movs	r3, #1
 800b76e:	603b      	str	r3, [r7, #0]
 800b770:	2005      	movs	r0, #5
 800b772:	b007      	add	sp, #28
 800b774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b778:	3501      	adds	r5, #1
 800b77a:	2d08      	cmp	r5, #8
 800b77c:	f10b 0b01 	add.w	fp, fp, #1
 800b780:	dd06      	ble.n	800b790 <__hexnan+0x100>
 800b782:	4544      	cmp	r4, r8
 800b784:	d9c1      	bls.n	800b70a <__hexnan+0x7a>
 800b786:	2300      	movs	r3, #0
 800b788:	f844 3c04 	str.w	r3, [r4, #-4]
 800b78c:	2501      	movs	r5, #1
 800b78e:	3c04      	subs	r4, #4
 800b790:	6822      	ldr	r2, [r4, #0]
 800b792:	f000 000f 	and.w	r0, r0, #15
 800b796:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b79a:	6020      	str	r0, [r4, #0]
 800b79c:	e7b5      	b.n	800b70a <__hexnan+0x7a>
 800b79e:	2508      	movs	r5, #8
 800b7a0:	e7b3      	b.n	800b70a <__hexnan+0x7a>
 800b7a2:	9b01      	ldr	r3, [sp, #4]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d0dd      	beq.n	800b764 <__hexnan+0xd4>
 800b7a8:	f1c3 0320 	rsb	r3, r3, #32
 800b7ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b7b0:	40da      	lsrs	r2, r3
 800b7b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b7b6:	4013      	ands	r3, r2
 800b7b8:	f846 3c04 	str.w	r3, [r6, #-4]
 800b7bc:	e7d2      	b.n	800b764 <__hexnan+0xd4>
 800b7be:	3f04      	subs	r7, #4
 800b7c0:	e7d0      	b.n	800b764 <__hexnan+0xd4>
 800b7c2:	2004      	movs	r0, #4
 800b7c4:	e7d5      	b.n	800b772 <__hexnan+0xe2>
	...

0800b7c8 <malloc>:
 800b7c8:	4b02      	ldr	r3, [pc, #8]	@ (800b7d4 <malloc+0xc>)
 800b7ca:	4601      	mov	r1, r0
 800b7cc:	6818      	ldr	r0, [r3, #0]
 800b7ce:	f000 b825 	b.w	800b81c <_malloc_r>
 800b7d2:	bf00      	nop
 800b7d4:	20000208 	.word	0x20000208

0800b7d8 <sbrk_aligned>:
 800b7d8:	b570      	push	{r4, r5, r6, lr}
 800b7da:	4e0f      	ldr	r6, [pc, #60]	@ (800b818 <sbrk_aligned+0x40>)
 800b7dc:	460c      	mov	r4, r1
 800b7de:	6831      	ldr	r1, [r6, #0]
 800b7e0:	4605      	mov	r5, r0
 800b7e2:	b911      	cbnz	r1, 800b7ea <sbrk_aligned+0x12>
 800b7e4:	f000 ff94 	bl	800c710 <_sbrk_r>
 800b7e8:	6030      	str	r0, [r6, #0]
 800b7ea:	4621      	mov	r1, r4
 800b7ec:	4628      	mov	r0, r5
 800b7ee:	f000 ff8f 	bl	800c710 <_sbrk_r>
 800b7f2:	1c43      	adds	r3, r0, #1
 800b7f4:	d103      	bne.n	800b7fe <sbrk_aligned+0x26>
 800b7f6:	f04f 34ff 	mov.w	r4, #4294967295
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	bd70      	pop	{r4, r5, r6, pc}
 800b7fe:	1cc4      	adds	r4, r0, #3
 800b800:	f024 0403 	bic.w	r4, r4, #3
 800b804:	42a0      	cmp	r0, r4
 800b806:	d0f8      	beq.n	800b7fa <sbrk_aligned+0x22>
 800b808:	1a21      	subs	r1, r4, r0
 800b80a:	4628      	mov	r0, r5
 800b80c:	f000 ff80 	bl	800c710 <_sbrk_r>
 800b810:	3001      	adds	r0, #1
 800b812:	d1f2      	bne.n	800b7fa <sbrk_aligned+0x22>
 800b814:	e7ef      	b.n	800b7f6 <sbrk_aligned+0x1e>
 800b816:	bf00      	nop
 800b818:	20000c1c 	.word	0x20000c1c

0800b81c <_malloc_r>:
 800b81c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b820:	1ccd      	adds	r5, r1, #3
 800b822:	f025 0503 	bic.w	r5, r5, #3
 800b826:	3508      	adds	r5, #8
 800b828:	2d0c      	cmp	r5, #12
 800b82a:	bf38      	it	cc
 800b82c:	250c      	movcc	r5, #12
 800b82e:	2d00      	cmp	r5, #0
 800b830:	4606      	mov	r6, r0
 800b832:	db01      	blt.n	800b838 <_malloc_r+0x1c>
 800b834:	42a9      	cmp	r1, r5
 800b836:	d904      	bls.n	800b842 <_malloc_r+0x26>
 800b838:	230c      	movs	r3, #12
 800b83a:	6033      	str	r3, [r6, #0]
 800b83c:	2000      	movs	r0, #0
 800b83e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b918 <_malloc_r+0xfc>
 800b846:	f000 f87b 	bl	800b940 <__malloc_lock>
 800b84a:	f8d8 3000 	ldr.w	r3, [r8]
 800b84e:	461c      	mov	r4, r3
 800b850:	bb44      	cbnz	r4, 800b8a4 <_malloc_r+0x88>
 800b852:	4629      	mov	r1, r5
 800b854:	4630      	mov	r0, r6
 800b856:	f7ff ffbf 	bl	800b7d8 <sbrk_aligned>
 800b85a:	1c43      	adds	r3, r0, #1
 800b85c:	4604      	mov	r4, r0
 800b85e:	d158      	bne.n	800b912 <_malloc_r+0xf6>
 800b860:	f8d8 4000 	ldr.w	r4, [r8]
 800b864:	4627      	mov	r7, r4
 800b866:	2f00      	cmp	r7, #0
 800b868:	d143      	bne.n	800b8f2 <_malloc_r+0xd6>
 800b86a:	2c00      	cmp	r4, #0
 800b86c:	d04b      	beq.n	800b906 <_malloc_r+0xea>
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	4639      	mov	r1, r7
 800b872:	4630      	mov	r0, r6
 800b874:	eb04 0903 	add.w	r9, r4, r3
 800b878:	f000 ff4a 	bl	800c710 <_sbrk_r>
 800b87c:	4581      	cmp	r9, r0
 800b87e:	d142      	bne.n	800b906 <_malloc_r+0xea>
 800b880:	6821      	ldr	r1, [r4, #0]
 800b882:	1a6d      	subs	r5, r5, r1
 800b884:	4629      	mov	r1, r5
 800b886:	4630      	mov	r0, r6
 800b888:	f7ff ffa6 	bl	800b7d8 <sbrk_aligned>
 800b88c:	3001      	adds	r0, #1
 800b88e:	d03a      	beq.n	800b906 <_malloc_r+0xea>
 800b890:	6823      	ldr	r3, [r4, #0]
 800b892:	442b      	add	r3, r5
 800b894:	6023      	str	r3, [r4, #0]
 800b896:	f8d8 3000 	ldr.w	r3, [r8]
 800b89a:	685a      	ldr	r2, [r3, #4]
 800b89c:	bb62      	cbnz	r2, 800b8f8 <_malloc_r+0xdc>
 800b89e:	f8c8 7000 	str.w	r7, [r8]
 800b8a2:	e00f      	b.n	800b8c4 <_malloc_r+0xa8>
 800b8a4:	6822      	ldr	r2, [r4, #0]
 800b8a6:	1b52      	subs	r2, r2, r5
 800b8a8:	d420      	bmi.n	800b8ec <_malloc_r+0xd0>
 800b8aa:	2a0b      	cmp	r2, #11
 800b8ac:	d917      	bls.n	800b8de <_malloc_r+0xc2>
 800b8ae:	1961      	adds	r1, r4, r5
 800b8b0:	42a3      	cmp	r3, r4
 800b8b2:	6025      	str	r5, [r4, #0]
 800b8b4:	bf18      	it	ne
 800b8b6:	6059      	strne	r1, [r3, #4]
 800b8b8:	6863      	ldr	r3, [r4, #4]
 800b8ba:	bf08      	it	eq
 800b8bc:	f8c8 1000 	streq.w	r1, [r8]
 800b8c0:	5162      	str	r2, [r4, r5]
 800b8c2:	604b      	str	r3, [r1, #4]
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	f000 f841 	bl	800b94c <__malloc_unlock>
 800b8ca:	f104 000b 	add.w	r0, r4, #11
 800b8ce:	1d23      	adds	r3, r4, #4
 800b8d0:	f020 0007 	bic.w	r0, r0, #7
 800b8d4:	1ac2      	subs	r2, r0, r3
 800b8d6:	bf1c      	itt	ne
 800b8d8:	1a1b      	subne	r3, r3, r0
 800b8da:	50a3      	strne	r3, [r4, r2]
 800b8dc:	e7af      	b.n	800b83e <_malloc_r+0x22>
 800b8de:	6862      	ldr	r2, [r4, #4]
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	bf0c      	ite	eq
 800b8e4:	f8c8 2000 	streq.w	r2, [r8]
 800b8e8:	605a      	strne	r2, [r3, #4]
 800b8ea:	e7eb      	b.n	800b8c4 <_malloc_r+0xa8>
 800b8ec:	4623      	mov	r3, r4
 800b8ee:	6864      	ldr	r4, [r4, #4]
 800b8f0:	e7ae      	b.n	800b850 <_malloc_r+0x34>
 800b8f2:	463c      	mov	r4, r7
 800b8f4:	687f      	ldr	r7, [r7, #4]
 800b8f6:	e7b6      	b.n	800b866 <_malloc_r+0x4a>
 800b8f8:	461a      	mov	r2, r3
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	42a3      	cmp	r3, r4
 800b8fe:	d1fb      	bne.n	800b8f8 <_malloc_r+0xdc>
 800b900:	2300      	movs	r3, #0
 800b902:	6053      	str	r3, [r2, #4]
 800b904:	e7de      	b.n	800b8c4 <_malloc_r+0xa8>
 800b906:	230c      	movs	r3, #12
 800b908:	6033      	str	r3, [r6, #0]
 800b90a:	4630      	mov	r0, r6
 800b90c:	f000 f81e 	bl	800b94c <__malloc_unlock>
 800b910:	e794      	b.n	800b83c <_malloc_r+0x20>
 800b912:	6005      	str	r5, [r0, #0]
 800b914:	e7d6      	b.n	800b8c4 <_malloc_r+0xa8>
 800b916:	bf00      	nop
 800b918:	20000c20 	.word	0x20000c20

0800b91c <__ascii_mbtowc>:
 800b91c:	b082      	sub	sp, #8
 800b91e:	b901      	cbnz	r1, 800b922 <__ascii_mbtowc+0x6>
 800b920:	a901      	add	r1, sp, #4
 800b922:	b142      	cbz	r2, 800b936 <__ascii_mbtowc+0x1a>
 800b924:	b14b      	cbz	r3, 800b93a <__ascii_mbtowc+0x1e>
 800b926:	7813      	ldrb	r3, [r2, #0]
 800b928:	600b      	str	r3, [r1, #0]
 800b92a:	7812      	ldrb	r2, [r2, #0]
 800b92c:	1e10      	subs	r0, r2, #0
 800b92e:	bf18      	it	ne
 800b930:	2001      	movne	r0, #1
 800b932:	b002      	add	sp, #8
 800b934:	4770      	bx	lr
 800b936:	4610      	mov	r0, r2
 800b938:	e7fb      	b.n	800b932 <__ascii_mbtowc+0x16>
 800b93a:	f06f 0001 	mvn.w	r0, #1
 800b93e:	e7f8      	b.n	800b932 <__ascii_mbtowc+0x16>

0800b940 <__malloc_lock>:
 800b940:	4801      	ldr	r0, [pc, #4]	@ (800b948 <__malloc_lock+0x8>)
 800b942:	f7fe bd50 	b.w	800a3e6 <__retarget_lock_acquire_recursive>
 800b946:	bf00      	nop
 800b948:	20000c18 	.word	0x20000c18

0800b94c <__malloc_unlock>:
 800b94c:	4801      	ldr	r0, [pc, #4]	@ (800b954 <__malloc_unlock+0x8>)
 800b94e:	f7fe bd4b 	b.w	800a3e8 <__retarget_lock_release_recursive>
 800b952:	bf00      	nop
 800b954:	20000c18 	.word	0x20000c18

0800b958 <_Balloc>:
 800b958:	b570      	push	{r4, r5, r6, lr}
 800b95a:	69c6      	ldr	r6, [r0, #28]
 800b95c:	4604      	mov	r4, r0
 800b95e:	460d      	mov	r5, r1
 800b960:	b976      	cbnz	r6, 800b980 <_Balloc+0x28>
 800b962:	2010      	movs	r0, #16
 800b964:	f7ff ff30 	bl	800b7c8 <malloc>
 800b968:	4602      	mov	r2, r0
 800b96a:	61e0      	str	r0, [r4, #28]
 800b96c:	b920      	cbnz	r0, 800b978 <_Balloc+0x20>
 800b96e:	4b18      	ldr	r3, [pc, #96]	@ (800b9d0 <_Balloc+0x78>)
 800b970:	4818      	ldr	r0, [pc, #96]	@ (800b9d4 <_Balloc+0x7c>)
 800b972:	216b      	movs	r1, #107	@ 0x6b
 800b974:	f000 fedc 	bl	800c730 <__assert_func>
 800b978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b97c:	6006      	str	r6, [r0, #0]
 800b97e:	60c6      	str	r6, [r0, #12]
 800b980:	69e6      	ldr	r6, [r4, #28]
 800b982:	68f3      	ldr	r3, [r6, #12]
 800b984:	b183      	cbz	r3, 800b9a8 <_Balloc+0x50>
 800b986:	69e3      	ldr	r3, [r4, #28]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b98e:	b9b8      	cbnz	r0, 800b9c0 <_Balloc+0x68>
 800b990:	2101      	movs	r1, #1
 800b992:	fa01 f605 	lsl.w	r6, r1, r5
 800b996:	1d72      	adds	r2, r6, #5
 800b998:	0092      	lsls	r2, r2, #2
 800b99a:	4620      	mov	r0, r4
 800b99c:	f000 fee6 	bl	800c76c <_calloc_r>
 800b9a0:	b160      	cbz	r0, 800b9bc <_Balloc+0x64>
 800b9a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9a6:	e00e      	b.n	800b9c6 <_Balloc+0x6e>
 800b9a8:	2221      	movs	r2, #33	@ 0x21
 800b9aa:	2104      	movs	r1, #4
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f000 fedd 	bl	800c76c <_calloc_r>
 800b9b2:	69e3      	ldr	r3, [r4, #28]
 800b9b4:	60f0      	str	r0, [r6, #12]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1e4      	bne.n	800b986 <_Balloc+0x2e>
 800b9bc:	2000      	movs	r0, #0
 800b9be:	bd70      	pop	{r4, r5, r6, pc}
 800b9c0:	6802      	ldr	r2, [r0, #0]
 800b9c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9cc:	e7f7      	b.n	800b9be <_Balloc+0x66>
 800b9ce:	bf00      	nop
 800b9d0:	0800df0a 	.word	0x0800df0a
 800b9d4:	0800dfea 	.word	0x0800dfea

0800b9d8 <_Bfree>:
 800b9d8:	b570      	push	{r4, r5, r6, lr}
 800b9da:	69c6      	ldr	r6, [r0, #28]
 800b9dc:	4605      	mov	r5, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	b976      	cbnz	r6, 800ba00 <_Bfree+0x28>
 800b9e2:	2010      	movs	r0, #16
 800b9e4:	f7ff fef0 	bl	800b7c8 <malloc>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	61e8      	str	r0, [r5, #28]
 800b9ec:	b920      	cbnz	r0, 800b9f8 <_Bfree+0x20>
 800b9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <_Bfree+0x3c>)
 800b9f0:	4809      	ldr	r0, [pc, #36]	@ (800ba18 <_Bfree+0x40>)
 800b9f2:	218f      	movs	r1, #143	@ 0x8f
 800b9f4:	f000 fe9c 	bl	800c730 <__assert_func>
 800b9f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9fc:	6006      	str	r6, [r0, #0]
 800b9fe:	60c6      	str	r6, [r0, #12]
 800ba00:	b13c      	cbz	r4, 800ba12 <_Bfree+0x3a>
 800ba02:	69eb      	ldr	r3, [r5, #28]
 800ba04:	6862      	ldr	r2, [r4, #4]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba0c:	6021      	str	r1, [r4, #0]
 800ba0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	0800df0a 	.word	0x0800df0a
 800ba18:	0800dfea 	.word	0x0800dfea

0800ba1c <__multadd>:
 800ba1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba20:	690d      	ldr	r5, [r1, #16]
 800ba22:	4607      	mov	r7, r0
 800ba24:	460c      	mov	r4, r1
 800ba26:	461e      	mov	r6, r3
 800ba28:	f101 0c14 	add.w	ip, r1, #20
 800ba2c:	2000      	movs	r0, #0
 800ba2e:	f8dc 3000 	ldr.w	r3, [ip]
 800ba32:	b299      	uxth	r1, r3
 800ba34:	fb02 6101 	mla	r1, r2, r1, r6
 800ba38:	0c1e      	lsrs	r6, r3, #16
 800ba3a:	0c0b      	lsrs	r3, r1, #16
 800ba3c:	fb02 3306 	mla	r3, r2, r6, r3
 800ba40:	b289      	uxth	r1, r1
 800ba42:	3001      	adds	r0, #1
 800ba44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba48:	4285      	cmp	r5, r0
 800ba4a:	f84c 1b04 	str.w	r1, [ip], #4
 800ba4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba52:	dcec      	bgt.n	800ba2e <__multadd+0x12>
 800ba54:	b30e      	cbz	r6, 800ba9a <__multadd+0x7e>
 800ba56:	68a3      	ldr	r3, [r4, #8]
 800ba58:	42ab      	cmp	r3, r5
 800ba5a:	dc19      	bgt.n	800ba90 <__multadd+0x74>
 800ba5c:	6861      	ldr	r1, [r4, #4]
 800ba5e:	4638      	mov	r0, r7
 800ba60:	3101      	adds	r1, #1
 800ba62:	f7ff ff79 	bl	800b958 <_Balloc>
 800ba66:	4680      	mov	r8, r0
 800ba68:	b928      	cbnz	r0, 800ba76 <__multadd+0x5a>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	4b0c      	ldr	r3, [pc, #48]	@ (800baa0 <__multadd+0x84>)
 800ba6e:	480d      	ldr	r0, [pc, #52]	@ (800baa4 <__multadd+0x88>)
 800ba70:	21ba      	movs	r1, #186	@ 0xba
 800ba72:	f000 fe5d 	bl	800c730 <__assert_func>
 800ba76:	6922      	ldr	r2, [r4, #16]
 800ba78:	3202      	adds	r2, #2
 800ba7a:	f104 010c 	add.w	r1, r4, #12
 800ba7e:	0092      	lsls	r2, r2, #2
 800ba80:	300c      	adds	r0, #12
 800ba82:	f7fe fcba 	bl	800a3fa <memcpy>
 800ba86:	4621      	mov	r1, r4
 800ba88:	4638      	mov	r0, r7
 800ba8a:	f7ff ffa5 	bl	800b9d8 <_Bfree>
 800ba8e:	4644      	mov	r4, r8
 800ba90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba94:	3501      	adds	r5, #1
 800ba96:	615e      	str	r6, [r3, #20]
 800ba98:	6125      	str	r5, [r4, #16]
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baa0:	0800df79 	.word	0x0800df79
 800baa4:	0800dfea 	.word	0x0800dfea

0800baa8 <__s2b>:
 800baa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baac:	460c      	mov	r4, r1
 800baae:	4615      	mov	r5, r2
 800bab0:	461f      	mov	r7, r3
 800bab2:	2209      	movs	r2, #9
 800bab4:	3308      	adds	r3, #8
 800bab6:	4606      	mov	r6, r0
 800bab8:	fb93 f3f2 	sdiv	r3, r3, r2
 800babc:	2100      	movs	r1, #0
 800babe:	2201      	movs	r2, #1
 800bac0:	429a      	cmp	r2, r3
 800bac2:	db09      	blt.n	800bad8 <__s2b+0x30>
 800bac4:	4630      	mov	r0, r6
 800bac6:	f7ff ff47 	bl	800b958 <_Balloc>
 800baca:	b940      	cbnz	r0, 800bade <__s2b+0x36>
 800bacc:	4602      	mov	r2, r0
 800bace:	4b19      	ldr	r3, [pc, #100]	@ (800bb34 <__s2b+0x8c>)
 800bad0:	4819      	ldr	r0, [pc, #100]	@ (800bb38 <__s2b+0x90>)
 800bad2:	21d3      	movs	r1, #211	@ 0xd3
 800bad4:	f000 fe2c 	bl	800c730 <__assert_func>
 800bad8:	0052      	lsls	r2, r2, #1
 800bada:	3101      	adds	r1, #1
 800badc:	e7f0      	b.n	800bac0 <__s2b+0x18>
 800bade:	9b08      	ldr	r3, [sp, #32]
 800bae0:	6143      	str	r3, [r0, #20]
 800bae2:	2d09      	cmp	r5, #9
 800bae4:	f04f 0301 	mov.w	r3, #1
 800bae8:	6103      	str	r3, [r0, #16]
 800baea:	dd16      	ble.n	800bb1a <__s2b+0x72>
 800baec:	f104 0909 	add.w	r9, r4, #9
 800baf0:	46c8      	mov	r8, r9
 800baf2:	442c      	add	r4, r5
 800baf4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800baf8:	4601      	mov	r1, r0
 800bafa:	3b30      	subs	r3, #48	@ 0x30
 800bafc:	220a      	movs	r2, #10
 800bafe:	4630      	mov	r0, r6
 800bb00:	f7ff ff8c 	bl	800ba1c <__multadd>
 800bb04:	45a0      	cmp	r8, r4
 800bb06:	d1f5      	bne.n	800baf4 <__s2b+0x4c>
 800bb08:	f1a5 0408 	sub.w	r4, r5, #8
 800bb0c:	444c      	add	r4, r9
 800bb0e:	1b2d      	subs	r5, r5, r4
 800bb10:	1963      	adds	r3, r4, r5
 800bb12:	42bb      	cmp	r3, r7
 800bb14:	db04      	blt.n	800bb20 <__s2b+0x78>
 800bb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb1a:	340a      	adds	r4, #10
 800bb1c:	2509      	movs	r5, #9
 800bb1e:	e7f6      	b.n	800bb0e <__s2b+0x66>
 800bb20:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb24:	4601      	mov	r1, r0
 800bb26:	3b30      	subs	r3, #48	@ 0x30
 800bb28:	220a      	movs	r2, #10
 800bb2a:	4630      	mov	r0, r6
 800bb2c:	f7ff ff76 	bl	800ba1c <__multadd>
 800bb30:	e7ee      	b.n	800bb10 <__s2b+0x68>
 800bb32:	bf00      	nop
 800bb34:	0800df79 	.word	0x0800df79
 800bb38:	0800dfea 	.word	0x0800dfea

0800bb3c <__hi0bits>:
 800bb3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb40:	4603      	mov	r3, r0
 800bb42:	bf36      	itet	cc
 800bb44:	0403      	lslcc	r3, r0, #16
 800bb46:	2000      	movcs	r0, #0
 800bb48:	2010      	movcc	r0, #16
 800bb4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb4e:	bf3c      	itt	cc
 800bb50:	021b      	lslcc	r3, r3, #8
 800bb52:	3008      	addcc	r0, #8
 800bb54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb58:	bf3c      	itt	cc
 800bb5a:	011b      	lslcc	r3, r3, #4
 800bb5c:	3004      	addcc	r0, #4
 800bb5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb62:	bf3c      	itt	cc
 800bb64:	009b      	lslcc	r3, r3, #2
 800bb66:	3002      	addcc	r0, #2
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	db05      	blt.n	800bb78 <__hi0bits+0x3c>
 800bb6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bb70:	f100 0001 	add.w	r0, r0, #1
 800bb74:	bf08      	it	eq
 800bb76:	2020      	moveq	r0, #32
 800bb78:	4770      	bx	lr

0800bb7a <__lo0bits>:
 800bb7a:	6803      	ldr	r3, [r0, #0]
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	f013 0007 	ands.w	r0, r3, #7
 800bb82:	d00b      	beq.n	800bb9c <__lo0bits+0x22>
 800bb84:	07d9      	lsls	r1, r3, #31
 800bb86:	d421      	bmi.n	800bbcc <__lo0bits+0x52>
 800bb88:	0798      	lsls	r0, r3, #30
 800bb8a:	bf49      	itett	mi
 800bb8c:	085b      	lsrmi	r3, r3, #1
 800bb8e:	089b      	lsrpl	r3, r3, #2
 800bb90:	2001      	movmi	r0, #1
 800bb92:	6013      	strmi	r3, [r2, #0]
 800bb94:	bf5c      	itt	pl
 800bb96:	6013      	strpl	r3, [r2, #0]
 800bb98:	2002      	movpl	r0, #2
 800bb9a:	4770      	bx	lr
 800bb9c:	b299      	uxth	r1, r3
 800bb9e:	b909      	cbnz	r1, 800bba4 <__lo0bits+0x2a>
 800bba0:	0c1b      	lsrs	r3, r3, #16
 800bba2:	2010      	movs	r0, #16
 800bba4:	b2d9      	uxtb	r1, r3
 800bba6:	b909      	cbnz	r1, 800bbac <__lo0bits+0x32>
 800bba8:	3008      	adds	r0, #8
 800bbaa:	0a1b      	lsrs	r3, r3, #8
 800bbac:	0719      	lsls	r1, r3, #28
 800bbae:	bf04      	itt	eq
 800bbb0:	091b      	lsreq	r3, r3, #4
 800bbb2:	3004      	addeq	r0, #4
 800bbb4:	0799      	lsls	r1, r3, #30
 800bbb6:	bf04      	itt	eq
 800bbb8:	089b      	lsreq	r3, r3, #2
 800bbba:	3002      	addeq	r0, #2
 800bbbc:	07d9      	lsls	r1, r3, #31
 800bbbe:	d403      	bmi.n	800bbc8 <__lo0bits+0x4e>
 800bbc0:	085b      	lsrs	r3, r3, #1
 800bbc2:	f100 0001 	add.w	r0, r0, #1
 800bbc6:	d003      	beq.n	800bbd0 <__lo0bits+0x56>
 800bbc8:	6013      	str	r3, [r2, #0]
 800bbca:	4770      	bx	lr
 800bbcc:	2000      	movs	r0, #0
 800bbce:	4770      	bx	lr
 800bbd0:	2020      	movs	r0, #32
 800bbd2:	4770      	bx	lr

0800bbd4 <__i2b>:
 800bbd4:	b510      	push	{r4, lr}
 800bbd6:	460c      	mov	r4, r1
 800bbd8:	2101      	movs	r1, #1
 800bbda:	f7ff febd 	bl	800b958 <_Balloc>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	b928      	cbnz	r0, 800bbee <__i2b+0x1a>
 800bbe2:	4b05      	ldr	r3, [pc, #20]	@ (800bbf8 <__i2b+0x24>)
 800bbe4:	4805      	ldr	r0, [pc, #20]	@ (800bbfc <__i2b+0x28>)
 800bbe6:	f240 1145 	movw	r1, #325	@ 0x145
 800bbea:	f000 fda1 	bl	800c730 <__assert_func>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	6144      	str	r4, [r0, #20]
 800bbf2:	6103      	str	r3, [r0, #16]
 800bbf4:	bd10      	pop	{r4, pc}
 800bbf6:	bf00      	nop
 800bbf8:	0800df79 	.word	0x0800df79
 800bbfc:	0800dfea 	.word	0x0800dfea

0800bc00 <__multiply>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	4614      	mov	r4, r2
 800bc06:	690a      	ldr	r2, [r1, #16]
 800bc08:	6923      	ldr	r3, [r4, #16]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	bfa8      	it	ge
 800bc0e:	4623      	movge	r3, r4
 800bc10:	460f      	mov	r7, r1
 800bc12:	bfa4      	itt	ge
 800bc14:	460c      	movge	r4, r1
 800bc16:	461f      	movge	r7, r3
 800bc18:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bc1c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bc20:	68a3      	ldr	r3, [r4, #8]
 800bc22:	6861      	ldr	r1, [r4, #4]
 800bc24:	eb0a 0609 	add.w	r6, sl, r9
 800bc28:	42b3      	cmp	r3, r6
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	bfb8      	it	lt
 800bc2e:	3101      	addlt	r1, #1
 800bc30:	f7ff fe92 	bl	800b958 <_Balloc>
 800bc34:	b930      	cbnz	r0, 800bc44 <__multiply+0x44>
 800bc36:	4602      	mov	r2, r0
 800bc38:	4b44      	ldr	r3, [pc, #272]	@ (800bd4c <__multiply+0x14c>)
 800bc3a:	4845      	ldr	r0, [pc, #276]	@ (800bd50 <__multiply+0x150>)
 800bc3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc40:	f000 fd76 	bl	800c730 <__assert_func>
 800bc44:	f100 0514 	add.w	r5, r0, #20
 800bc48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bc4c:	462b      	mov	r3, r5
 800bc4e:	2200      	movs	r2, #0
 800bc50:	4543      	cmp	r3, r8
 800bc52:	d321      	bcc.n	800bc98 <__multiply+0x98>
 800bc54:	f107 0114 	add.w	r1, r7, #20
 800bc58:	f104 0214 	add.w	r2, r4, #20
 800bc5c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bc60:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bc64:	9302      	str	r3, [sp, #8]
 800bc66:	1b13      	subs	r3, r2, r4
 800bc68:	3b15      	subs	r3, #21
 800bc6a:	f023 0303 	bic.w	r3, r3, #3
 800bc6e:	3304      	adds	r3, #4
 800bc70:	f104 0715 	add.w	r7, r4, #21
 800bc74:	42ba      	cmp	r2, r7
 800bc76:	bf38      	it	cc
 800bc78:	2304      	movcc	r3, #4
 800bc7a:	9301      	str	r3, [sp, #4]
 800bc7c:	9b02      	ldr	r3, [sp, #8]
 800bc7e:	9103      	str	r1, [sp, #12]
 800bc80:	428b      	cmp	r3, r1
 800bc82:	d80c      	bhi.n	800bc9e <__multiply+0x9e>
 800bc84:	2e00      	cmp	r6, #0
 800bc86:	dd03      	ble.n	800bc90 <__multiply+0x90>
 800bc88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d05b      	beq.n	800bd48 <__multiply+0x148>
 800bc90:	6106      	str	r6, [r0, #16]
 800bc92:	b005      	add	sp, #20
 800bc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc98:	f843 2b04 	str.w	r2, [r3], #4
 800bc9c:	e7d8      	b.n	800bc50 <__multiply+0x50>
 800bc9e:	f8b1 a000 	ldrh.w	sl, [r1]
 800bca2:	f1ba 0f00 	cmp.w	sl, #0
 800bca6:	d024      	beq.n	800bcf2 <__multiply+0xf2>
 800bca8:	f104 0e14 	add.w	lr, r4, #20
 800bcac:	46a9      	mov	r9, r5
 800bcae:	f04f 0c00 	mov.w	ip, #0
 800bcb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bcb6:	f8d9 3000 	ldr.w	r3, [r9]
 800bcba:	fa1f fb87 	uxth.w	fp, r7
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bcc4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bcc8:	f8d9 7000 	ldr.w	r7, [r9]
 800bccc:	4463      	add	r3, ip
 800bcce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bcd2:	fb0a c70b 	mla	r7, sl, fp, ip
 800bcd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bce0:	4572      	cmp	r2, lr
 800bce2:	f849 3b04 	str.w	r3, [r9], #4
 800bce6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bcea:	d8e2      	bhi.n	800bcb2 <__multiply+0xb2>
 800bcec:	9b01      	ldr	r3, [sp, #4]
 800bcee:	f845 c003 	str.w	ip, [r5, r3]
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bcf8:	3104      	adds	r1, #4
 800bcfa:	f1b9 0f00 	cmp.w	r9, #0
 800bcfe:	d021      	beq.n	800bd44 <__multiply+0x144>
 800bd00:	682b      	ldr	r3, [r5, #0]
 800bd02:	f104 0c14 	add.w	ip, r4, #20
 800bd06:	46ae      	mov	lr, r5
 800bd08:	f04f 0a00 	mov.w	sl, #0
 800bd0c:	f8bc b000 	ldrh.w	fp, [ip]
 800bd10:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bd14:	fb09 770b 	mla	r7, r9, fp, r7
 800bd18:	4457      	add	r7, sl
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bd20:	f84e 3b04 	str.w	r3, [lr], #4
 800bd24:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bd28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd2c:	f8be 3000 	ldrh.w	r3, [lr]
 800bd30:	fb09 330a 	mla	r3, r9, sl, r3
 800bd34:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bd38:	4562      	cmp	r2, ip
 800bd3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd3e:	d8e5      	bhi.n	800bd0c <__multiply+0x10c>
 800bd40:	9f01      	ldr	r7, [sp, #4]
 800bd42:	51eb      	str	r3, [r5, r7]
 800bd44:	3504      	adds	r5, #4
 800bd46:	e799      	b.n	800bc7c <__multiply+0x7c>
 800bd48:	3e01      	subs	r6, #1
 800bd4a:	e79b      	b.n	800bc84 <__multiply+0x84>
 800bd4c:	0800df79 	.word	0x0800df79
 800bd50:	0800dfea 	.word	0x0800dfea

0800bd54 <__pow5mult>:
 800bd54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd58:	4615      	mov	r5, r2
 800bd5a:	f012 0203 	ands.w	r2, r2, #3
 800bd5e:	4607      	mov	r7, r0
 800bd60:	460e      	mov	r6, r1
 800bd62:	d007      	beq.n	800bd74 <__pow5mult+0x20>
 800bd64:	4c25      	ldr	r4, [pc, #148]	@ (800bdfc <__pow5mult+0xa8>)
 800bd66:	3a01      	subs	r2, #1
 800bd68:	2300      	movs	r3, #0
 800bd6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd6e:	f7ff fe55 	bl	800ba1c <__multadd>
 800bd72:	4606      	mov	r6, r0
 800bd74:	10ad      	asrs	r5, r5, #2
 800bd76:	d03d      	beq.n	800bdf4 <__pow5mult+0xa0>
 800bd78:	69fc      	ldr	r4, [r7, #28]
 800bd7a:	b97c      	cbnz	r4, 800bd9c <__pow5mult+0x48>
 800bd7c:	2010      	movs	r0, #16
 800bd7e:	f7ff fd23 	bl	800b7c8 <malloc>
 800bd82:	4602      	mov	r2, r0
 800bd84:	61f8      	str	r0, [r7, #28]
 800bd86:	b928      	cbnz	r0, 800bd94 <__pow5mult+0x40>
 800bd88:	4b1d      	ldr	r3, [pc, #116]	@ (800be00 <__pow5mult+0xac>)
 800bd8a:	481e      	ldr	r0, [pc, #120]	@ (800be04 <__pow5mult+0xb0>)
 800bd8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bd90:	f000 fcce 	bl	800c730 <__assert_func>
 800bd94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd98:	6004      	str	r4, [r0, #0]
 800bd9a:	60c4      	str	r4, [r0, #12]
 800bd9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bda0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bda4:	b94c      	cbnz	r4, 800bdba <__pow5mult+0x66>
 800bda6:	f240 2171 	movw	r1, #625	@ 0x271
 800bdaa:	4638      	mov	r0, r7
 800bdac:	f7ff ff12 	bl	800bbd4 <__i2b>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	6003      	str	r3, [r0, #0]
 800bdba:	f04f 0900 	mov.w	r9, #0
 800bdbe:	07eb      	lsls	r3, r5, #31
 800bdc0:	d50a      	bpl.n	800bdd8 <__pow5mult+0x84>
 800bdc2:	4631      	mov	r1, r6
 800bdc4:	4622      	mov	r2, r4
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	f7ff ff1a 	bl	800bc00 <__multiply>
 800bdcc:	4631      	mov	r1, r6
 800bdce:	4680      	mov	r8, r0
 800bdd0:	4638      	mov	r0, r7
 800bdd2:	f7ff fe01 	bl	800b9d8 <_Bfree>
 800bdd6:	4646      	mov	r6, r8
 800bdd8:	106d      	asrs	r5, r5, #1
 800bdda:	d00b      	beq.n	800bdf4 <__pow5mult+0xa0>
 800bddc:	6820      	ldr	r0, [r4, #0]
 800bdde:	b938      	cbnz	r0, 800bdf0 <__pow5mult+0x9c>
 800bde0:	4622      	mov	r2, r4
 800bde2:	4621      	mov	r1, r4
 800bde4:	4638      	mov	r0, r7
 800bde6:	f7ff ff0b 	bl	800bc00 <__multiply>
 800bdea:	6020      	str	r0, [r4, #0]
 800bdec:	f8c0 9000 	str.w	r9, [r0]
 800bdf0:	4604      	mov	r4, r0
 800bdf2:	e7e4      	b.n	800bdbe <__pow5mult+0x6a>
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdfa:	bf00      	nop
 800bdfc:	0800e044 	.word	0x0800e044
 800be00:	0800df0a 	.word	0x0800df0a
 800be04:	0800dfea 	.word	0x0800dfea

0800be08 <__lshift>:
 800be08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be0c:	460c      	mov	r4, r1
 800be0e:	6849      	ldr	r1, [r1, #4]
 800be10:	6923      	ldr	r3, [r4, #16]
 800be12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be16:	68a3      	ldr	r3, [r4, #8]
 800be18:	4607      	mov	r7, r0
 800be1a:	4691      	mov	r9, r2
 800be1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be20:	f108 0601 	add.w	r6, r8, #1
 800be24:	42b3      	cmp	r3, r6
 800be26:	db0b      	blt.n	800be40 <__lshift+0x38>
 800be28:	4638      	mov	r0, r7
 800be2a:	f7ff fd95 	bl	800b958 <_Balloc>
 800be2e:	4605      	mov	r5, r0
 800be30:	b948      	cbnz	r0, 800be46 <__lshift+0x3e>
 800be32:	4602      	mov	r2, r0
 800be34:	4b28      	ldr	r3, [pc, #160]	@ (800bed8 <__lshift+0xd0>)
 800be36:	4829      	ldr	r0, [pc, #164]	@ (800bedc <__lshift+0xd4>)
 800be38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800be3c:	f000 fc78 	bl	800c730 <__assert_func>
 800be40:	3101      	adds	r1, #1
 800be42:	005b      	lsls	r3, r3, #1
 800be44:	e7ee      	b.n	800be24 <__lshift+0x1c>
 800be46:	2300      	movs	r3, #0
 800be48:	f100 0114 	add.w	r1, r0, #20
 800be4c:	f100 0210 	add.w	r2, r0, #16
 800be50:	4618      	mov	r0, r3
 800be52:	4553      	cmp	r3, sl
 800be54:	db33      	blt.n	800bebe <__lshift+0xb6>
 800be56:	6920      	ldr	r0, [r4, #16]
 800be58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be5c:	f104 0314 	add.w	r3, r4, #20
 800be60:	f019 091f 	ands.w	r9, r9, #31
 800be64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be6c:	d02b      	beq.n	800bec6 <__lshift+0xbe>
 800be6e:	f1c9 0e20 	rsb	lr, r9, #32
 800be72:	468a      	mov	sl, r1
 800be74:	2200      	movs	r2, #0
 800be76:	6818      	ldr	r0, [r3, #0]
 800be78:	fa00 f009 	lsl.w	r0, r0, r9
 800be7c:	4310      	orrs	r0, r2
 800be7e:	f84a 0b04 	str.w	r0, [sl], #4
 800be82:	f853 2b04 	ldr.w	r2, [r3], #4
 800be86:	459c      	cmp	ip, r3
 800be88:	fa22 f20e 	lsr.w	r2, r2, lr
 800be8c:	d8f3      	bhi.n	800be76 <__lshift+0x6e>
 800be8e:	ebac 0304 	sub.w	r3, ip, r4
 800be92:	3b15      	subs	r3, #21
 800be94:	f023 0303 	bic.w	r3, r3, #3
 800be98:	3304      	adds	r3, #4
 800be9a:	f104 0015 	add.w	r0, r4, #21
 800be9e:	4584      	cmp	ip, r0
 800bea0:	bf38      	it	cc
 800bea2:	2304      	movcc	r3, #4
 800bea4:	50ca      	str	r2, [r1, r3]
 800bea6:	b10a      	cbz	r2, 800beac <__lshift+0xa4>
 800bea8:	f108 0602 	add.w	r6, r8, #2
 800beac:	3e01      	subs	r6, #1
 800beae:	4638      	mov	r0, r7
 800beb0:	612e      	str	r6, [r5, #16]
 800beb2:	4621      	mov	r1, r4
 800beb4:	f7ff fd90 	bl	800b9d8 <_Bfree>
 800beb8:	4628      	mov	r0, r5
 800beba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bebe:	f842 0f04 	str.w	r0, [r2, #4]!
 800bec2:	3301      	adds	r3, #1
 800bec4:	e7c5      	b.n	800be52 <__lshift+0x4a>
 800bec6:	3904      	subs	r1, #4
 800bec8:	f853 2b04 	ldr.w	r2, [r3], #4
 800becc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bed0:	459c      	cmp	ip, r3
 800bed2:	d8f9      	bhi.n	800bec8 <__lshift+0xc0>
 800bed4:	e7ea      	b.n	800beac <__lshift+0xa4>
 800bed6:	bf00      	nop
 800bed8:	0800df79 	.word	0x0800df79
 800bedc:	0800dfea 	.word	0x0800dfea

0800bee0 <__mcmp>:
 800bee0:	690a      	ldr	r2, [r1, #16]
 800bee2:	4603      	mov	r3, r0
 800bee4:	6900      	ldr	r0, [r0, #16]
 800bee6:	1a80      	subs	r0, r0, r2
 800bee8:	b530      	push	{r4, r5, lr}
 800beea:	d10e      	bne.n	800bf0a <__mcmp+0x2a>
 800beec:	3314      	adds	r3, #20
 800beee:	3114      	adds	r1, #20
 800bef0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bef4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bef8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800befc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf00:	4295      	cmp	r5, r2
 800bf02:	d003      	beq.n	800bf0c <__mcmp+0x2c>
 800bf04:	d205      	bcs.n	800bf12 <__mcmp+0x32>
 800bf06:	f04f 30ff 	mov.w	r0, #4294967295
 800bf0a:	bd30      	pop	{r4, r5, pc}
 800bf0c:	42a3      	cmp	r3, r4
 800bf0e:	d3f3      	bcc.n	800bef8 <__mcmp+0x18>
 800bf10:	e7fb      	b.n	800bf0a <__mcmp+0x2a>
 800bf12:	2001      	movs	r0, #1
 800bf14:	e7f9      	b.n	800bf0a <__mcmp+0x2a>
	...

0800bf18 <__mdiff>:
 800bf18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1c:	4689      	mov	r9, r1
 800bf1e:	4606      	mov	r6, r0
 800bf20:	4611      	mov	r1, r2
 800bf22:	4648      	mov	r0, r9
 800bf24:	4614      	mov	r4, r2
 800bf26:	f7ff ffdb 	bl	800bee0 <__mcmp>
 800bf2a:	1e05      	subs	r5, r0, #0
 800bf2c:	d112      	bne.n	800bf54 <__mdiff+0x3c>
 800bf2e:	4629      	mov	r1, r5
 800bf30:	4630      	mov	r0, r6
 800bf32:	f7ff fd11 	bl	800b958 <_Balloc>
 800bf36:	4602      	mov	r2, r0
 800bf38:	b928      	cbnz	r0, 800bf46 <__mdiff+0x2e>
 800bf3a:	4b3f      	ldr	r3, [pc, #252]	@ (800c038 <__mdiff+0x120>)
 800bf3c:	f240 2137 	movw	r1, #567	@ 0x237
 800bf40:	483e      	ldr	r0, [pc, #248]	@ (800c03c <__mdiff+0x124>)
 800bf42:	f000 fbf5 	bl	800c730 <__assert_func>
 800bf46:	2301      	movs	r3, #1
 800bf48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf4c:	4610      	mov	r0, r2
 800bf4e:	b003      	add	sp, #12
 800bf50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf54:	bfbc      	itt	lt
 800bf56:	464b      	movlt	r3, r9
 800bf58:	46a1      	movlt	r9, r4
 800bf5a:	4630      	mov	r0, r6
 800bf5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf60:	bfba      	itte	lt
 800bf62:	461c      	movlt	r4, r3
 800bf64:	2501      	movlt	r5, #1
 800bf66:	2500      	movge	r5, #0
 800bf68:	f7ff fcf6 	bl	800b958 <_Balloc>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	b918      	cbnz	r0, 800bf78 <__mdiff+0x60>
 800bf70:	4b31      	ldr	r3, [pc, #196]	@ (800c038 <__mdiff+0x120>)
 800bf72:	f240 2145 	movw	r1, #581	@ 0x245
 800bf76:	e7e3      	b.n	800bf40 <__mdiff+0x28>
 800bf78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf7c:	6926      	ldr	r6, [r4, #16]
 800bf7e:	60c5      	str	r5, [r0, #12]
 800bf80:	f109 0310 	add.w	r3, r9, #16
 800bf84:	f109 0514 	add.w	r5, r9, #20
 800bf88:	f104 0e14 	add.w	lr, r4, #20
 800bf8c:	f100 0b14 	add.w	fp, r0, #20
 800bf90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bf94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bf98:	9301      	str	r3, [sp, #4]
 800bf9a:	46d9      	mov	r9, fp
 800bf9c:	f04f 0c00 	mov.w	ip, #0
 800bfa0:	9b01      	ldr	r3, [sp, #4]
 800bfa2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bfa6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bfaa:	9301      	str	r3, [sp, #4]
 800bfac:	fa1f f38a 	uxth.w	r3, sl
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	b283      	uxth	r3, r0
 800bfb4:	1acb      	subs	r3, r1, r3
 800bfb6:	0c00      	lsrs	r0, r0, #16
 800bfb8:	4463      	add	r3, ip
 800bfba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bfbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bfc2:	b29b      	uxth	r3, r3
 800bfc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bfc8:	4576      	cmp	r6, lr
 800bfca:	f849 3b04 	str.w	r3, [r9], #4
 800bfce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bfd2:	d8e5      	bhi.n	800bfa0 <__mdiff+0x88>
 800bfd4:	1b33      	subs	r3, r6, r4
 800bfd6:	3b15      	subs	r3, #21
 800bfd8:	f023 0303 	bic.w	r3, r3, #3
 800bfdc:	3415      	adds	r4, #21
 800bfde:	3304      	adds	r3, #4
 800bfe0:	42a6      	cmp	r6, r4
 800bfe2:	bf38      	it	cc
 800bfe4:	2304      	movcc	r3, #4
 800bfe6:	441d      	add	r5, r3
 800bfe8:	445b      	add	r3, fp
 800bfea:	461e      	mov	r6, r3
 800bfec:	462c      	mov	r4, r5
 800bfee:	4544      	cmp	r4, r8
 800bff0:	d30e      	bcc.n	800c010 <__mdiff+0xf8>
 800bff2:	f108 0103 	add.w	r1, r8, #3
 800bff6:	1b49      	subs	r1, r1, r5
 800bff8:	f021 0103 	bic.w	r1, r1, #3
 800bffc:	3d03      	subs	r5, #3
 800bffe:	45a8      	cmp	r8, r5
 800c000:	bf38      	it	cc
 800c002:	2100      	movcc	r1, #0
 800c004:	440b      	add	r3, r1
 800c006:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c00a:	b191      	cbz	r1, 800c032 <__mdiff+0x11a>
 800c00c:	6117      	str	r7, [r2, #16]
 800c00e:	e79d      	b.n	800bf4c <__mdiff+0x34>
 800c010:	f854 1b04 	ldr.w	r1, [r4], #4
 800c014:	46e6      	mov	lr, ip
 800c016:	0c08      	lsrs	r0, r1, #16
 800c018:	fa1c fc81 	uxtah	ip, ip, r1
 800c01c:	4471      	add	r1, lr
 800c01e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c022:	b289      	uxth	r1, r1
 800c024:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c028:	f846 1b04 	str.w	r1, [r6], #4
 800c02c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c030:	e7dd      	b.n	800bfee <__mdiff+0xd6>
 800c032:	3f01      	subs	r7, #1
 800c034:	e7e7      	b.n	800c006 <__mdiff+0xee>
 800c036:	bf00      	nop
 800c038:	0800df79 	.word	0x0800df79
 800c03c:	0800dfea 	.word	0x0800dfea

0800c040 <__ulp>:
 800c040:	b082      	sub	sp, #8
 800c042:	ed8d 0b00 	vstr	d0, [sp]
 800c046:	9a01      	ldr	r2, [sp, #4]
 800c048:	4b0f      	ldr	r3, [pc, #60]	@ (800c088 <__ulp+0x48>)
 800c04a:	4013      	ands	r3, r2
 800c04c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c050:	2b00      	cmp	r3, #0
 800c052:	dc08      	bgt.n	800c066 <__ulp+0x26>
 800c054:	425b      	negs	r3, r3
 800c056:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c05a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c05e:	da04      	bge.n	800c06a <__ulp+0x2a>
 800c060:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c064:	4113      	asrs	r3, r2
 800c066:	2200      	movs	r2, #0
 800c068:	e008      	b.n	800c07c <__ulp+0x3c>
 800c06a:	f1a2 0314 	sub.w	r3, r2, #20
 800c06e:	2b1e      	cmp	r3, #30
 800c070:	bfda      	itte	le
 800c072:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c076:	40da      	lsrle	r2, r3
 800c078:	2201      	movgt	r2, #1
 800c07a:	2300      	movs	r3, #0
 800c07c:	4619      	mov	r1, r3
 800c07e:	4610      	mov	r0, r2
 800c080:	ec41 0b10 	vmov	d0, r0, r1
 800c084:	b002      	add	sp, #8
 800c086:	4770      	bx	lr
 800c088:	7ff00000 	.word	0x7ff00000

0800c08c <__b2d>:
 800c08c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c090:	6906      	ldr	r6, [r0, #16]
 800c092:	f100 0814 	add.w	r8, r0, #20
 800c096:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c09a:	1f37      	subs	r7, r6, #4
 800c09c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0a0:	4610      	mov	r0, r2
 800c0a2:	f7ff fd4b 	bl	800bb3c <__hi0bits>
 800c0a6:	f1c0 0320 	rsb	r3, r0, #32
 800c0aa:	280a      	cmp	r0, #10
 800c0ac:	600b      	str	r3, [r1, #0]
 800c0ae:	491b      	ldr	r1, [pc, #108]	@ (800c11c <__b2d+0x90>)
 800c0b0:	dc15      	bgt.n	800c0de <__b2d+0x52>
 800c0b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c0b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c0ba:	45b8      	cmp	r8, r7
 800c0bc:	ea43 0501 	orr.w	r5, r3, r1
 800c0c0:	bf34      	ite	cc
 800c0c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0c6:	2300      	movcs	r3, #0
 800c0c8:	3015      	adds	r0, #21
 800c0ca:	fa02 f000 	lsl.w	r0, r2, r0
 800c0ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800c0d2:	4303      	orrs	r3, r0
 800c0d4:	461c      	mov	r4, r3
 800c0d6:	ec45 4b10 	vmov	d0, r4, r5
 800c0da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0de:	45b8      	cmp	r8, r7
 800c0e0:	bf3a      	itte	cc
 800c0e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c0ea:	2300      	movcs	r3, #0
 800c0ec:	380b      	subs	r0, #11
 800c0ee:	d012      	beq.n	800c116 <__b2d+0x8a>
 800c0f0:	f1c0 0120 	rsb	r1, r0, #32
 800c0f4:	fa23 f401 	lsr.w	r4, r3, r1
 800c0f8:	4082      	lsls	r2, r0
 800c0fa:	4322      	orrs	r2, r4
 800c0fc:	4547      	cmp	r7, r8
 800c0fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c102:	bf8c      	ite	hi
 800c104:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c108:	2200      	movls	r2, #0
 800c10a:	4083      	lsls	r3, r0
 800c10c:	40ca      	lsrs	r2, r1
 800c10e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c112:	4313      	orrs	r3, r2
 800c114:	e7de      	b.n	800c0d4 <__b2d+0x48>
 800c116:	ea42 0501 	orr.w	r5, r2, r1
 800c11a:	e7db      	b.n	800c0d4 <__b2d+0x48>
 800c11c:	3ff00000 	.word	0x3ff00000

0800c120 <__d2b>:
 800c120:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c124:	460f      	mov	r7, r1
 800c126:	2101      	movs	r1, #1
 800c128:	ec59 8b10 	vmov	r8, r9, d0
 800c12c:	4616      	mov	r6, r2
 800c12e:	f7ff fc13 	bl	800b958 <_Balloc>
 800c132:	4604      	mov	r4, r0
 800c134:	b930      	cbnz	r0, 800c144 <__d2b+0x24>
 800c136:	4602      	mov	r2, r0
 800c138:	4b23      	ldr	r3, [pc, #140]	@ (800c1c8 <__d2b+0xa8>)
 800c13a:	4824      	ldr	r0, [pc, #144]	@ (800c1cc <__d2b+0xac>)
 800c13c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c140:	f000 faf6 	bl	800c730 <__assert_func>
 800c144:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c148:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c14c:	b10d      	cbz	r5, 800c152 <__d2b+0x32>
 800c14e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c152:	9301      	str	r3, [sp, #4]
 800c154:	f1b8 0300 	subs.w	r3, r8, #0
 800c158:	d023      	beq.n	800c1a2 <__d2b+0x82>
 800c15a:	4668      	mov	r0, sp
 800c15c:	9300      	str	r3, [sp, #0]
 800c15e:	f7ff fd0c 	bl	800bb7a <__lo0bits>
 800c162:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c166:	b1d0      	cbz	r0, 800c19e <__d2b+0x7e>
 800c168:	f1c0 0320 	rsb	r3, r0, #32
 800c16c:	fa02 f303 	lsl.w	r3, r2, r3
 800c170:	430b      	orrs	r3, r1
 800c172:	40c2      	lsrs	r2, r0
 800c174:	6163      	str	r3, [r4, #20]
 800c176:	9201      	str	r2, [sp, #4]
 800c178:	9b01      	ldr	r3, [sp, #4]
 800c17a:	61a3      	str	r3, [r4, #24]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	bf0c      	ite	eq
 800c180:	2201      	moveq	r2, #1
 800c182:	2202      	movne	r2, #2
 800c184:	6122      	str	r2, [r4, #16]
 800c186:	b1a5      	cbz	r5, 800c1b2 <__d2b+0x92>
 800c188:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c18c:	4405      	add	r5, r0
 800c18e:	603d      	str	r5, [r7, #0]
 800c190:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c194:	6030      	str	r0, [r6, #0]
 800c196:	4620      	mov	r0, r4
 800c198:	b003      	add	sp, #12
 800c19a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c19e:	6161      	str	r1, [r4, #20]
 800c1a0:	e7ea      	b.n	800c178 <__d2b+0x58>
 800c1a2:	a801      	add	r0, sp, #4
 800c1a4:	f7ff fce9 	bl	800bb7a <__lo0bits>
 800c1a8:	9b01      	ldr	r3, [sp, #4]
 800c1aa:	6163      	str	r3, [r4, #20]
 800c1ac:	3020      	adds	r0, #32
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	e7e8      	b.n	800c184 <__d2b+0x64>
 800c1b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c1ba:	6038      	str	r0, [r7, #0]
 800c1bc:	6918      	ldr	r0, [r3, #16]
 800c1be:	f7ff fcbd 	bl	800bb3c <__hi0bits>
 800c1c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1c6:	e7e5      	b.n	800c194 <__d2b+0x74>
 800c1c8:	0800df79 	.word	0x0800df79
 800c1cc:	0800dfea 	.word	0x0800dfea

0800c1d0 <__ratio>:
 800c1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1d4:	b085      	sub	sp, #20
 800c1d6:	e9cd 1000 	strd	r1, r0, [sp]
 800c1da:	a902      	add	r1, sp, #8
 800c1dc:	f7ff ff56 	bl	800c08c <__b2d>
 800c1e0:	9800      	ldr	r0, [sp, #0]
 800c1e2:	a903      	add	r1, sp, #12
 800c1e4:	ec55 4b10 	vmov	r4, r5, d0
 800c1e8:	f7ff ff50 	bl	800c08c <__b2d>
 800c1ec:	9b01      	ldr	r3, [sp, #4]
 800c1ee:	6919      	ldr	r1, [r3, #16]
 800c1f0:	9b00      	ldr	r3, [sp, #0]
 800c1f2:	691b      	ldr	r3, [r3, #16]
 800c1f4:	1ac9      	subs	r1, r1, r3
 800c1f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c1fa:	1a9b      	subs	r3, r3, r2
 800c1fc:	ec5b ab10 	vmov	sl, fp, d0
 800c200:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c204:	2b00      	cmp	r3, #0
 800c206:	bfce      	itee	gt
 800c208:	462a      	movgt	r2, r5
 800c20a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c20e:	465a      	movle	r2, fp
 800c210:	462f      	mov	r7, r5
 800c212:	46d9      	mov	r9, fp
 800c214:	bfcc      	ite	gt
 800c216:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c21a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c21e:	464b      	mov	r3, r9
 800c220:	4652      	mov	r2, sl
 800c222:	4620      	mov	r0, r4
 800c224:	4639      	mov	r1, r7
 800c226:	f7f4 fb31 	bl	800088c <__aeabi_ddiv>
 800c22a:	ec41 0b10 	vmov	d0, r0, r1
 800c22e:	b005      	add	sp, #20
 800c230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c234 <__copybits>:
 800c234:	3901      	subs	r1, #1
 800c236:	b570      	push	{r4, r5, r6, lr}
 800c238:	1149      	asrs	r1, r1, #5
 800c23a:	6914      	ldr	r4, [r2, #16]
 800c23c:	3101      	adds	r1, #1
 800c23e:	f102 0314 	add.w	r3, r2, #20
 800c242:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c246:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c24a:	1f05      	subs	r5, r0, #4
 800c24c:	42a3      	cmp	r3, r4
 800c24e:	d30c      	bcc.n	800c26a <__copybits+0x36>
 800c250:	1aa3      	subs	r3, r4, r2
 800c252:	3b11      	subs	r3, #17
 800c254:	f023 0303 	bic.w	r3, r3, #3
 800c258:	3211      	adds	r2, #17
 800c25a:	42a2      	cmp	r2, r4
 800c25c:	bf88      	it	hi
 800c25e:	2300      	movhi	r3, #0
 800c260:	4418      	add	r0, r3
 800c262:	2300      	movs	r3, #0
 800c264:	4288      	cmp	r0, r1
 800c266:	d305      	bcc.n	800c274 <__copybits+0x40>
 800c268:	bd70      	pop	{r4, r5, r6, pc}
 800c26a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c26e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c272:	e7eb      	b.n	800c24c <__copybits+0x18>
 800c274:	f840 3b04 	str.w	r3, [r0], #4
 800c278:	e7f4      	b.n	800c264 <__copybits+0x30>

0800c27a <__any_on>:
 800c27a:	f100 0214 	add.w	r2, r0, #20
 800c27e:	6900      	ldr	r0, [r0, #16]
 800c280:	114b      	asrs	r3, r1, #5
 800c282:	4298      	cmp	r0, r3
 800c284:	b510      	push	{r4, lr}
 800c286:	db11      	blt.n	800c2ac <__any_on+0x32>
 800c288:	dd0a      	ble.n	800c2a0 <__any_on+0x26>
 800c28a:	f011 011f 	ands.w	r1, r1, #31
 800c28e:	d007      	beq.n	800c2a0 <__any_on+0x26>
 800c290:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c294:	fa24 f001 	lsr.w	r0, r4, r1
 800c298:	fa00 f101 	lsl.w	r1, r0, r1
 800c29c:	428c      	cmp	r4, r1
 800c29e:	d10b      	bne.n	800c2b8 <__any_on+0x3e>
 800c2a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	d803      	bhi.n	800c2b0 <__any_on+0x36>
 800c2a8:	2000      	movs	r0, #0
 800c2aa:	bd10      	pop	{r4, pc}
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	e7f7      	b.n	800c2a0 <__any_on+0x26>
 800c2b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2b4:	2900      	cmp	r1, #0
 800c2b6:	d0f5      	beq.n	800c2a4 <__any_on+0x2a>
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	e7f6      	b.n	800c2aa <__any_on+0x30>

0800c2bc <__ascii_wctomb>:
 800c2bc:	4603      	mov	r3, r0
 800c2be:	4608      	mov	r0, r1
 800c2c0:	b141      	cbz	r1, 800c2d4 <__ascii_wctomb+0x18>
 800c2c2:	2aff      	cmp	r2, #255	@ 0xff
 800c2c4:	d904      	bls.n	800c2d0 <__ascii_wctomb+0x14>
 800c2c6:	228a      	movs	r2, #138	@ 0x8a
 800c2c8:	601a      	str	r2, [r3, #0]
 800c2ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ce:	4770      	bx	lr
 800c2d0:	700a      	strb	r2, [r1, #0]
 800c2d2:	2001      	movs	r0, #1
 800c2d4:	4770      	bx	lr

0800c2d6 <__ssputs_r>:
 800c2d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2da:	688e      	ldr	r6, [r1, #8]
 800c2dc:	461f      	mov	r7, r3
 800c2de:	42be      	cmp	r6, r7
 800c2e0:	680b      	ldr	r3, [r1, #0]
 800c2e2:	4682      	mov	sl, r0
 800c2e4:	460c      	mov	r4, r1
 800c2e6:	4690      	mov	r8, r2
 800c2e8:	d82d      	bhi.n	800c346 <__ssputs_r+0x70>
 800c2ea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c2ee:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c2f2:	d026      	beq.n	800c342 <__ssputs_r+0x6c>
 800c2f4:	6965      	ldr	r5, [r4, #20]
 800c2f6:	6909      	ldr	r1, [r1, #16]
 800c2f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2fc:	eba3 0901 	sub.w	r9, r3, r1
 800c300:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c304:	1c7b      	adds	r3, r7, #1
 800c306:	444b      	add	r3, r9
 800c308:	106d      	asrs	r5, r5, #1
 800c30a:	429d      	cmp	r5, r3
 800c30c:	bf38      	it	cc
 800c30e:	461d      	movcc	r5, r3
 800c310:	0553      	lsls	r3, r2, #21
 800c312:	d527      	bpl.n	800c364 <__ssputs_r+0x8e>
 800c314:	4629      	mov	r1, r5
 800c316:	f7ff fa81 	bl	800b81c <_malloc_r>
 800c31a:	4606      	mov	r6, r0
 800c31c:	b360      	cbz	r0, 800c378 <__ssputs_r+0xa2>
 800c31e:	6921      	ldr	r1, [r4, #16]
 800c320:	464a      	mov	r2, r9
 800c322:	f7fe f86a 	bl	800a3fa <memcpy>
 800c326:	89a3      	ldrh	r3, [r4, #12]
 800c328:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c32c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c330:	81a3      	strh	r3, [r4, #12]
 800c332:	6126      	str	r6, [r4, #16]
 800c334:	6165      	str	r5, [r4, #20]
 800c336:	444e      	add	r6, r9
 800c338:	eba5 0509 	sub.w	r5, r5, r9
 800c33c:	6026      	str	r6, [r4, #0]
 800c33e:	60a5      	str	r5, [r4, #8]
 800c340:	463e      	mov	r6, r7
 800c342:	42be      	cmp	r6, r7
 800c344:	d900      	bls.n	800c348 <__ssputs_r+0x72>
 800c346:	463e      	mov	r6, r7
 800c348:	6820      	ldr	r0, [r4, #0]
 800c34a:	4632      	mov	r2, r6
 800c34c:	4641      	mov	r1, r8
 800c34e:	f000 f9c5 	bl	800c6dc <memmove>
 800c352:	68a3      	ldr	r3, [r4, #8]
 800c354:	1b9b      	subs	r3, r3, r6
 800c356:	60a3      	str	r3, [r4, #8]
 800c358:	6823      	ldr	r3, [r4, #0]
 800c35a:	4433      	add	r3, r6
 800c35c:	6023      	str	r3, [r4, #0]
 800c35e:	2000      	movs	r0, #0
 800c360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c364:	462a      	mov	r2, r5
 800c366:	f000 fa15 	bl	800c794 <_realloc_r>
 800c36a:	4606      	mov	r6, r0
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d1e0      	bne.n	800c332 <__ssputs_r+0x5c>
 800c370:	6921      	ldr	r1, [r4, #16]
 800c372:	4650      	mov	r0, sl
 800c374:	f7fe fea4 	bl	800b0c0 <_free_r>
 800c378:	230c      	movs	r3, #12
 800c37a:	f8ca 3000 	str.w	r3, [sl]
 800c37e:	89a3      	ldrh	r3, [r4, #12]
 800c380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c384:	81a3      	strh	r3, [r4, #12]
 800c386:	f04f 30ff 	mov.w	r0, #4294967295
 800c38a:	e7e9      	b.n	800c360 <__ssputs_r+0x8a>

0800c38c <_svfiprintf_r>:
 800c38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c390:	4698      	mov	r8, r3
 800c392:	898b      	ldrh	r3, [r1, #12]
 800c394:	061b      	lsls	r3, r3, #24
 800c396:	b09d      	sub	sp, #116	@ 0x74
 800c398:	4607      	mov	r7, r0
 800c39a:	460d      	mov	r5, r1
 800c39c:	4614      	mov	r4, r2
 800c39e:	d510      	bpl.n	800c3c2 <_svfiprintf_r+0x36>
 800c3a0:	690b      	ldr	r3, [r1, #16]
 800c3a2:	b973      	cbnz	r3, 800c3c2 <_svfiprintf_r+0x36>
 800c3a4:	2140      	movs	r1, #64	@ 0x40
 800c3a6:	f7ff fa39 	bl	800b81c <_malloc_r>
 800c3aa:	6028      	str	r0, [r5, #0]
 800c3ac:	6128      	str	r0, [r5, #16]
 800c3ae:	b930      	cbnz	r0, 800c3be <_svfiprintf_r+0x32>
 800c3b0:	230c      	movs	r3, #12
 800c3b2:	603b      	str	r3, [r7, #0]
 800c3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b8:	b01d      	add	sp, #116	@ 0x74
 800c3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3be:	2340      	movs	r3, #64	@ 0x40
 800c3c0:	616b      	str	r3, [r5, #20]
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3c6:	2320      	movs	r3, #32
 800c3c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c3cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3d0:	2330      	movs	r3, #48	@ 0x30
 800c3d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c570 <_svfiprintf_r+0x1e4>
 800c3d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c3da:	f04f 0901 	mov.w	r9, #1
 800c3de:	4623      	mov	r3, r4
 800c3e0:	469a      	mov	sl, r3
 800c3e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3e6:	b10a      	cbz	r2, 800c3ec <_svfiprintf_r+0x60>
 800c3e8:	2a25      	cmp	r2, #37	@ 0x25
 800c3ea:	d1f9      	bne.n	800c3e0 <_svfiprintf_r+0x54>
 800c3ec:	ebba 0b04 	subs.w	fp, sl, r4
 800c3f0:	d00b      	beq.n	800c40a <_svfiprintf_r+0x7e>
 800c3f2:	465b      	mov	r3, fp
 800c3f4:	4622      	mov	r2, r4
 800c3f6:	4629      	mov	r1, r5
 800c3f8:	4638      	mov	r0, r7
 800c3fa:	f7ff ff6c 	bl	800c2d6 <__ssputs_r>
 800c3fe:	3001      	adds	r0, #1
 800c400:	f000 80a7 	beq.w	800c552 <_svfiprintf_r+0x1c6>
 800c404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c406:	445a      	add	r2, fp
 800c408:	9209      	str	r2, [sp, #36]	@ 0x24
 800c40a:	f89a 3000 	ldrb.w	r3, [sl]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	f000 809f 	beq.w	800c552 <_svfiprintf_r+0x1c6>
 800c414:	2300      	movs	r3, #0
 800c416:	f04f 32ff 	mov.w	r2, #4294967295
 800c41a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c41e:	f10a 0a01 	add.w	sl, sl, #1
 800c422:	9304      	str	r3, [sp, #16]
 800c424:	9307      	str	r3, [sp, #28]
 800c426:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c42a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c42c:	4654      	mov	r4, sl
 800c42e:	2205      	movs	r2, #5
 800c430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c434:	484e      	ldr	r0, [pc, #312]	@ (800c570 <_svfiprintf_r+0x1e4>)
 800c436:	f7f3 feeb 	bl	8000210 <memchr>
 800c43a:	9a04      	ldr	r2, [sp, #16]
 800c43c:	b9d8      	cbnz	r0, 800c476 <_svfiprintf_r+0xea>
 800c43e:	06d0      	lsls	r0, r2, #27
 800c440:	bf44      	itt	mi
 800c442:	2320      	movmi	r3, #32
 800c444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c448:	0711      	lsls	r1, r2, #28
 800c44a:	bf44      	itt	mi
 800c44c:	232b      	movmi	r3, #43	@ 0x2b
 800c44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c452:	f89a 3000 	ldrb.w	r3, [sl]
 800c456:	2b2a      	cmp	r3, #42	@ 0x2a
 800c458:	d015      	beq.n	800c486 <_svfiprintf_r+0xfa>
 800c45a:	9a07      	ldr	r2, [sp, #28]
 800c45c:	4654      	mov	r4, sl
 800c45e:	2000      	movs	r0, #0
 800c460:	f04f 0c0a 	mov.w	ip, #10
 800c464:	4621      	mov	r1, r4
 800c466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c46a:	3b30      	subs	r3, #48	@ 0x30
 800c46c:	2b09      	cmp	r3, #9
 800c46e:	d94b      	bls.n	800c508 <_svfiprintf_r+0x17c>
 800c470:	b1b0      	cbz	r0, 800c4a0 <_svfiprintf_r+0x114>
 800c472:	9207      	str	r2, [sp, #28]
 800c474:	e014      	b.n	800c4a0 <_svfiprintf_r+0x114>
 800c476:	eba0 0308 	sub.w	r3, r0, r8
 800c47a:	fa09 f303 	lsl.w	r3, r9, r3
 800c47e:	4313      	orrs	r3, r2
 800c480:	9304      	str	r3, [sp, #16]
 800c482:	46a2      	mov	sl, r4
 800c484:	e7d2      	b.n	800c42c <_svfiprintf_r+0xa0>
 800c486:	9b03      	ldr	r3, [sp, #12]
 800c488:	1d19      	adds	r1, r3, #4
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	9103      	str	r1, [sp, #12]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	bfbb      	ittet	lt
 800c492:	425b      	neglt	r3, r3
 800c494:	f042 0202 	orrlt.w	r2, r2, #2
 800c498:	9307      	strge	r3, [sp, #28]
 800c49a:	9307      	strlt	r3, [sp, #28]
 800c49c:	bfb8      	it	lt
 800c49e:	9204      	strlt	r2, [sp, #16]
 800c4a0:	7823      	ldrb	r3, [r4, #0]
 800c4a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c4a4:	d10a      	bne.n	800c4bc <_svfiprintf_r+0x130>
 800c4a6:	7863      	ldrb	r3, [r4, #1]
 800c4a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4aa:	d132      	bne.n	800c512 <_svfiprintf_r+0x186>
 800c4ac:	9b03      	ldr	r3, [sp, #12]
 800c4ae:	1d1a      	adds	r2, r3, #4
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	9203      	str	r2, [sp, #12]
 800c4b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c4b8:	3402      	adds	r4, #2
 800c4ba:	9305      	str	r3, [sp, #20]
 800c4bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c580 <_svfiprintf_r+0x1f4>
 800c4c0:	7821      	ldrb	r1, [r4, #0]
 800c4c2:	2203      	movs	r2, #3
 800c4c4:	4650      	mov	r0, sl
 800c4c6:	f7f3 fea3 	bl	8000210 <memchr>
 800c4ca:	b138      	cbz	r0, 800c4dc <_svfiprintf_r+0x150>
 800c4cc:	9b04      	ldr	r3, [sp, #16]
 800c4ce:	eba0 000a 	sub.w	r0, r0, sl
 800c4d2:	2240      	movs	r2, #64	@ 0x40
 800c4d4:	4082      	lsls	r2, r0
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	3401      	adds	r4, #1
 800c4da:	9304      	str	r3, [sp, #16]
 800c4dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4e0:	4824      	ldr	r0, [pc, #144]	@ (800c574 <_svfiprintf_r+0x1e8>)
 800c4e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4e6:	2206      	movs	r2, #6
 800c4e8:	f7f3 fe92 	bl	8000210 <memchr>
 800c4ec:	2800      	cmp	r0, #0
 800c4ee:	d036      	beq.n	800c55e <_svfiprintf_r+0x1d2>
 800c4f0:	4b21      	ldr	r3, [pc, #132]	@ (800c578 <_svfiprintf_r+0x1ec>)
 800c4f2:	bb1b      	cbnz	r3, 800c53c <_svfiprintf_r+0x1b0>
 800c4f4:	9b03      	ldr	r3, [sp, #12]
 800c4f6:	3307      	adds	r3, #7
 800c4f8:	f023 0307 	bic.w	r3, r3, #7
 800c4fc:	3308      	adds	r3, #8
 800c4fe:	9303      	str	r3, [sp, #12]
 800c500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c502:	4433      	add	r3, r6
 800c504:	9309      	str	r3, [sp, #36]	@ 0x24
 800c506:	e76a      	b.n	800c3de <_svfiprintf_r+0x52>
 800c508:	fb0c 3202 	mla	r2, ip, r2, r3
 800c50c:	460c      	mov	r4, r1
 800c50e:	2001      	movs	r0, #1
 800c510:	e7a8      	b.n	800c464 <_svfiprintf_r+0xd8>
 800c512:	2300      	movs	r3, #0
 800c514:	3401      	adds	r4, #1
 800c516:	9305      	str	r3, [sp, #20]
 800c518:	4619      	mov	r1, r3
 800c51a:	f04f 0c0a 	mov.w	ip, #10
 800c51e:	4620      	mov	r0, r4
 800c520:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c524:	3a30      	subs	r2, #48	@ 0x30
 800c526:	2a09      	cmp	r2, #9
 800c528:	d903      	bls.n	800c532 <_svfiprintf_r+0x1a6>
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d0c6      	beq.n	800c4bc <_svfiprintf_r+0x130>
 800c52e:	9105      	str	r1, [sp, #20]
 800c530:	e7c4      	b.n	800c4bc <_svfiprintf_r+0x130>
 800c532:	fb0c 2101 	mla	r1, ip, r1, r2
 800c536:	4604      	mov	r4, r0
 800c538:	2301      	movs	r3, #1
 800c53a:	e7f0      	b.n	800c51e <_svfiprintf_r+0x192>
 800c53c:	ab03      	add	r3, sp, #12
 800c53e:	9300      	str	r3, [sp, #0]
 800c540:	462a      	mov	r2, r5
 800c542:	4b0e      	ldr	r3, [pc, #56]	@ (800c57c <_svfiprintf_r+0x1f0>)
 800c544:	a904      	add	r1, sp, #16
 800c546:	4638      	mov	r0, r7
 800c548:	f7fd f9aa 	bl	80098a0 <_printf_float>
 800c54c:	1c42      	adds	r2, r0, #1
 800c54e:	4606      	mov	r6, r0
 800c550:	d1d6      	bne.n	800c500 <_svfiprintf_r+0x174>
 800c552:	89ab      	ldrh	r3, [r5, #12]
 800c554:	065b      	lsls	r3, r3, #25
 800c556:	f53f af2d 	bmi.w	800c3b4 <_svfiprintf_r+0x28>
 800c55a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c55c:	e72c      	b.n	800c3b8 <_svfiprintf_r+0x2c>
 800c55e:	ab03      	add	r3, sp, #12
 800c560:	9300      	str	r3, [sp, #0]
 800c562:	462a      	mov	r2, r5
 800c564:	4b05      	ldr	r3, [pc, #20]	@ (800c57c <_svfiprintf_r+0x1f0>)
 800c566:	a904      	add	r1, sp, #16
 800c568:	4638      	mov	r0, r7
 800c56a:	f7fd fc31 	bl	8009dd0 <_printf_i>
 800c56e:	e7ed      	b.n	800c54c <_svfiprintf_r+0x1c0>
 800c570:	0800e140 	.word	0x0800e140
 800c574:	0800e14a 	.word	0x0800e14a
 800c578:	080098a1 	.word	0x080098a1
 800c57c:	0800c2d7 	.word	0x0800c2d7
 800c580:	0800e146 	.word	0x0800e146

0800c584 <__sflush_r>:
 800c584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c58c:	0716      	lsls	r6, r2, #28
 800c58e:	4605      	mov	r5, r0
 800c590:	460c      	mov	r4, r1
 800c592:	d454      	bmi.n	800c63e <__sflush_r+0xba>
 800c594:	684b      	ldr	r3, [r1, #4]
 800c596:	2b00      	cmp	r3, #0
 800c598:	dc02      	bgt.n	800c5a0 <__sflush_r+0x1c>
 800c59a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	dd48      	ble.n	800c632 <__sflush_r+0xae>
 800c5a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5a2:	2e00      	cmp	r6, #0
 800c5a4:	d045      	beq.n	800c632 <__sflush_r+0xae>
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5ac:	682f      	ldr	r7, [r5, #0]
 800c5ae:	6a21      	ldr	r1, [r4, #32]
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	d030      	beq.n	800c616 <__sflush_r+0x92>
 800c5b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c5b6:	89a3      	ldrh	r3, [r4, #12]
 800c5b8:	0759      	lsls	r1, r3, #29
 800c5ba:	d505      	bpl.n	800c5c8 <__sflush_r+0x44>
 800c5bc:	6863      	ldr	r3, [r4, #4]
 800c5be:	1ad2      	subs	r2, r2, r3
 800c5c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5c2:	b10b      	cbz	r3, 800c5c8 <__sflush_r+0x44>
 800c5c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c5c6:	1ad2      	subs	r2, r2, r3
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5cc:	6a21      	ldr	r1, [r4, #32]
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	47b0      	blx	r6
 800c5d2:	1c43      	adds	r3, r0, #1
 800c5d4:	89a3      	ldrh	r3, [r4, #12]
 800c5d6:	d106      	bne.n	800c5e6 <__sflush_r+0x62>
 800c5d8:	6829      	ldr	r1, [r5, #0]
 800c5da:	291d      	cmp	r1, #29
 800c5dc:	d82b      	bhi.n	800c636 <__sflush_r+0xb2>
 800c5de:	4a2a      	ldr	r2, [pc, #168]	@ (800c688 <__sflush_r+0x104>)
 800c5e0:	410a      	asrs	r2, r1
 800c5e2:	07d6      	lsls	r6, r2, #31
 800c5e4:	d427      	bmi.n	800c636 <__sflush_r+0xb2>
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	6062      	str	r2, [r4, #4]
 800c5ea:	04d9      	lsls	r1, r3, #19
 800c5ec:	6922      	ldr	r2, [r4, #16]
 800c5ee:	6022      	str	r2, [r4, #0]
 800c5f0:	d504      	bpl.n	800c5fc <__sflush_r+0x78>
 800c5f2:	1c42      	adds	r2, r0, #1
 800c5f4:	d101      	bne.n	800c5fa <__sflush_r+0x76>
 800c5f6:	682b      	ldr	r3, [r5, #0]
 800c5f8:	b903      	cbnz	r3, 800c5fc <__sflush_r+0x78>
 800c5fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5fe:	602f      	str	r7, [r5, #0]
 800c600:	b1b9      	cbz	r1, 800c632 <__sflush_r+0xae>
 800c602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c606:	4299      	cmp	r1, r3
 800c608:	d002      	beq.n	800c610 <__sflush_r+0x8c>
 800c60a:	4628      	mov	r0, r5
 800c60c:	f7fe fd58 	bl	800b0c0 <_free_r>
 800c610:	2300      	movs	r3, #0
 800c612:	6363      	str	r3, [r4, #52]	@ 0x34
 800c614:	e00d      	b.n	800c632 <__sflush_r+0xae>
 800c616:	2301      	movs	r3, #1
 800c618:	4628      	mov	r0, r5
 800c61a:	47b0      	blx	r6
 800c61c:	4602      	mov	r2, r0
 800c61e:	1c50      	adds	r0, r2, #1
 800c620:	d1c9      	bne.n	800c5b6 <__sflush_r+0x32>
 800c622:	682b      	ldr	r3, [r5, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d0c6      	beq.n	800c5b6 <__sflush_r+0x32>
 800c628:	2b1d      	cmp	r3, #29
 800c62a:	d001      	beq.n	800c630 <__sflush_r+0xac>
 800c62c:	2b16      	cmp	r3, #22
 800c62e:	d11e      	bne.n	800c66e <__sflush_r+0xea>
 800c630:	602f      	str	r7, [r5, #0]
 800c632:	2000      	movs	r0, #0
 800c634:	e022      	b.n	800c67c <__sflush_r+0xf8>
 800c636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c63a:	b21b      	sxth	r3, r3
 800c63c:	e01b      	b.n	800c676 <__sflush_r+0xf2>
 800c63e:	690f      	ldr	r7, [r1, #16]
 800c640:	2f00      	cmp	r7, #0
 800c642:	d0f6      	beq.n	800c632 <__sflush_r+0xae>
 800c644:	0793      	lsls	r3, r2, #30
 800c646:	680e      	ldr	r6, [r1, #0]
 800c648:	bf08      	it	eq
 800c64a:	694b      	ldreq	r3, [r1, #20]
 800c64c:	600f      	str	r7, [r1, #0]
 800c64e:	bf18      	it	ne
 800c650:	2300      	movne	r3, #0
 800c652:	eba6 0807 	sub.w	r8, r6, r7
 800c656:	608b      	str	r3, [r1, #8]
 800c658:	f1b8 0f00 	cmp.w	r8, #0
 800c65c:	dde9      	ble.n	800c632 <__sflush_r+0xae>
 800c65e:	6a21      	ldr	r1, [r4, #32]
 800c660:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c662:	4643      	mov	r3, r8
 800c664:	463a      	mov	r2, r7
 800c666:	4628      	mov	r0, r5
 800c668:	47b0      	blx	r6
 800c66a:	2800      	cmp	r0, #0
 800c66c:	dc08      	bgt.n	800c680 <__sflush_r+0xfc>
 800c66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c676:	81a3      	strh	r3, [r4, #12]
 800c678:	f04f 30ff 	mov.w	r0, #4294967295
 800c67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c680:	4407      	add	r7, r0
 800c682:	eba8 0800 	sub.w	r8, r8, r0
 800c686:	e7e7      	b.n	800c658 <__sflush_r+0xd4>
 800c688:	dfbffffe 	.word	0xdfbffffe

0800c68c <_fflush_r>:
 800c68c:	b538      	push	{r3, r4, r5, lr}
 800c68e:	690b      	ldr	r3, [r1, #16]
 800c690:	4605      	mov	r5, r0
 800c692:	460c      	mov	r4, r1
 800c694:	b913      	cbnz	r3, 800c69c <_fflush_r+0x10>
 800c696:	2500      	movs	r5, #0
 800c698:	4628      	mov	r0, r5
 800c69a:	bd38      	pop	{r3, r4, r5, pc}
 800c69c:	b118      	cbz	r0, 800c6a6 <_fflush_r+0x1a>
 800c69e:	6a03      	ldr	r3, [r0, #32]
 800c6a0:	b90b      	cbnz	r3, 800c6a6 <_fflush_r+0x1a>
 800c6a2:	f7fd fd41 	bl	800a128 <__sinit>
 800c6a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d0f3      	beq.n	800c696 <_fflush_r+0xa>
 800c6ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6b0:	07d0      	lsls	r0, r2, #31
 800c6b2:	d404      	bmi.n	800c6be <_fflush_r+0x32>
 800c6b4:	0599      	lsls	r1, r3, #22
 800c6b6:	d402      	bmi.n	800c6be <_fflush_r+0x32>
 800c6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6ba:	f7fd fe94 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 800c6be:	4628      	mov	r0, r5
 800c6c0:	4621      	mov	r1, r4
 800c6c2:	f7ff ff5f 	bl	800c584 <__sflush_r>
 800c6c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6c8:	07da      	lsls	r2, r3, #31
 800c6ca:	4605      	mov	r5, r0
 800c6cc:	d4e4      	bmi.n	800c698 <_fflush_r+0xc>
 800c6ce:	89a3      	ldrh	r3, [r4, #12]
 800c6d0:	059b      	lsls	r3, r3, #22
 800c6d2:	d4e1      	bmi.n	800c698 <_fflush_r+0xc>
 800c6d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6d6:	f7fd fe87 	bl	800a3e8 <__retarget_lock_release_recursive>
 800c6da:	e7dd      	b.n	800c698 <_fflush_r+0xc>

0800c6dc <memmove>:
 800c6dc:	4288      	cmp	r0, r1
 800c6de:	b510      	push	{r4, lr}
 800c6e0:	eb01 0402 	add.w	r4, r1, r2
 800c6e4:	d902      	bls.n	800c6ec <memmove+0x10>
 800c6e6:	4284      	cmp	r4, r0
 800c6e8:	4623      	mov	r3, r4
 800c6ea:	d807      	bhi.n	800c6fc <memmove+0x20>
 800c6ec:	1e43      	subs	r3, r0, #1
 800c6ee:	42a1      	cmp	r1, r4
 800c6f0:	d008      	beq.n	800c704 <memmove+0x28>
 800c6f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6fa:	e7f8      	b.n	800c6ee <memmove+0x12>
 800c6fc:	4402      	add	r2, r0
 800c6fe:	4601      	mov	r1, r0
 800c700:	428a      	cmp	r2, r1
 800c702:	d100      	bne.n	800c706 <memmove+0x2a>
 800c704:	bd10      	pop	{r4, pc}
 800c706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c70a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c70e:	e7f7      	b.n	800c700 <memmove+0x24>

0800c710 <_sbrk_r>:
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	4d06      	ldr	r5, [pc, #24]	@ (800c72c <_sbrk_r+0x1c>)
 800c714:	2300      	movs	r3, #0
 800c716:	4604      	mov	r4, r0
 800c718:	4608      	mov	r0, r1
 800c71a:	602b      	str	r3, [r5, #0]
 800c71c:	f7f7 f970 	bl	8003a00 <_sbrk>
 800c720:	1c43      	adds	r3, r0, #1
 800c722:	d102      	bne.n	800c72a <_sbrk_r+0x1a>
 800c724:	682b      	ldr	r3, [r5, #0]
 800c726:	b103      	cbz	r3, 800c72a <_sbrk_r+0x1a>
 800c728:	6023      	str	r3, [r4, #0]
 800c72a:	bd38      	pop	{r3, r4, r5, pc}
 800c72c:	20000c14 	.word	0x20000c14

0800c730 <__assert_func>:
 800c730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c732:	4614      	mov	r4, r2
 800c734:	461a      	mov	r2, r3
 800c736:	4b09      	ldr	r3, [pc, #36]	@ (800c75c <__assert_func+0x2c>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	4605      	mov	r5, r0
 800c73c:	68d8      	ldr	r0, [r3, #12]
 800c73e:	b954      	cbnz	r4, 800c756 <__assert_func+0x26>
 800c740:	4b07      	ldr	r3, [pc, #28]	@ (800c760 <__assert_func+0x30>)
 800c742:	461c      	mov	r4, r3
 800c744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c748:	9100      	str	r1, [sp, #0]
 800c74a:	462b      	mov	r3, r5
 800c74c:	4905      	ldr	r1, [pc, #20]	@ (800c764 <__assert_func+0x34>)
 800c74e:	f000 f84f 	bl	800c7f0 <fiprintf>
 800c752:	f000 f85f 	bl	800c814 <abort>
 800c756:	4b04      	ldr	r3, [pc, #16]	@ (800c768 <__assert_func+0x38>)
 800c758:	e7f4      	b.n	800c744 <__assert_func+0x14>
 800c75a:	bf00      	nop
 800c75c:	20000208 	.word	0x20000208
 800c760:	0800e18c 	.word	0x0800e18c
 800c764:	0800e15e 	.word	0x0800e15e
 800c768:	0800e151 	.word	0x0800e151

0800c76c <_calloc_r>:
 800c76c:	b570      	push	{r4, r5, r6, lr}
 800c76e:	fba1 5402 	umull	r5, r4, r1, r2
 800c772:	b93c      	cbnz	r4, 800c784 <_calloc_r+0x18>
 800c774:	4629      	mov	r1, r5
 800c776:	f7ff f851 	bl	800b81c <_malloc_r>
 800c77a:	4606      	mov	r6, r0
 800c77c:	b928      	cbnz	r0, 800c78a <_calloc_r+0x1e>
 800c77e:	2600      	movs	r6, #0
 800c780:	4630      	mov	r0, r6
 800c782:	bd70      	pop	{r4, r5, r6, pc}
 800c784:	220c      	movs	r2, #12
 800c786:	6002      	str	r2, [r0, #0]
 800c788:	e7f9      	b.n	800c77e <_calloc_r+0x12>
 800c78a:	462a      	mov	r2, r5
 800c78c:	4621      	mov	r1, r4
 800c78e:	f7fd fd78 	bl	800a282 <memset>
 800c792:	e7f5      	b.n	800c780 <_calloc_r+0x14>

0800c794 <_realloc_r>:
 800c794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c798:	4680      	mov	r8, r0
 800c79a:	4615      	mov	r5, r2
 800c79c:	460c      	mov	r4, r1
 800c79e:	b921      	cbnz	r1, 800c7aa <_realloc_r+0x16>
 800c7a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7a4:	4611      	mov	r1, r2
 800c7a6:	f7ff b839 	b.w	800b81c <_malloc_r>
 800c7aa:	b92a      	cbnz	r2, 800c7b8 <_realloc_r+0x24>
 800c7ac:	f7fe fc88 	bl	800b0c0 <_free_r>
 800c7b0:	2400      	movs	r4, #0
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b8:	f000 f833 	bl	800c822 <_malloc_usable_size_r>
 800c7bc:	4285      	cmp	r5, r0
 800c7be:	4606      	mov	r6, r0
 800c7c0:	d802      	bhi.n	800c7c8 <_realloc_r+0x34>
 800c7c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c7c6:	d8f4      	bhi.n	800c7b2 <_realloc_r+0x1e>
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	4640      	mov	r0, r8
 800c7cc:	f7ff f826 	bl	800b81c <_malloc_r>
 800c7d0:	4607      	mov	r7, r0
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	d0ec      	beq.n	800c7b0 <_realloc_r+0x1c>
 800c7d6:	42b5      	cmp	r5, r6
 800c7d8:	462a      	mov	r2, r5
 800c7da:	4621      	mov	r1, r4
 800c7dc:	bf28      	it	cs
 800c7de:	4632      	movcs	r2, r6
 800c7e0:	f7fd fe0b 	bl	800a3fa <memcpy>
 800c7e4:	4621      	mov	r1, r4
 800c7e6:	4640      	mov	r0, r8
 800c7e8:	f7fe fc6a 	bl	800b0c0 <_free_r>
 800c7ec:	463c      	mov	r4, r7
 800c7ee:	e7e0      	b.n	800c7b2 <_realloc_r+0x1e>

0800c7f0 <fiprintf>:
 800c7f0:	b40e      	push	{r1, r2, r3}
 800c7f2:	b503      	push	{r0, r1, lr}
 800c7f4:	4601      	mov	r1, r0
 800c7f6:	ab03      	add	r3, sp, #12
 800c7f8:	4805      	ldr	r0, [pc, #20]	@ (800c810 <fiprintf+0x20>)
 800c7fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7fe:	6800      	ldr	r0, [r0, #0]
 800c800:	9301      	str	r3, [sp, #4]
 800c802:	f000 f83f 	bl	800c884 <_vfiprintf_r>
 800c806:	b002      	add	sp, #8
 800c808:	f85d eb04 	ldr.w	lr, [sp], #4
 800c80c:	b003      	add	sp, #12
 800c80e:	4770      	bx	lr
 800c810:	20000208 	.word	0x20000208

0800c814 <abort>:
 800c814:	b508      	push	{r3, lr}
 800c816:	2006      	movs	r0, #6
 800c818:	f000 fa08 	bl	800cc2c <raise>
 800c81c:	2001      	movs	r0, #1
 800c81e:	f7f7 f877 	bl	8003910 <_exit>

0800c822 <_malloc_usable_size_r>:
 800c822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c826:	1f18      	subs	r0, r3, #4
 800c828:	2b00      	cmp	r3, #0
 800c82a:	bfbc      	itt	lt
 800c82c:	580b      	ldrlt	r3, [r1, r0]
 800c82e:	18c0      	addlt	r0, r0, r3
 800c830:	4770      	bx	lr

0800c832 <__sfputc_r>:
 800c832:	6893      	ldr	r3, [r2, #8]
 800c834:	3b01      	subs	r3, #1
 800c836:	2b00      	cmp	r3, #0
 800c838:	b410      	push	{r4}
 800c83a:	6093      	str	r3, [r2, #8]
 800c83c:	da08      	bge.n	800c850 <__sfputc_r+0x1e>
 800c83e:	6994      	ldr	r4, [r2, #24]
 800c840:	42a3      	cmp	r3, r4
 800c842:	db01      	blt.n	800c848 <__sfputc_r+0x16>
 800c844:	290a      	cmp	r1, #10
 800c846:	d103      	bne.n	800c850 <__sfputc_r+0x1e>
 800c848:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c84c:	f000 b932 	b.w	800cab4 <__swbuf_r>
 800c850:	6813      	ldr	r3, [r2, #0]
 800c852:	1c58      	adds	r0, r3, #1
 800c854:	6010      	str	r0, [r2, #0]
 800c856:	7019      	strb	r1, [r3, #0]
 800c858:	4608      	mov	r0, r1
 800c85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c85e:	4770      	bx	lr

0800c860 <__sfputs_r>:
 800c860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c862:	4606      	mov	r6, r0
 800c864:	460f      	mov	r7, r1
 800c866:	4614      	mov	r4, r2
 800c868:	18d5      	adds	r5, r2, r3
 800c86a:	42ac      	cmp	r4, r5
 800c86c:	d101      	bne.n	800c872 <__sfputs_r+0x12>
 800c86e:	2000      	movs	r0, #0
 800c870:	e007      	b.n	800c882 <__sfputs_r+0x22>
 800c872:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c876:	463a      	mov	r2, r7
 800c878:	4630      	mov	r0, r6
 800c87a:	f7ff ffda 	bl	800c832 <__sfputc_r>
 800c87e:	1c43      	adds	r3, r0, #1
 800c880:	d1f3      	bne.n	800c86a <__sfputs_r+0xa>
 800c882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c884 <_vfiprintf_r>:
 800c884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c888:	460d      	mov	r5, r1
 800c88a:	b09d      	sub	sp, #116	@ 0x74
 800c88c:	4614      	mov	r4, r2
 800c88e:	4698      	mov	r8, r3
 800c890:	4606      	mov	r6, r0
 800c892:	b118      	cbz	r0, 800c89c <_vfiprintf_r+0x18>
 800c894:	6a03      	ldr	r3, [r0, #32]
 800c896:	b90b      	cbnz	r3, 800c89c <_vfiprintf_r+0x18>
 800c898:	f7fd fc46 	bl	800a128 <__sinit>
 800c89c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c89e:	07d9      	lsls	r1, r3, #31
 800c8a0:	d405      	bmi.n	800c8ae <_vfiprintf_r+0x2a>
 800c8a2:	89ab      	ldrh	r3, [r5, #12]
 800c8a4:	059a      	lsls	r2, r3, #22
 800c8a6:	d402      	bmi.n	800c8ae <_vfiprintf_r+0x2a>
 800c8a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8aa:	f7fd fd9c 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 800c8ae:	89ab      	ldrh	r3, [r5, #12]
 800c8b0:	071b      	lsls	r3, r3, #28
 800c8b2:	d501      	bpl.n	800c8b8 <_vfiprintf_r+0x34>
 800c8b4:	692b      	ldr	r3, [r5, #16]
 800c8b6:	b99b      	cbnz	r3, 800c8e0 <_vfiprintf_r+0x5c>
 800c8b8:	4629      	mov	r1, r5
 800c8ba:	4630      	mov	r0, r6
 800c8bc:	f000 f938 	bl	800cb30 <__swsetup_r>
 800c8c0:	b170      	cbz	r0, 800c8e0 <_vfiprintf_r+0x5c>
 800c8c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8c4:	07dc      	lsls	r4, r3, #31
 800c8c6:	d504      	bpl.n	800c8d2 <_vfiprintf_r+0x4e>
 800c8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c8cc:	b01d      	add	sp, #116	@ 0x74
 800c8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d2:	89ab      	ldrh	r3, [r5, #12]
 800c8d4:	0598      	lsls	r0, r3, #22
 800c8d6:	d4f7      	bmi.n	800c8c8 <_vfiprintf_r+0x44>
 800c8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8da:	f7fd fd85 	bl	800a3e8 <__retarget_lock_release_recursive>
 800c8de:	e7f3      	b.n	800c8c8 <_vfiprintf_r+0x44>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8e4:	2320      	movs	r3, #32
 800c8e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c8ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8ee:	2330      	movs	r3, #48	@ 0x30
 800c8f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800caa0 <_vfiprintf_r+0x21c>
 800c8f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c8f8:	f04f 0901 	mov.w	r9, #1
 800c8fc:	4623      	mov	r3, r4
 800c8fe:	469a      	mov	sl, r3
 800c900:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c904:	b10a      	cbz	r2, 800c90a <_vfiprintf_r+0x86>
 800c906:	2a25      	cmp	r2, #37	@ 0x25
 800c908:	d1f9      	bne.n	800c8fe <_vfiprintf_r+0x7a>
 800c90a:	ebba 0b04 	subs.w	fp, sl, r4
 800c90e:	d00b      	beq.n	800c928 <_vfiprintf_r+0xa4>
 800c910:	465b      	mov	r3, fp
 800c912:	4622      	mov	r2, r4
 800c914:	4629      	mov	r1, r5
 800c916:	4630      	mov	r0, r6
 800c918:	f7ff ffa2 	bl	800c860 <__sfputs_r>
 800c91c:	3001      	adds	r0, #1
 800c91e:	f000 80a7 	beq.w	800ca70 <_vfiprintf_r+0x1ec>
 800c922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c924:	445a      	add	r2, fp
 800c926:	9209      	str	r2, [sp, #36]	@ 0x24
 800c928:	f89a 3000 	ldrb.w	r3, [sl]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	f000 809f 	beq.w	800ca70 <_vfiprintf_r+0x1ec>
 800c932:	2300      	movs	r3, #0
 800c934:	f04f 32ff 	mov.w	r2, #4294967295
 800c938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c93c:	f10a 0a01 	add.w	sl, sl, #1
 800c940:	9304      	str	r3, [sp, #16]
 800c942:	9307      	str	r3, [sp, #28]
 800c944:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c948:	931a      	str	r3, [sp, #104]	@ 0x68
 800c94a:	4654      	mov	r4, sl
 800c94c:	2205      	movs	r2, #5
 800c94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c952:	4853      	ldr	r0, [pc, #332]	@ (800caa0 <_vfiprintf_r+0x21c>)
 800c954:	f7f3 fc5c 	bl	8000210 <memchr>
 800c958:	9a04      	ldr	r2, [sp, #16]
 800c95a:	b9d8      	cbnz	r0, 800c994 <_vfiprintf_r+0x110>
 800c95c:	06d1      	lsls	r1, r2, #27
 800c95e:	bf44      	itt	mi
 800c960:	2320      	movmi	r3, #32
 800c962:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c966:	0713      	lsls	r3, r2, #28
 800c968:	bf44      	itt	mi
 800c96a:	232b      	movmi	r3, #43	@ 0x2b
 800c96c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c970:	f89a 3000 	ldrb.w	r3, [sl]
 800c974:	2b2a      	cmp	r3, #42	@ 0x2a
 800c976:	d015      	beq.n	800c9a4 <_vfiprintf_r+0x120>
 800c978:	9a07      	ldr	r2, [sp, #28]
 800c97a:	4654      	mov	r4, sl
 800c97c:	2000      	movs	r0, #0
 800c97e:	f04f 0c0a 	mov.w	ip, #10
 800c982:	4621      	mov	r1, r4
 800c984:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c988:	3b30      	subs	r3, #48	@ 0x30
 800c98a:	2b09      	cmp	r3, #9
 800c98c:	d94b      	bls.n	800ca26 <_vfiprintf_r+0x1a2>
 800c98e:	b1b0      	cbz	r0, 800c9be <_vfiprintf_r+0x13a>
 800c990:	9207      	str	r2, [sp, #28]
 800c992:	e014      	b.n	800c9be <_vfiprintf_r+0x13a>
 800c994:	eba0 0308 	sub.w	r3, r0, r8
 800c998:	fa09 f303 	lsl.w	r3, r9, r3
 800c99c:	4313      	orrs	r3, r2
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	46a2      	mov	sl, r4
 800c9a2:	e7d2      	b.n	800c94a <_vfiprintf_r+0xc6>
 800c9a4:	9b03      	ldr	r3, [sp, #12]
 800c9a6:	1d19      	adds	r1, r3, #4
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	9103      	str	r1, [sp, #12]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	bfbb      	ittet	lt
 800c9b0:	425b      	neglt	r3, r3
 800c9b2:	f042 0202 	orrlt.w	r2, r2, #2
 800c9b6:	9307      	strge	r3, [sp, #28]
 800c9b8:	9307      	strlt	r3, [sp, #28]
 800c9ba:	bfb8      	it	lt
 800c9bc:	9204      	strlt	r2, [sp, #16]
 800c9be:	7823      	ldrb	r3, [r4, #0]
 800c9c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9c2:	d10a      	bne.n	800c9da <_vfiprintf_r+0x156>
 800c9c4:	7863      	ldrb	r3, [r4, #1]
 800c9c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9c8:	d132      	bne.n	800ca30 <_vfiprintf_r+0x1ac>
 800c9ca:	9b03      	ldr	r3, [sp, #12]
 800c9cc:	1d1a      	adds	r2, r3, #4
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	9203      	str	r2, [sp, #12]
 800c9d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c9d6:	3402      	adds	r4, #2
 800c9d8:	9305      	str	r3, [sp, #20]
 800c9da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cab0 <_vfiprintf_r+0x22c>
 800c9de:	7821      	ldrb	r1, [r4, #0]
 800c9e0:	2203      	movs	r2, #3
 800c9e2:	4650      	mov	r0, sl
 800c9e4:	f7f3 fc14 	bl	8000210 <memchr>
 800c9e8:	b138      	cbz	r0, 800c9fa <_vfiprintf_r+0x176>
 800c9ea:	9b04      	ldr	r3, [sp, #16]
 800c9ec:	eba0 000a 	sub.w	r0, r0, sl
 800c9f0:	2240      	movs	r2, #64	@ 0x40
 800c9f2:	4082      	lsls	r2, r0
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	3401      	adds	r4, #1
 800c9f8:	9304      	str	r3, [sp, #16]
 800c9fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9fe:	4829      	ldr	r0, [pc, #164]	@ (800caa4 <_vfiprintf_r+0x220>)
 800ca00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca04:	2206      	movs	r2, #6
 800ca06:	f7f3 fc03 	bl	8000210 <memchr>
 800ca0a:	2800      	cmp	r0, #0
 800ca0c:	d03f      	beq.n	800ca8e <_vfiprintf_r+0x20a>
 800ca0e:	4b26      	ldr	r3, [pc, #152]	@ (800caa8 <_vfiprintf_r+0x224>)
 800ca10:	bb1b      	cbnz	r3, 800ca5a <_vfiprintf_r+0x1d6>
 800ca12:	9b03      	ldr	r3, [sp, #12]
 800ca14:	3307      	adds	r3, #7
 800ca16:	f023 0307 	bic.w	r3, r3, #7
 800ca1a:	3308      	adds	r3, #8
 800ca1c:	9303      	str	r3, [sp, #12]
 800ca1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca20:	443b      	add	r3, r7
 800ca22:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca24:	e76a      	b.n	800c8fc <_vfiprintf_r+0x78>
 800ca26:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca2a:	460c      	mov	r4, r1
 800ca2c:	2001      	movs	r0, #1
 800ca2e:	e7a8      	b.n	800c982 <_vfiprintf_r+0xfe>
 800ca30:	2300      	movs	r3, #0
 800ca32:	3401      	adds	r4, #1
 800ca34:	9305      	str	r3, [sp, #20]
 800ca36:	4619      	mov	r1, r3
 800ca38:	f04f 0c0a 	mov.w	ip, #10
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca42:	3a30      	subs	r2, #48	@ 0x30
 800ca44:	2a09      	cmp	r2, #9
 800ca46:	d903      	bls.n	800ca50 <_vfiprintf_r+0x1cc>
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d0c6      	beq.n	800c9da <_vfiprintf_r+0x156>
 800ca4c:	9105      	str	r1, [sp, #20]
 800ca4e:	e7c4      	b.n	800c9da <_vfiprintf_r+0x156>
 800ca50:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca54:	4604      	mov	r4, r0
 800ca56:	2301      	movs	r3, #1
 800ca58:	e7f0      	b.n	800ca3c <_vfiprintf_r+0x1b8>
 800ca5a:	ab03      	add	r3, sp, #12
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	462a      	mov	r2, r5
 800ca60:	4b12      	ldr	r3, [pc, #72]	@ (800caac <_vfiprintf_r+0x228>)
 800ca62:	a904      	add	r1, sp, #16
 800ca64:	4630      	mov	r0, r6
 800ca66:	f7fc ff1b 	bl	80098a0 <_printf_float>
 800ca6a:	4607      	mov	r7, r0
 800ca6c:	1c78      	adds	r0, r7, #1
 800ca6e:	d1d6      	bne.n	800ca1e <_vfiprintf_r+0x19a>
 800ca70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca72:	07d9      	lsls	r1, r3, #31
 800ca74:	d405      	bmi.n	800ca82 <_vfiprintf_r+0x1fe>
 800ca76:	89ab      	ldrh	r3, [r5, #12]
 800ca78:	059a      	lsls	r2, r3, #22
 800ca7a:	d402      	bmi.n	800ca82 <_vfiprintf_r+0x1fe>
 800ca7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca7e:	f7fd fcb3 	bl	800a3e8 <__retarget_lock_release_recursive>
 800ca82:	89ab      	ldrh	r3, [r5, #12]
 800ca84:	065b      	lsls	r3, r3, #25
 800ca86:	f53f af1f 	bmi.w	800c8c8 <_vfiprintf_r+0x44>
 800ca8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca8c:	e71e      	b.n	800c8cc <_vfiprintf_r+0x48>
 800ca8e:	ab03      	add	r3, sp, #12
 800ca90:	9300      	str	r3, [sp, #0]
 800ca92:	462a      	mov	r2, r5
 800ca94:	4b05      	ldr	r3, [pc, #20]	@ (800caac <_vfiprintf_r+0x228>)
 800ca96:	a904      	add	r1, sp, #16
 800ca98:	4630      	mov	r0, r6
 800ca9a:	f7fd f999 	bl	8009dd0 <_printf_i>
 800ca9e:	e7e4      	b.n	800ca6a <_vfiprintf_r+0x1e6>
 800caa0:	0800e140 	.word	0x0800e140
 800caa4:	0800e14a 	.word	0x0800e14a
 800caa8:	080098a1 	.word	0x080098a1
 800caac:	0800c861 	.word	0x0800c861
 800cab0:	0800e146 	.word	0x0800e146

0800cab4 <__swbuf_r>:
 800cab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab6:	460e      	mov	r6, r1
 800cab8:	4614      	mov	r4, r2
 800caba:	4605      	mov	r5, r0
 800cabc:	b118      	cbz	r0, 800cac6 <__swbuf_r+0x12>
 800cabe:	6a03      	ldr	r3, [r0, #32]
 800cac0:	b90b      	cbnz	r3, 800cac6 <__swbuf_r+0x12>
 800cac2:	f7fd fb31 	bl	800a128 <__sinit>
 800cac6:	69a3      	ldr	r3, [r4, #24]
 800cac8:	60a3      	str	r3, [r4, #8]
 800caca:	89a3      	ldrh	r3, [r4, #12]
 800cacc:	071a      	lsls	r2, r3, #28
 800cace:	d501      	bpl.n	800cad4 <__swbuf_r+0x20>
 800cad0:	6923      	ldr	r3, [r4, #16]
 800cad2:	b943      	cbnz	r3, 800cae6 <__swbuf_r+0x32>
 800cad4:	4621      	mov	r1, r4
 800cad6:	4628      	mov	r0, r5
 800cad8:	f000 f82a 	bl	800cb30 <__swsetup_r>
 800cadc:	b118      	cbz	r0, 800cae6 <__swbuf_r+0x32>
 800cade:	f04f 37ff 	mov.w	r7, #4294967295
 800cae2:	4638      	mov	r0, r7
 800cae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cae6:	6823      	ldr	r3, [r4, #0]
 800cae8:	6922      	ldr	r2, [r4, #16]
 800caea:	1a98      	subs	r0, r3, r2
 800caec:	6963      	ldr	r3, [r4, #20]
 800caee:	b2f6      	uxtb	r6, r6
 800caf0:	4283      	cmp	r3, r0
 800caf2:	4637      	mov	r7, r6
 800caf4:	dc05      	bgt.n	800cb02 <__swbuf_r+0x4e>
 800caf6:	4621      	mov	r1, r4
 800caf8:	4628      	mov	r0, r5
 800cafa:	f7ff fdc7 	bl	800c68c <_fflush_r>
 800cafe:	2800      	cmp	r0, #0
 800cb00:	d1ed      	bne.n	800cade <__swbuf_r+0x2a>
 800cb02:	68a3      	ldr	r3, [r4, #8]
 800cb04:	3b01      	subs	r3, #1
 800cb06:	60a3      	str	r3, [r4, #8]
 800cb08:	6823      	ldr	r3, [r4, #0]
 800cb0a:	1c5a      	adds	r2, r3, #1
 800cb0c:	6022      	str	r2, [r4, #0]
 800cb0e:	701e      	strb	r6, [r3, #0]
 800cb10:	6962      	ldr	r2, [r4, #20]
 800cb12:	1c43      	adds	r3, r0, #1
 800cb14:	429a      	cmp	r2, r3
 800cb16:	d004      	beq.n	800cb22 <__swbuf_r+0x6e>
 800cb18:	89a3      	ldrh	r3, [r4, #12]
 800cb1a:	07db      	lsls	r3, r3, #31
 800cb1c:	d5e1      	bpl.n	800cae2 <__swbuf_r+0x2e>
 800cb1e:	2e0a      	cmp	r6, #10
 800cb20:	d1df      	bne.n	800cae2 <__swbuf_r+0x2e>
 800cb22:	4621      	mov	r1, r4
 800cb24:	4628      	mov	r0, r5
 800cb26:	f7ff fdb1 	bl	800c68c <_fflush_r>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d0d9      	beq.n	800cae2 <__swbuf_r+0x2e>
 800cb2e:	e7d6      	b.n	800cade <__swbuf_r+0x2a>

0800cb30 <__swsetup_r>:
 800cb30:	b538      	push	{r3, r4, r5, lr}
 800cb32:	4b29      	ldr	r3, [pc, #164]	@ (800cbd8 <__swsetup_r+0xa8>)
 800cb34:	4605      	mov	r5, r0
 800cb36:	6818      	ldr	r0, [r3, #0]
 800cb38:	460c      	mov	r4, r1
 800cb3a:	b118      	cbz	r0, 800cb44 <__swsetup_r+0x14>
 800cb3c:	6a03      	ldr	r3, [r0, #32]
 800cb3e:	b90b      	cbnz	r3, 800cb44 <__swsetup_r+0x14>
 800cb40:	f7fd faf2 	bl	800a128 <__sinit>
 800cb44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb48:	0719      	lsls	r1, r3, #28
 800cb4a:	d422      	bmi.n	800cb92 <__swsetup_r+0x62>
 800cb4c:	06da      	lsls	r2, r3, #27
 800cb4e:	d407      	bmi.n	800cb60 <__swsetup_r+0x30>
 800cb50:	2209      	movs	r2, #9
 800cb52:	602a      	str	r2, [r5, #0]
 800cb54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb58:	81a3      	strh	r3, [r4, #12]
 800cb5a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb5e:	e033      	b.n	800cbc8 <__swsetup_r+0x98>
 800cb60:	0758      	lsls	r0, r3, #29
 800cb62:	d512      	bpl.n	800cb8a <__swsetup_r+0x5a>
 800cb64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb66:	b141      	cbz	r1, 800cb7a <__swsetup_r+0x4a>
 800cb68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb6c:	4299      	cmp	r1, r3
 800cb6e:	d002      	beq.n	800cb76 <__swsetup_r+0x46>
 800cb70:	4628      	mov	r0, r5
 800cb72:	f7fe faa5 	bl	800b0c0 <_free_r>
 800cb76:	2300      	movs	r3, #0
 800cb78:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb7a:	89a3      	ldrh	r3, [r4, #12]
 800cb7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cb80:	81a3      	strh	r3, [r4, #12]
 800cb82:	2300      	movs	r3, #0
 800cb84:	6063      	str	r3, [r4, #4]
 800cb86:	6923      	ldr	r3, [r4, #16]
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	89a3      	ldrh	r3, [r4, #12]
 800cb8c:	f043 0308 	orr.w	r3, r3, #8
 800cb90:	81a3      	strh	r3, [r4, #12]
 800cb92:	6923      	ldr	r3, [r4, #16]
 800cb94:	b94b      	cbnz	r3, 800cbaa <__swsetup_r+0x7a>
 800cb96:	89a3      	ldrh	r3, [r4, #12]
 800cb98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cb9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cba0:	d003      	beq.n	800cbaa <__swsetup_r+0x7a>
 800cba2:	4621      	mov	r1, r4
 800cba4:	4628      	mov	r0, r5
 800cba6:	f000 f883 	bl	800ccb0 <__smakebuf_r>
 800cbaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbae:	f013 0201 	ands.w	r2, r3, #1
 800cbb2:	d00a      	beq.n	800cbca <__swsetup_r+0x9a>
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	60a2      	str	r2, [r4, #8]
 800cbb8:	6962      	ldr	r2, [r4, #20]
 800cbba:	4252      	negs	r2, r2
 800cbbc:	61a2      	str	r2, [r4, #24]
 800cbbe:	6922      	ldr	r2, [r4, #16]
 800cbc0:	b942      	cbnz	r2, 800cbd4 <__swsetup_r+0xa4>
 800cbc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cbc6:	d1c5      	bne.n	800cb54 <__swsetup_r+0x24>
 800cbc8:	bd38      	pop	{r3, r4, r5, pc}
 800cbca:	0799      	lsls	r1, r3, #30
 800cbcc:	bf58      	it	pl
 800cbce:	6962      	ldrpl	r2, [r4, #20]
 800cbd0:	60a2      	str	r2, [r4, #8]
 800cbd2:	e7f4      	b.n	800cbbe <__swsetup_r+0x8e>
 800cbd4:	2000      	movs	r0, #0
 800cbd6:	e7f7      	b.n	800cbc8 <__swsetup_r+0x98>
 800cbd8:	20000208 	.word	0x20000208

0800cbdc <_raise_r>:
 800cbdc:	291f      	cmp	r1, #31
 800cbde:	b538      	push	{r3, r4, r5, lr}
 800cbe0:	4605      	mov	r5, r0
 800cbe2:	460c      	mov	r4, r1
 800cbe4:	d904      	bls.n	800cbf0 <_raise_r+0x14>
 800cbe6:	2316      	movs	r3, #22
 800cbe8:	6003      	str	r3, [r0, #0]
 800cbea:	f04f 30ff 	mov.w	r0, #4294967295
 800cbee:	bd38      	pop	{r3, r4, r5, pc}
 800cbf0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbf2:	b112      	cbz	r2, 800cbfa <_raise_r+0x1e>
 800cbf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbf8:	b94b      	cbnz	r3, 800cc0e <_raise_r+0x32>
 800cbfa:	4628      	mov	r0, r5
 800cbfc:	f000 f830 	bl	800cc60 <_getpid_r>
 800cc00:	4622      	mov	r2, r4
 800cc02:	4601      	mov	r1, r0
 800cc04:	4628      	mov	r0, r5
 800cc06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc0a:	f000 b817 	b.w	800cc3c <_kill_r>
 800cc0e:	2b01      	cmp	r3, #1
 800cc10:	d00a      	beq.n	800cc28 <_raise_r+0x4c>
 800cc12:	1c59      	adds	r1, r3, #1
 800cc14:	d103      	bne.n	800cc1e <_raise_r+0x42>
 800cc16:	2316      	movs	r3, #22
 800cc18:	6003      	str	r3, [r0, #0]
 800cc1a:	2001      	movs	r0, #1
 800cc1c:	e7e7      	b.n	800cbee <_raise_r+0x12>
 800cc1e:	2100      	movs	r1, #0
 800cc20:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc24:	4620      	mov	r0, r4
 800cc26:	4798      	blx	r3
 800cc28:	2000      	movs	r0, #0
 800cc2a:	e7e0      	b.n	800cbee <_raise_r+0x12>

0800cc2c <raise>:
 800cc2c:	4b02      	ldr	r3, [pc, #8]	@ (800cc38 <raise+0xc>)
 800cc2e:	4601      	mov	r1, r0
 800cc30:	6818      	ldr	r0, [r3, #0]
 800cc32:	f7ff bfd3 	b.w	800cbdc <_raise_r>
 800cc36:	bf00      	nop
 800cc38:	20000208 	.word	0x20000208

0800cc3c <_kill_r>:
 800cc3c:	b538      	push	{r3, r4, r5, lr}
 800cc3e:	4d07      	ldr	r5, [pc, #28]	@ (800cc5c <_kill_r+0x20>)
 800cc40:	2300      	movs	r3, #0
 800cc42:	4604      	mov	r4, r0
 800cc44:	4608      	mov	r0, r1
 800cc46:	4611      	mov	r1, r2
 800cc48:	602b      	str	r3, [r5, #0]
 800cc4a:	f7f6 fe51 	bl	80038f0 <_kill>
 800cc4e:	1c43      	adds	r3, r0, #1
 800cc50:	d102      	bne.n	800cc58 <_kill_r+0x1c>
 800cc52:	682b      	ldr	r3, [r5, #0]
 800cc54:	b103      	cbz	r3, 800cc58 <_kill_r+0x1c>
 800cc56:	6023      	str	r3, [r4, #0]
 800cc58:	bd38      	pop	{r3, r4, r5, pc}
 800cc5a:	bf00      	nop
 800cc5c:	20000c14 	.word	0x20000c14

0800cc60 <_getpid_r>:
 800cc60:	f7f6 be3e 	b.w	80038e0 <_getpid>

0800cc64 <__swhatbuf_r>:
 800cc64:	b570      	push	{r4, r5, r6, lr}
 800cc66:	460c      	mov	r4, r1
 800cc68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc6c:	2900      	cmp	r1, #0
 800cc6e:	b096      	sub	sp, #88	@ 0x58
 800cc70:	4615      	mov	r5, r2
 800cc72:	461e      	mov	r6, r3
 800cc74:	da0d      	bge.n	800cc92 <__swhatbuf_r+0x2e>
 800cc76:	89a3      	ldrh	r3, [r4, #12]
 800cc78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc7c:	f04f 0100 	mov.w	r1, #0
 800cc80:	bf14      	ite	ne
 800cc82:	2340      	movne	r3, #64	@ 0x40
 800cc84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc88:	2000      	movs	r0, #0
 800cc8a:	6031      	str	r1, [r6, #0]
 800cc8c:	602b      	str	r3, [r5, #0]
 800cc8e:	b016      	add	sp, #88	@ 0x58
 800cc90:	bd70      	pop	{r4, r5, r6, pc}
 800cc92:	466a      	mov	r2, sp
 800cc94:	f000 f848 	bl	800cd28 <_fstat_r>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	dbec      	blt.n	800cc76 <__swhatbuf_r+0x12>
 800cc9c:	9901      	ldr	r1, [sp, #4]
 800cc9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cca2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cca6:	4259      	negs	r1, r3
 800cca8:	4159      	adcs	r1, r3
 800ccaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ccae:	e7eb      	b.n	800cc88 <__swhatbuf_r+0x24>

0800ccb0 <__smakebuf_r>:
 800ccb0:	898b      	ldrh	r3, [r1, #12]
 800ccb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccb4:	079d      	lsls	r5, r3, #30
 800ccb6:	4606      	mov	r6, r0
 800ccb8:	460c      	mov	r4, r1
 800ccba:	d507      	bpl.n	800cccc <__smakebuf_r+0x1c>
 800ccbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ccc0:	6023      	str	r3, [r4, #0]
 800ccc2:	6123      	str	r3, [r4, #16]
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	6163      	str	r3, [r4, #20]
 800ccc8:	b003      	add	sp, #12
 800ccca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cccc:	ab01      	add	r3, sp, #4
 800ccce:	466a      	mov	r2, sp
 800ccd0:	f7ff ffc8 	bl	800cc64 <__swhatbuf_r>
 800ccd4:	9f00      	ldr	r7, [sp, #0]
 800ccd6:	4605      	mov	r5, r0
 800ccd8:	4639      	mov	r1, r7
 800ccda:	4630      	mov	r0, r6
 800ccdc:	f7fe fd9e 	bl	800b81c <_malloc_r>
 800cce0:	b948      	cbnz	r0, 800ccf6 <__smakebuf_r+0x46>
 800cce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cce6:	059a      	lsls	r2, r3, #22
 800cce8:	d4ee      	bmi.n	800ccc8 <__smakebuf_r+0x18>
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	f043 0302 	orr.w	r3, r3, #2
 800ccf2:	81a3      	strh	r3, [r4, #12]
 800ccf4:	e7e2      	b.n	800ccbc <__smakebuf_r+0xc>
 800ccf6:	89a3      	ldrh	r3, [r4, #12]
 800ccf8:	6020      	str	r0, [r4, #0]
 800ccfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccfe:	81a3      	strh	r3, [r4, #12]
 800cd00:	9b01      	ldr	r3, [sp, #4]
 800cd02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd06:	b15b      	cbz	r3, 800cd20 <__smakebuf_r+0x70>
 800cd08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd0c:	4630      	mov	r0, r6
 800cd0e:	f000 f81d 	bl	800cd4c <_isatty_r>
 800cd12:	b128      	cbz	r0, 800cd20 <__smakebuf_r+0x70>
 800cd14:	89a3      	ldrh	r3, [r4, #12]
 800cd16:	f023 0303 	bic.w	r3, r3, #3
 800cd1a:	f043 0301 	orr.w	r3, r3, #1
 800cd1e:	81a3      	strh	r3, [r4, #12]
 800cd20:	89a3      	ldrh	r3, [r4, #12]
 800cd22:	431d      	orrs	r5, r3
 800cd24:	81a5      	strh	r5, [r4, #12]
 800cd26:	e7cf      	b.n	800ccc8 <__smakebuf_r+0x18>

0800cd28 <_fstat_r>:
 800cd28:	b538      	push	{r3, r4, r5, lr}
 800cd2a:	4d07      	ldr	r5, [pc, #28]	@ (800cd48 <_fstat_r+0x20>)
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	4604      	mov	r4, r0
 800cd30:	4608      	mov	r0, r1
 800cd32:	4611      	mov	r1, r2
 800cd34:	602b      	str	r3, [r5, #0]
 800cd36:	f7f6 fe3b 	bl	80039b0 <_fstat>
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	d102      	bne.n	800cd44 <_fstat_r+0x1c>
 800cd3e:	682b      	ldr	r3, [r5, #0]
 800cd40:	b103      	cbz	r3, 800cd44 <_fstat_r+0x1c>
 800cd42:	6023      	str	r3, [r4, #0]
 800cd44:	bd38      	pop	{r3, r4, r5, pc}
 800cd46:	bf00      	nop
 800cd48:	20000c14 	.word	0x20000c14

0800cd4c <_isatty_r>:
 800cd4c:	b538      	push	{r3, r4, r5, lr}
 800cd4e:	4d06      	ldr	r5, [pc, #24]	@ (800cd68 <_isatty_r+0x1c>)
 800cd50:	2300      	movs	r3, #0
 800cd52:	4604      	mov	r4, r0
 800cd54:	4608      	mov	r0, r1
 800cd56:	602b      	str	r3, [r5, #0]
 800cd58:	f7f6 fe3a 	bl	80039d0 <_isatty>
 800cd5c:	1c43      	adds	r3, r0, #1
 800cd5e:	d102      	bne.n	800cd66 <_isatty_r+0x1a>
 800cd60:	682b      	ldr	r3, [r5, #0]
 800cd62:	b103      	cbz	r3, 800cd66 <_isatty_r+0x1a>
 800cd64:	6023      	str	r3, [r4, #0]
 800cd66:	bd38      	pop	{r3, r4, r5, pc}
 800cd68:	20000c14 	.word	0x20000c14

0800cd6c <atan2>:
 800cd6c:	f000 b8a8 	b.w	800cec0 <__ieee754_atan2>

0800cd70 <powf>:
 800cd70:	b508      	push	{r3, lr}
 800cd72:	ed2d 8b04 	vpush	{d8-d9}
 800cd76:	eeb0 8a60 	vmov.f32	s16, s1
 800cd7a:	eeb0 9a40 	vmov.f32	s18, s0
 800cd7e:	f000 fb07 	bl	800d390 <__ieee754_powf>
 800cd82:	eeb4 8a48 	vcmp.f32	s16, s16
 800cd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd8a:	eef0 8a40 	vmov.f32	s17, s0
 800cd8e:	d63e      	bvs.n	800ce0e <powf+0x9e>
 800cd90:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800cd94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd98:	d112      	bne.n	800cdc0 <powf+0x50>
 800cd9a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cd9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda2:	d039      	beq.n	800ce18 <powf+0xa8>
 800cda4:	eeb0 0a48 	vmov.f32	s0, s16
 800cda8:	f000 f839 	bl	800ce1e <finitef>
 800cdac:	b378      	cbz	r0, 800ce0e <powf+0x9e>
 800cdae:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cdb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb6:	d52a      	bpl.n	800ce0e <powf+0x9e>
 800cdb8:	f7fd faea 	bl	800a390 <__errno>
 800cdbc:	2322      	movs	r3, #34	@ 0x22
 800cdbe:	e014      	b.n	800cdea <powf+0x7a>
 800cdc0:	f000 f82d 	bl	800ce1e <finitef>
 800cdc4:	b998      	cbnz	r0, 800cdee <powf+0x7e>
 800cdc6:	eeb0 0a49 	vmov.f32	s0, s18
 800cdca:	f000 f828 	bl	800ce1e <finitef>
 800cdce:	b170      	cbz	r0, 800cdee <powf+0x7e>
 800cdd0:	eeb0 0a48 	vmov.f32	s0, s16
 800cdd4:	f000 f823 	bl	800ce1e <finitef>
 800cdd8:	b148      	cbz	r0, 800cdee <powf+0x7e>
 800cdda:	eef4 8a68 	vcmp.f32	s17, s17
 800cdde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cde2:	d7e9      	bvc.n	800cdb8 <powf+0x48>
 800cde4:	f7fd fad4 	bl	800a390 <__errno>
 800cde8:	2321      	movs	r3, #33	@ 0x21
 800cdea:	6003      	str	r3, [r0, #0]
 800cdec:	e00f      	b.n	800ce0e <powf+0x9e>
 800cdee:	eef5 8a40 	vcmp.f32	s17, #0.0
 800cdf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdf6:	d10a      	bne.n	800ce0e <powf+0x9e>
 800cdf8:	eeb0 0a49 	vmov.f32	s0, s18
 800cdfc:	f000 f80f 	bl	800ce1e <finitef>
 800ce00:	b128      	cbz	r0, 800ce0e <powf+0x9e>
 800ce02:	eeb0 0a48 	vmov.f32	s0, s16
 800ce06:	f000 f80a 	bl	800ce1e <finitef>
 800ce0a:	2800      	cmp	r0, #0
 800ce0c:	d1d4      	bne.n	800cdb8 <powf+0x48>
 800ce0e:	eeb0 0a68 	vmov.f32	s0, s17
 800ce12:	ecbd 8b04 	vpop	{d8-d9}
 800ce16:	bd08      	pop	{r3, pc}
 800ce18:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800ce1c:	e7f7      	b.n	800ce0e <powf+0x9e>

0800ce1e <finitef>:
 800ce1e:	ee10 3a10 	vmov	r3, s0
 800ce22:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800ce26:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800ce2a:	bfac      	ite	ge
 800ce2c:	2000      	movge	r0, #0
 800ce2e:	2001      	movlt	r0, #1
 800ce30:	4770      	bx	lr
	...

0800ce34 <round>:
 800ce34:	ec51 0b10 	vmov	r0, r1, d0
 800ce38:	b570      	push	{r4, r5, r6, lr}
 800ce3a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800ce3e:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800ce42:	2a13      	cmp	r2, #19
 800ce44:	460b      	mov	r3, r1
 800ce46:	4605      	mov	r5, r0
 800ce48:	dc1b      	bgt.n	800ce82 <round+0x4e>
 800ce4a:	2a00      	cmp	r2, #0
 800ce4c:	da0b      	bge.n	800ce66 <round+0x32>
 800ce4e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ce52:	3201      	adds	r2, #1
 800ce54:	bf04      	itt	eq
 800ce56:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800ce5a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800ce5e:	2200      	movs	r2, #0
 800ce60:	4619      	mov	r1, r3
 800ce62:	4610      	mov	r0, r2
 800ce64:	e015      	b.n	800ce92 <round+0x5e>
 800ce66:	4c15      	ldr	r4, [pc, #84]	@ (800cebc <round+0x88>)
 800ce68:	4114      	asrs	r4, r2
 800ce6a:	ea04 0601 	and.w	r6, r4, r1
 800ce6e:	4306      	orrs	r6, r0
 800ce70:	d00f      	beq.n	800ce92 <round+0x5e>
 800ce72:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800ce76:	fa41 f202 	asr.w	r2, r1, r2
 800ce7a:	4413      	add	r3, r2
 800ce7c:	ea23 0304 	bic.w	r3, r3, r4
 800ce80:	e7ed      	b.n	800ce5e <round+0x2a>
 800ce82:	2a33      	cmp	r2, #51	@ 0x33
 800ce84:	dd08      	ble.n	800ce98 <round+0x64>
 800ce86:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800ce8a:	d102      	bne.n	800ce92 <round+0x5e>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	f7f3 fa1d 	bl	80002cc <__adddf3>
 800ce92:	ec41 0b10 	vmov	d0, r0, r1
 800ce96:	bd70      	pop	{r4, r5, r6, pc}
 800ce98:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800ce9c:	f04f 34ff 	mov.w	r4, #4294967295
 800cea0:	40f4      	lsrs	r4, r6
 800cea2:	4204      	tst	r4, r0
 800cea4:	d0f5      	beq.n	800ce92 <round+0x5e>
 800cea6:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800ceaa:	2201      	movs	r2, #1
 800ceac:	408a      	lsls	r2, r1
 800ceae:	1952      	adds	r2, r2, r5
 800ceb0:	bf28      	it	cs
 800ceb2:	3301      	addcs	r3, #1
 800ceb4:	ea22 0204 	bic.w	r2, r2, r4
 800ceb8:	e7d2      	b.n	800ce60 <round+0x2c>
 800ceba:	bf00      	nop
 800cebc:	000fffff 	.word	0x000fffff

0800cec0 <__ieee754_atan2>:
 800cec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cec4:	ec57 6b11 	vmov	r6, r7, d1
 800cec8:	4273      	negs	r3, r6
 800ceca:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800d048 <__ieee754_atan2+0x188>
 800cece:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800ced2:	4333      	orrs	r3, r6
 800ced4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ced8:	4543      	cmp	r3, r8
 800ceda:	ec51 0b10 	vmov	r0, r1, d0
 800cede:	4635      	mov	r5, r6
 800cee0:	d809      	bhi.n	800cef6 <__ieee754_atan2+0x36>
 800cee2:	4244      	negs	r4, r0
 800cee4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cee8:	4304      	orrs	r4, r0
 800ceea:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ceee:	4544      	cmp	r4, r8
 800cef0:	468e      	mov	lr, r1
 800cef2:	4681      	mov	r9, r0
 800cef4:	d907      	bls.n	800cf06 <__ieee754_atan2+0x46>
 800cef6:	4632      	mov	r2, r6
 800cef8:	463b      	mov	r3, r7
 800cefa:	f7f3 f9e7 	bl	80002cc <__adddf3>
 800cefe:	ec41 0b10 	vmov	d0, r0, r1
 800cf02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf06:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800cf0a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800cf0e:	4334      	orrs	r4, r6
 800cf10:	d103      	bne.n	800cf1a <__ieee754_atan2+0x5a>
 800cf12:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf16:	f000 b89b 	b.w	800d050 <atan>
 800cf1a:	17bc      	asrs	r4, r7, #30
 800cf1c:	f004 0402 	and.w	r4, r4, #2
 800cf20:	ea53 0909 	orrs.w	r9, r3, r9
 800cf24:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800cf28:	d107      	bne.n	800cf3a <__ieee754_atan2+0x7a>
 800cf2a:	2c02      	cmp	r4, #2
 800cf2c:	d05f      	beq.n	800cfee <__ieee754_atan2+0x12e>
 800cf2e:	2c03      	cmp	r4, #3
 800cf30:	d1e5      	bne.n	800cefe <__ieee754_atan2+0x3e>
 800cf32:	a141      	add	r1, pc, #260	@ (adr r1, 800d038 <__ieee754_atan2+0x178>)
 800cf34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf38:	e7e1      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cf3a:	4315      	orrs	r5, r2
 800cf3c:	d106      	bne.n	800cf4c <__ieee754_atan2+0x8c>
 800cf3e:	f1be 0f00 	cmp.w	lr, #0
 800cf42:	da5f      	bge.n	800d004 <__ieee754_atan2+0x144>
 800cf44:	a13e      	add	r1, pc, #248	@ (adr r1, 800d040 <__ieee754_atan2+0x180>)
 800cf46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf4a:	e7d8      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cf4c:	4542      	cmp	r2, r8
 800cf4e:	d10f      	bne.n	800cf70 <__ieee754_atan2+0xb0>
 800cf50:	4293      	cmp	r3, r2
 800cf52:	f104 34ff 	add.w	r4, r4, #4294967295
 800cf56:	d107      	bne.n	800cf68 <__ieee754_atan2+0xa8>
 800cf58:	2c02      	cmp	r4, #2
 800cf5a:	d84c      	bhi.n	800cff6 <__ieee754_atan2+0x136>
 800cf5c:	4b34      	ldr	r3, [pc, #208]	@ (800d030 <__ieee754_atan2+0x170>)
 800cf5e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf62:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cf66:	e7ca      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cf68:	2c02      	cmp	r4, #2
 800cf6a:	d848      	bhi.n	800cffe <__ieee754_atan2+0x13e>
 800cf6c:	4b31      	ldr	r3, [pc, #196]	@ (800d034 <__ieee754_atan2+0x174>)
 800cf6e:	e7f6      	b.n	800cf5e <__ieee754_atan2+0x9e>
 800cf70:	4543      	cmp	r3, r8
 800cf72:	d0e4      	beq.n	800cf3e <__ieee754_atan2+0x7e>
 800cf74:	1a9b      	subs	r3, r3, r2
 800cf76:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800cf7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cf7e:	da1e      	bge.n	800cfbe <__ieee754_atan2+0xfe>
 800cf80:	2f00      	cmp	r7, #0
 800cf82:	da01      	bge.n	800cf88 <__ieee754_atan2+0xc8>
 800cf84:	323c      	adds	r2, #60	@ 0x3c
 800cf86:	db1e      	blt.n	800cfc6 <__ieee754_atan2+0x106>
 800cf88:	4632      	mov	r2, r6
 800cf8a:	463b      	mov	r3, r7
 800cf8c:	f7f3 fc7e 	bl	800088c <__aeabi_ddiv>
 800cf90:	ec41 0b10 	vmov	d0, r0, r1
 800cf94:	f000 f9f4 	bl	800d380 <fabs>
 800cf98:	f000 f85a 	bl	800d050 <atan>
 800cf9c:	ec51 0b10 	vmov	r0, r1, d0
 800cfa0:	2c01      	cmp	r4, #1
 800cfa2:	d013      	beq.n	800cfcc <__ieee754_atan2+0x10c>
 800cfa4:	2c02      	cmp	r4, #2
 800cfa6:	d015      	beq.n	800cfd4 <__ieee754_atan2+0x114>
 800cfa8:	2c00      	cmp	r4, #0
 800cfaa:	d0a8      	beq.n	800cefe <__ieee754_atan2+0x3e>
 800cfac:	a318      	add	r3, pc, #96	@ (adr r3, 800d010 <__ieee754_atan2+0x150>)
 800cfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb2:	f7f3 f989 	bl	80002c8 <__aeabi_dsub>
 800cfb6:	a318      	add	r3, pc, #96	@ (adr r3, 800d018 <__ieee754_atan2+0x158>)
 800cfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfbc:	e014      	b.n	800cfe8 <__ieee754_atan2+0x128>
 800cfbe:	a118      	add	r1, pc, #96	@ (adr r1, 800d020 <__ieee754_atan2+0x160>)
 800cfc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfc4:	e7ec      	b.n	800cfa0 <__ieee754_atan2+0xe0>
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	2100      	movs	r1, #0
 800cfca:	e7e9      	b.n	800cfa0 <__ieee754_atan2+0xe0>
 800cfcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	e794      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cfd4:	a30e      	add	r3, pc, #56	@ (adr r3, 800d010 <__ieee754_atan2+0x150>)
 800cfd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfda:	f7f3 f975 	bl	80002c8 <__aeabi_dsub>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	460b      	mov	r3, r1
 800cfe2:	a10d      	add	r1, pc, #52	@ (adr r1, 800d018 <__ieee754_atan2+0x158>)
 800cfe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfe8:	f7f3 f96e 	bl	80002c8 <__aeabi_dsub>
 800cfec:	e787      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cfee:	a10a      	add	r1, pc, #40	@ (adr r1, 800d018 <__ieee754_atan2+0x158>)
 800cff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cff4:	e783      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cff6:	a10c      	add	r1, pc, #48	@ (adr r1, 800d028 <__ieee754_atan2+0x168>)
 800cff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cffc:	e77f      	b.n	800cefe <__ieee754_atan2+0x3e>
 800cffe:	2000      	movs	r0, #0
 800d000:	2100      	movs	r1, #0
 800d002:	e77c      	b.n	800cefe <__ieee754_atan2+0x3e>
 800d004:	a106      	add	r1, pc, #24	@ (adr r1, 800d020 <__ieee754_atan2+0x160>)
 800d006:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d00a:	e778      	b.n	800cefe <__ieee754_atan2+0x3e>
 800d00c:	f3af 8000 	nop.w
 800d010:	33145c07 	.word	0x33145c07
 800d014:	3ca1a626 	.word	0x3ca1a626
 800d018:	54442d18 	.word	0x54442d18
 800d01c:	400921fb 	.word	0x400921fb
 800d020:	54442d18 	.word	0x54442d18
 800d024:	3ff921fb 	.word	0x3ff921fb
 800d028:	54442d18 	.word	0x54442d18
 800d02c:	3fe921fb 	.word	0x3fe921fb
 800d030:	0800e1a8 	.word	0x0800e1a8
 800d034:	0800e190 	.word	0x0800e190
 800d038:	54442d18 	.word	0x54442d18
 800d03c:	c00921fb 	.word	0xc00921fb
 800d040:	54442d18 	.word	0x54442d18
 800d044:	bff921fb 	.word	0xbff921fb
 800d048:	7ff00000 	.word	0x7ff00000
 800d04c:	00000000 	.word	0x00000000

0800d050 <atan>:
 800d050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d054:	ec55 4b10 	vmov	r4, r5, d0
 800d058:	4bbf      	ldr	r3, [pc, #764]	@ (800d358 <atan+0x308>)
 800d05a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d05e:	429e      	cmp	r6, r3
 800d060:	46ab      	mov	fp, r5
 800d062:	d918      	bls.n	800d096 <atan+0x46>
 800d064:	4bbd      	ldr	r3, [pc, #756]	@ (800d35c <atan+0x30c>)
 800d066:	429e      	cmp	r6, r3
 800d068:	d801      	bhi.n	800d06e <atan+0x1e>
 800d06a:	d109      	bne.n	800d080 <atan+0x30>
 800d06c:	b144      	cbz	r4, 800d080 <atan+0x30>
 800d06e:	4622      	mov	r2, r4
 800d070:	462b      	mov	r3, r5
 800d072:	4620      	mov	r0, r4
 800d074:	4629      	mov	r1, r5
 800d076:	f7f3 f929 	bl	80002cc <__adddf3>
 800d07a:	4604      	mov	r4, r0
 800d07c:	460d      	mov	r5, r1
 800d07e:	e006      	b.n	800d08e <atan+0x3e>
 800d080:	f1bb 0f00 	cmp.w	fp, #0
 800d084:	f340 812b 	ble.w	800d2de <atan+0x28e>
 800d088:	a597      	add	r5, pc, #604	@ (adr r5, 800d2e8 <atan+0x298>)
 800d08a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d08e:	ec45 4b10 	vmov	d0, r4, r5
 800d092:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d096:	4bb2      	ldr	r3, [pc, #712]	@ (800d360 <atan+0x310>)
 800d098:	429e      	cmp	r6, r3
 800d09a:	d813      	bhi.n	800d0c4 <atan+0x74>
 800d09c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d0a0:	429e      	cmp	r6, r3
 800d0a2:	d80c      	bhi.n	800d0be <atan+0x6e>
 800d0a4:	a392      	add	r3, pc, #584	@ (adr r3, 800d2f0 <atan+0x2a0>)
 800d0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	4629      	mov	r1, r5
 800d0ae:	f7f3 f90d 	bl	80002cc <__adddf3>
 800d0b2:	4bac      	ldr	r3, [pc, #688]	@ (800d364 <atan+0x314>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	f7f3 fd4f 	bl	8000b58 <__aeabi_dcmpgt>
 800d0ba:	2800      	cmp	r0, #0
 800d0bc:	d1e7      	bne.n	800d08e <atan+0x3e>
 800d0be:	f04f 3aff 	mov.w	sl, #4294967295
 800d0c2:	e029      	b.n	800d118 <atan+0xc8>
 800d0c4:	f000 f95c 	bl	800d380 <fabs>
 800d0c8:	4ba7      	ldr	r3, [pc, #668]	@ (800d368 <atan+0x318>)
 800d0ca:	429e      	cmp	r6, r3
 800d0cc:	ec55 4b10 	vmov	r4, r5, d0
 800d0d0:	f200 80bc 	bhi.w	800d24c <atan+0x1fc>
 800d0d4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d0d8:	429e      	cmp	r6, r3
 800d0da:	f200 809e 	bhi.w	800d21a <atan+0x1ca>
 800d0de:	4622      	mov	r2, r4
 800d0e0:	462b      	mov	r3, r5
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	4629      	mov	r1, r5
 800d0e6:	f7f3 f8f1 	bl	80002cc <__adddf3>
 800d0ea:	4b9e      	ldr	r3, [pc, #632]	@ (800d364 <atan+0x314>)
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	f7f3 f8eb 	bl	80002c8 <__aeabi_dsub>
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	4606      	mov	r6, r0
 800d0f6:	460f      	mov	r7, r1
 800d0f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	4629      	mov	r1, r5
 800d100:	f7f3 f8e4 	bl	80002cc <__adddf3>
 800d104:	4602      	mov	r2, r0
 800d106:	460b      	mov	r3, r1
 800d108:	4630      	mov	r0, r6
 800d10a:	4639      	mov	r1, r7
 800d10c:	f7f3 fbbe 	bl	800088c <__aeabi_ddiv>
 800d110:	f04f 0a00 	mov.w	sl, #0
 800d114:	4604      	mov	r4, r0
 800d116:	460d      	mov	r5, r1
 800d118:	4622      	mov	r2, r4
 800d11a:	462b      	mov	r3, r5
 800d11c:	4620      	mov	r0, r4
 800d11e:	4629      	mov	r1, r5
 800d120:	f7f3 fa8a 	bl	8000638 <__aeabi_dmul>
 800d124:	4602      	mov	r2, r0
 800d126:	460b      	mov	r3, r1
 800d128:	4680      	mov	r8, r0
 800d12a:	4689      	mov	r9, r1
 800d12c:	f7f3 fa84 	bl	8000638 <__aeabi_dmul>
 800d130:	a371      	add	r3, pc, #452	@ (adr r3, 800d2f8 <atan+0x2a8>)
 800d132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d136:	4606      	mov	r6, r0
 800d138:	460f      	mov	r7, r1
 800d13a:	f7f3 fa7d 	bl	8000638 <__aeabi_dmul>
 800d13e:	a370      	add	r3, pc, #448	@ (adr r3, 800d300 <atan+0x2b0>)
 800d140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d144:	f7f3 f8c2 	bl	80002cc <__adddf3>
 800d148:	4632      	mov	r2, r6
 800d14a:	463b      	mov	r3, r7
 800d14c:	f7f3 fa74 	bl	8000638 <__aeabi_dmul>
 800d150:	a36d      	add	r3, pc, #436	@ (adr r3, 800d308 <atan+0x2b8>)
 800d152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d156:	f7f3 f8b9 	bl	80002cc <__adddf3>
 800d15a:	4632      	mov	r2, r6
 800d15c:	463b      	mov	r3, r7
 800d15e:	f7f3 fa6b 	bl	8000638 <__aeabi_dmul>
 800d162:	a36b      	add	r3, pc, #428	@ (adr r3, 800d310 <atan+0x2c0>)
 800d164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d168:	f7f3 f8b0 	bl	80002cc <__adddf3>
 800d16c:	4632      	mov	r2, r6
 800d16e:	463b      	mov	r3, r7
 800d170:	f7f3 fa62 	bl	8000638 <__aeabi_dmul>
 800d174:	a368      	add	r3, pc, #416	@ (adr r3, 800d318 <atan+0x2c8>)
 800d176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17a:	f7f3 f8a7 	bl	80002cc <__adddf3>
 800d17e:	4632      	mov	r2, r6
 800d180:	463b      	mov	r3, r7
 800d182:	f7f3 fa59 	bl	8000638 <__aeabi_dmul>
 800d186:	a366      	add	r3, pc, #408	@ (adr r3, 800d320 <atan+0x2d0>)
 800d188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d18c:	f7f3 f89e 	bl	80002cc <__adddf3>
 800d190:	4642      	mov	r2, r8
 800d192:	464b      	mov	r3, r9
 800d194:	f7f3 fa50 	bl	8000638 <__aeabi_dmul>
 800d198:	a363      	add	r3, pc, #396	@ (adr r3, 800d328 <atan+0x2d8>)
 800d19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19e:	4680      	mov	r8, r0
 800d1a0:	4689      	mov	r9, r1
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	f7f3 fa47 	bl	8000638 <__aeabi_dmul>
 800d1aa:	a361      	add	r3, pc, #388	@ (adr r3, 800d330 <atan+0x2e0>)
 800d1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b0:	f7f3 f88a 	bl	80002c8 <__aeabi_dsub>
 800d1b4:	4632      	mov	r2, r6
 800d1b6:	463b      	mov	r3, r7
 800d1b8:	f7f3 fa3e 	bl	8000638 <__aeabi_dmul>
 800d1bc:	a35e      	add	r3, pc, #376	@ (adr r3, 800d338 <atan+0x2e8>)
 800d1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c2:	f7f3 f881 	bl	80002c8 <__aeabi_dsub>
 800d1c6:	4632      	mov	r2, r6
 800d1c8:	463b      	mov	r3, r7
 800d1ca:	f7f3 fa35 	bl	8000638 <__aeabi_dmul>
 800d1ce:	a35c      	add	r3, pc, #368	@ (adr r3, 800d340 <atan+0x2f0>)
 800d1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d4:	f7f3 f878 	bl	80002c8 <__aeabi_dsub>
 800d1d8:	4632      	mov	r2, r6
 800d1da:	463b      	mov	r3, r7
 800d1dc:	f7f3 fa2c 	bl	8000638 <__aeabi_dmul>
 800d1e0:	a359      	add	r3, pc, #356	@ (adr r3, 800d348 <atan+0x2f8>)
 800d1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e6:	f7f3 f86f 	bl	80002c8 <__aeabi_dsub>
 800d1ea:	4632      	mov	r2, r6
 800d1ec:	463b      	mov	r3, r7
 800d1ee:	f7f3 fa23 	bl	8000638 <__aeabi_dmul>
 800d1f2:	4602      	mov	r2, r0
 800d1f4:	460b      	mov	r3, r1
 800d1f6:	4640      	mov	r0, r8
 800d1f8:	4649      	mov	r1, r9
 800d1fa:	f7f3 f867 	bl	80002cc <__adddf3>
 800d1fe:	4622      	mov	r2, r4
 800d200:	462b      	mov	r3, r5
 800d202:	f7f3 fa19 	bl	8000638 <__aeabi_dmul>
 800d206:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d20a:	4602      	mov	r2, r0
 800d20c:	460b      	mov	r3, r1
 800d20e:	d148      	bne.n	800d2a2 <atan+0x252>
 800d210:	4620      	mov	r0, r4
 800d212:	4629      	mov	r1, r5
 800d214:	f7f3 f858 	bl	80002c8 <__aeabi_dsub>
 800d218:	e72f      	b.n	800d07a <atan+0x2a>
 800d21a:	4b52      	ldr	r3, [pc, #328]	@ (800d364 <atan+0x314>)
 800d21c:	2200      	movs	r2, #0
 800d21e:	4620      	mov	r0, r4
 800d220:	4629      	mov	r1, r5
 800d222:	f7f3 f851 	bl	80002c8 <__aeabi_dsub>
 800d226:	4b4f      	ldr	r3, [pc, #316]	@ (800d364 <atan+0x314>)
 800d228:	4606      	mov	r6, r0
 800d22a:	460f      	mov	r7, r1
 800d22c:	2200      	movs	r2, #0
 800d22e:	4620      	mov	r0, r4
 800d230:	4629      	mov	r1, r5
 800d232:	f7f3 f84b 	bl	80002cc <__adddf3>
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	4630      	mov	r0, r6
 800d23c:	4639      	mov	r1, r7
 800d23e:	f7f3 fb25 	bl	800088c <__aeabi_ddiv>
 800d242:	f04f 0a01 	mov.w	sl, #1
 800d246:	4604      	mov	r4, r0
 800d248:	460d      	mov	r5, r1
 800d24a:	e765      	b.n	800d118 <atan+0xc8>
 800d24c:	4b47      	ldr	r3, [pc, #284]	@ (800d36c <atan+0x31c>)
 800d24e:	429e      	cmp	r6, r3
 800d250:	d21c      	bcs.n	800d28c <atan+0x23c>
 800d252:	4b47      	ldr	r3, [pc, #284]	@ (800d370 <atan+0x320>)
 800d254:	2200      	movs	r2, #0
 800d256:	4620      	mov	r0, r4
 800d258:	4629      	mov	r1, r5
 800d25a:	f7f3 f835 	bl	80002c8 <__aeabi_dsub>
 800d25e:	4b44      	ldr	r3, [pc, #272]	@ (800d370 <atan+0x320>)
 800d260:	4606      	mov	r6, r0
 800d262:	460f      	mov	r7, r1
 800d264:	2200      	movs	r2, #0
 800d266:	4620      	mov	r0, r4
 800d268:	4629      	mov	r1, r5
 800d26a:	f7f3 f9e5 	bl	8000638 <__aeabi_dmul>
 800d26e:	4b3d      	ldr	r3, [pc, #244]	@ (800d364 <atan+0x314>)
 800d270:	2200      	movs	r2, #0
 800d272:	f7f3 f82b 	bl	80002cc <__adddf3>
 800d276:	4602      	mov	r2, r0
 800d278:	460b      	mov	r3, r1
 800d27a:	4630      	mov	r0, r6
 800d27c:	4639      	mov	r1, r7
 800d27e:	f7f3 fb05 	bl	800088c <__aeabi_ddiv>
 800d282:	f04f 0a02 	mov.w	sl, #2
 800d286:	4604      	mov	r4, r0
 800d288:	460d      	mov	r5, r1
 800d28a:	e745      	b.n	800d118 <atan+0xc8>
 800d28c:	4622      	mov	r2, r4
 800d28e:	462b      	mov	r3, r5
 800d290:	4938      	ldr	r1, [pc, #224]	@ (800d374 <atan+0x324>)
 800d292:	2000      	movs	r0, #0
 800d294:	f7f3 fafa 	bl	800088c <__aeabi_ddiv>
 800d298:	f04f 0a03 	mov.w	sl, #3
 800d29c:	4604      	mov	r4, r0
 800d29e:	460d      	mov	r5, r1
 800d2a0:	e73a      	b.n	800d118 <atan+0xc8>
 800d2a2:	4b35      	ldr	r3, [pc, #212]	@ (800d378 <atan+0x328>)
 800d2a4:	4e35      	ldr	r6, [pc, #212]	@ (800d37c <atan+0x32c>)
 800d2a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ae:	f7f3 f80b 	bl	80002c8 <__aeabi_dsub>
 800d2b2:	4622      	mov	r2, r4
 800d2b4:	462b      	mov	r3, r5
 800d2b6:	f7f3 f807 	bl	80002c8 <__aeabi_dsub>
 800d2ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d2be:	4602      	mov	r2, r0
 800d2c0:	460b      	mov	r3, r1
 800d2c2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d2c6:	f7f2 ffff 	bl	80002c8 <__aeabi_dsub>
 800d2ca:	f1bb 0f00 	cmp.w	fp, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	460d      	mov	r5, r1
 800d2d2:	f6bf aedc 	bge.w	800d08e <atan+0x3e>
 800d2d6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d2da:	461d      	mov	r5, r3
 800d2dc:	e6d7      	b.n	800d08e <atan+0x3e>
 800d2de:	a51c      	add	r5, pc, #112	@ (adr r5, 800d350 <atan+0x300>)
 800d2e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d2e4:	e6d3      	b.n	800d08e <atan+0x3e>
 800d2e6:	bf00      	nop
 800d2e8:	54442d18 	.word	0x54442d18
 800d2ec:	3ff921fb 	.word	0x3ff921fb
 800d2f0:	8800759c 	.word	0x8800759c
 800d2f4:	7e37e43c 	.word	0x7e37e43c
 800d2f8:	e322da11 	.word	0xe322da11
 800d2fc:	3f90ad3a 	.word	0x3f90ad3a
 800d300:	24760deb 	.word	0x24760deb
 800d304:	3fa97b4b 	.word	0x3fa97b4b
 800d308:	a0d03d51 	.word	0xa0d03d51
 800d30c:	3fb10d66 	.word	0x3fb10d66
 800d310:	c54c206e 	.word	0xc54c206e
 800d314:	3fb745cd 	.word	0x3fb745cd
 800d318:	920083ff 	.word	0x920083ff
 800d31c:	3fc24924 	.word	0x3fc24924
 800d320:	5555550d 	.word	0x5555550d
 800d324:	3fd55555 	.word	0x3fd55555
 800d328:	2c6a6c2f 	.word	0x2c6a6c2f
 800d32c:	bfa2b444 	.word	0xbfa2b444
 800d330:	52defd9a 	.word	0x52defd9a
 800d334:	3fadde2d 	.word	0x3fadde2d
 800d338:	af749a6d 	.word	0xaf749a6d
 800d33c:	3fb3b0f2 	.word	0x3fb3b0f2
 800d340:	fe231671 	.word	0xfe231671
 800d344:	3fbc71c6 	.word	0x3fbc71c6
 800d348:	9998ebc4 	.word	0x9998ebc4
 800d34c:	3fc99999 	.word	0x3fc99999
 800d350:	54442d18 	.word	0x54442d18
 800d354:	bff921fb 	.word	0xbff921fb
 800d358:	440fffff 	.word	0x440fffff
 800d35c:	7ff00000 	.word	0x7ff00000
 800d360:	3fdbffff 	.word	0x3fdbffff
 800d364:	3ff00000 	.word	0x3ff00000
 800d368:	3ff2ffff 	.word	0x3ff2ffff
 800d36c:	40038000 	.word	0x40038000
 800d370:	3ff80000 	.word	0x3ff80000
 800d374:	bff00000 	.word	0xbff00000
 800d378:	0800e1c0 	.word	0x0800e1c0
 800d37c:	0800e1e0 	.word	0x0800e1e0

0800d380 <fabs>:
 800d380:	ec51 0b10 	vmov	r0, r1, d0
 800d384:	4602      	mov	r2, r0
 800d386:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d38a:	ec43 2b10 	vmov	d0, r2, r3
 800d38e:	4770      	bx	lr

0800d390 <__ieee754_powf>:
 800d390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d394:	ee10 4a90 	vmov	r4, s1
 800d398:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800d39c:	ed2d 8b02 	vpush	{d8}
 800d3a0:	ee10 6a10 	vmov	r6, s0
 800d3a4:	eeb0 8a40 	vmov.f32	s16, s0
 800d3a8:	eef0 8a60 	vmov.f32	s17, s1
 800d3ac:	d10c      	bne.n	800d3c8 <__ieee754_powf+0x38>
 800d3ae:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800d3b2:	0076      	lsls	r6, r6, #1
 800d3b4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800d3b8:	f240 829c 	bls.w	800d8f4 <__ieee754_powf+0x564>
 800d3bc:	ee38 0a28 	vadd.f32	s0, s16, s17
 800d3c0:	ecbd 8b02 	vpop	{d8}
 800d3c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3c8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800d3cc:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800d3d0:	d802      	bhi.n	800d3d8 <__ieee754_powf+0x48>
 800d3d2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d3d6:	d908      	bls.n	800d3ea <__ieee754_powf+0x5a>
 800d3d8:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800d3dc:	d1ee      	bne.n	800d3bc <__ieee754_powf+0x2c>
 800d3de:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800d3e2:	0064      	lsls	r4, r4, #1
 800d3e4:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800d3e8:	e7e6      	b.n	800d3b8 <__ieee754_powf+0x28>
 800d3ea:	2e00      	cmp	r6, #0
 800d3ec:	da1e      	bge.n	800d42c <__ieee754_powf+0x9c>
 800d3ee:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800d3f2:	d22b      	bcs.n	800d44c <__ieee754_powf+0xbc>
 800d3f4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d3f8:	d332      	bcc.n	800d460 <__ieee754_powf+0xd0>
 800d3fa:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800d3fe:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800d402:	fa49 f503 	asr.w	r5, r9, r3
 800d406:	fa05 f303 	lsl.w	r3, r5, r3
 800d40a:	454b      	cmp	r3, r9
 800d40c:	d126      	bne.n	800d45c <__ieee754_powf+0xcc>
 800d40e:	f005 0501 	and.w	r5, r5, #1
 800d412:	f1c5 0502 	rsb	r5, r5, #2
 800d416:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800d41a:	d122      	bne.n	800d462 <__ieee754_powf+0xd2>
 800d41c:	2c00      	cmp	r4, #0
 800d41e:	f280 826f 	bge.w	800d900 <__ieee754_powf+0x570>
 800d422:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d426:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800d42a:	e7c9      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d42c:	2500      	movs	r5, #0
 800d42e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800d432:	d1f0      	bne.n	800d416 <__ieee754_powf+0x86>
 800d434:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800d438:	f000 825c 	beq.w	800d8f4 <__ieee754_powf+0x564>
 800d43c:	d908      	bls.n	800d450 <__ieee754_powf+0xc0>
 800d43e:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800d7a0 <__ieee754_powf+0x410>
 800d442:	2c00      	cmp	r4, #0
 800d444:	bfa8      	it	ge
 800d446:	eeb0 0a68 	vmovge.f32	s0, s17
 800d44a:	e7b9      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d44c:	2502      	movs	r5, #2
 800d44e:	e7ee      	b.n	800d42e <__ieee754_powf+0x9e>
 800d450:	2c00      	cmp	r4, #0
 800d452:	f280 8252 	bge.w	800d8fa <__ieee754_powf+0x56a>
 800d456:	eeb1 0a68 	vneg.f32	s0, s17
 800d45a:	e7b1      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d45c:	2500      	movs	r5, #0
 800d45e:	e7da      	b.n	800d416 <__ieee754_powf+0x86>
 800d460:	2500      	movs	r5, #0
 800d462:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800d466:	d102      	bne.n	800d46e <__ieee754_powf+0xde>
 800d468:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d46c:	e7a8      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d46e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800d472:	d109      	bne.n	800d488 <__ieee754_powf+0xf8>
 800d474:	2e00      	cmp	r6, #0
 800d476:	db07      	blt.n	800d488 <__ieee754_powf+0xf8>
 800d478:	eeb0 0a48 	vmov.f32	s0, s16
 800d47c:	ecbd 8b02 	vpop	{d8}
 800d480:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d484:	f000 bae8 	b.w	800da58 <__ieee754_sqrtf>
 800d488:	eeb0 0a48 	vmov.f32	s0, s16
 800d48c:	f000 fa50 	bl	800d930 <fabsf>
 800d490:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800d494:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800d498:	4647      	mov	r7, r8
 800d49a:	d002      	beq.n	800d4a2 <__ieee754_powf+0x112>
 800d49c:	f1b8 0f00 	cmp.w	r8, #0
 800d4a0:	d117      	bne.n	800d4d2 <__ieee754_powf+0x142>
 800d4a2:	2c00      	cmp	r4, #0
 800d4a4:	bfbc      	itt	lt
 800d4a6:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800d4aa:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d4ae:	2e00      	cmp	r6, #0
 800d4b0:	da86      	bge.n	800d3c0 <__ieee754_powf+0x30>
 800d4b2:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800d4b6:	ea58 0805 	orrs.w	r8, r8, r5
 800d4ba:	d104      	bne.n	800d4c6 <__ieee754_powf+0x136>
 800d4bc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d4c0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d4c4:	e77c      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d4c6:	2d01      	cmp	r5, #1
 800d4c8:	f47f af7a 	bne.w	800d3c0 <__ieee754_powf+0x30>
 800d4cc:	eeb1 0a40 	vneg.f32	s0, s0
 800d4d0:	e776      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d4d2:	0ff0      	lsrs	r0, r6, #31
 800d4d4:	3801      	subs	r0, #1
 800d4d6:	ea55 0300 	orrs.w	r3, r5, r0
 800d4da:	d104      	bne.n	800d4e6 <__ieee754_powf+0x156>
 800d4dc:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d4e0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d4e4:	e76c      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d4e6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800d4ea:	d973      	bls.n	800d5d4 <__ieee754_powf+0x244>
 800d4ec:	4bad      	ldr	r3, [pc, #692]	@ (800d7a4 <__ieee754_powf+0x414>)
 800d4ee:	4598      	cmp	r8, r3
 800d4f0:	d808      	bhi.n	800d504 <__ieee754_powf+0x174>
 800d4f2:	2c00      	cmp	r4, #0
 800d4f4:	da0b      	bge.n	800d50e <__ieee754_powf+0x17e>
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	ecbd 8b02 	vpop	{d8}
 800d4fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d500:	f000 baa4 	b.w	800da4c <__math_oflowf>
 800d504:	4ba8      	ldr	r3, [pc, #672]	@ (800d7a8 <__ieee754_powf+0x418>)
 800d506:	4598      	cmp	r8, r3
 800d508:	d908      	bls.n	800d51c <__ieee754_powf+0x18c>
 800d50a:	2c00      	cmp	r4, #0
 800d50c:	dcf3      	bgt.n	800d4f6 <__ieee754_powf+0x166>
 800d50e:	2000      	movs	r0, #0
 800d510:	ecbd 8b02 	vpop	{d8}
 800d514:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d518:	f000 ba92 	b.w	800da40 <__math_uflowf>
 800d51c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d520:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d524:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800d7ac <__ieee754_powf+0x41c>
 800d528:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800d52c:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d530:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d534:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d538:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d53c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d540:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800d7b0 <__ieee754_powf+0x420>
 800d544:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800d548:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800d7b4 <__ieee754_powf+0x424>
 800d54c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d550:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800d7b8 <__ieee754_powf+0x428>
 800d554:	eef0 6a67 	vmov.f32	s13, s15
 800d558:	eee0 6a07 	vfma.f32	s13, s0, s14
 800d55c:	ee16 3a90 	vmov	r3, s13
 800d560:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800d564:	f023 030f 	bic.w	r3, r3, #15
 800d568:	ee06 3a90 	vmov	s13, r3
 800d56c:	eee0 6a47 	vfms.f32	s13, s0, s14
 800d570:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d574:	3d01      	subs	r5, #1
 800d576:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800d57a:	4305      	orrs	r5, r0
 800d57c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d580:	f024 040f 	bic.w	r4, r4, #15
 800d584:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800d588:	bf18      	it	ne
 800d58a:	eeb0 8a47 	vmovne.f32	s16, s14
 800d58e:	ee07 4a10 	vmov	s14, r4
 800d592:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d596:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800d59a:	ee07 3a90 	vmov	s15, r3
 800d59e:	eee7 0a27 	vfma.f32	s1, s14, s15
 800d5a2:	ee07 4a10 	vmov	s14, r4
 800d5a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d5aa:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d5ae:	ee17 1a10 	vmov	r1, s14
 800d5b2:	2900      	cmp	r1, #0
 800d5b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d5b8:	f340 80dd 	ble.w	800d776 <__ieee754_powf+0x3e6>
 800d5bc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800d5c0:	f240 80ca 	bls.w	800d758 <__ieee754_powf+0x3c8>
 800d5c4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d5c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5cc:	bf4c      	ite	mi
 800d5ce:	2001      	movmi	r0, #1
 800d5d0:	2000      	movpl	r0, #0
 800d5d2:	e791      	b.n	800d4f8 <__ieee754_powf+0x168>
 800d5d4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800d5d8:	bf01      	itttt	eq
 800d5da:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800d7bc <__ieee754_powf+0x42c>
 800d5de:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d5e2:	f06f 0317 	mvneq.w	r3, #23
 800d5e6:	ee17 7a90 	vmoveq	r7, s15
 800d5ea:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800d5ee:	bf18      	it	ne
 800d5f0:	2300      	movne	r3, #0
 800d5f2:	3a7f      	subs	r2, #127	@ 0x7f
 800d5f4:	441a      	add	r2, r3
 800d5f6:	4b72      	ldr	r3, [pc, #456]	@ (800d7c0 <__ieee754_powf+0x430>)
 800d5f8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800d5fc:	429f      	cmp	r7, r3
 800d5fe:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800d602:	dd06      	ble.n	800d612 <__ieee754_powf+0x282>
 800d604:	4b6f      	ldr	r3, [pc, #444]	@ (800d7c4 <__ieee754_powf+0x434>)
 800d606:	429f      	cmp	r7, r3
 800d608:	f340 80a4 	ble.w	800d754 <__ieee754_powf+0x3c4>
 800d60c:	3201      	adds	r2, #1
 800d60e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800d612:	2600      	movs	r6, #0
 800d614:	4b6c      	ldr	r3, [pc, #432]	@ (800d7c8 <__ieee754_powf+0x438>)
 800d616:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800d61a:	ee07 1a10 	vmov	s14, r1
 800d61e:	edd3 5a00 	vldr	s11, [r3]
 800d622:	4b6a      	ldr	r3, [pc, #424]	@ (800d7cc <__ieee754_powf+0x43c>)
 800d624:	ee75 7a87 	vadd.f32	s15, s11, s14
 800d628:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d62c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800d630:	1049      	asrs	r1, r1, #1
 800d632:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800d636:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800d63a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800d63e:	ee37 6a65 	vsub.f32	s12, s14, s11
 800d642:	ee07 1a90 	vmov	s15, r1
 800d646:	ee26 5a24 	vmul.f32	s10, s12, s9
 800d64a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800d64e:	ee15 7a10 	vmov	r7, s10
 800d652:	401f      	ands	r7, r3
 800d654:	ee06 7a90 	vmov	s13, r7
 800d658:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800d65c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d660:	ee65 7a05 	vmul.f32	s15, s10, s10
 800d664:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d668:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800d7d0 <__ieee754_powf+0x440>
 800d66c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800d7d4 <__ieee754_powf+0x444>
 800d670:	eee7 5a87 	vfma.f32	s11, s15, s14
 800d674:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800d7d8 <__ieee754_powf+0x448>
 800d678:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d67c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800d7ac <__ieee754_powf+0x41c>
 800d680:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d684:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800d7dc <__ieee754_powf+0x44c>
 800d688:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d68c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800d7e0 <__ieee754_powf+0x450>
 800d690:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d694:	eee7 5a27 	vfma.f32	s11, s14, s15
 800d698:	ee35 7a26 	vadd.f32	s14, s10, s13
 800d69c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800d6a0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d6a4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800d6a8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800d6ac:	eef0 5a67 	vmov.f32	s11, s15
 800d6b0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800d6b4:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d6b8:	ee15 1a90 	vmov	r1, s11
 800d6bc:	4019      	ands	r1, r3
 800d6be:	ee05 1a90 	vmov	s11, r1
 800d6c2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800d6c6:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800d6ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6ce:	ee67 7a85 	vmul.f32	s15, s15, s10
 800d6d2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d6d6:	eeb0 6a67 	vmov.f32	s12, s15
 800d6da:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800d6de:	ee16 1a10 	vmov	r1, s12
 800d6e2:	4019      	ands	r1, r3
 800d6e4:	ee06 1a10 	vmov	s12, r1
 800d6e8:	eeb0 7a46 	vmov.f32	s14, s12
 800d6ec:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800d6f0:	493c      	ldr	r1, [pc, #240]	@ (800d7e4 <__ieee754_powf+0x454>)
 800d6f2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800d6f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6fa:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800d7e8 <__ieee754_powf+0x458>
 800d6fe:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800d7ec <__ieee754_powf+0x45c>
 800d702:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d706:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d7f0 <__ieee754_powf+0x460>
 800d70a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d70e:	ed91 7a00 	vldr	s14, [r1]
 800d712:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d716:	ee07 2a10 	vmov	s14, r2
 800d71a:	eef0 6a67 	vmov.f32	s13, s15
 800d71e:	4a35      	ldr	r2, [pc, #212]	@ (800d7f4 <__ieee754_powf+0x464>)
 800d720:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d724:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800d728:	ed92 5a00 	vldr	s10, [r2]
 800d72c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d730:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d734:	ee76 6a87 	vadd.f32	s13, s13, s14
 800d738:	ee16 2a90 	vmov	r2, s13
 800d73c:	4013      	ands	r3, r2
 800d73e:	ee06 3a90 	vmov	s13, r3
 800d742:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d746:	ee37 7a45 	vsub.f32	s14, s14, s10
 800d74a:	eea6 7a65 	vfms.f32	s14, s12, s11
 800d74e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d752:	e70f      	b.n	800d574 <__ieee754_powf+0x1e4>
 800d754:	2601      	movs	r6, #1
 800d756:	e75d      	b.n	800d614 <__ieee754_powf+0x284>
 800d758:	d152      	bne.n	800d800 <__ieee754_powf+0x470>
 800d75a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d7f8 <__ieee754_powf+0x468>
 800d75e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d762:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d766:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76e:	f73f af29 	bgt.w	800d5c4 <__ieee754_powf+0x234>
 800d772:	2386      	movs	r3, #134	@ 0x86
 800d774:	e048      	b.n	800d808 <__ieee754_powf+0x478>
 800d776:	4a21      	ldr	r2, [pc, #132]	@ (800d7fc <__ieee754_powf+0x46c>)
 800d778:	4293      	cmp	r3, r2
 800d77a:	d907      	bls.n	800d78c <__ieee754_powf+0x3fc>
 800d77c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d784:	bf4c      	ite	mi
 800d786:	2001      	movmi	r0, #1
 800d788:	2000      	movpl	r0, #0
 800d78a:	e6c1      	b.n	800d510 <__ieee754_powf+0x180>
 800d78c:	d138      	bne.n	800d800 <__ieee754_powf+0x470>
 800d78e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d792:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d79a:	dbea      	blt.n	800d772 <__ieee754_powf+0x3e2>
 800d79c:	e7ee      	b.n	800d77c <__ieee754_powf+0x3ec>
 800d79e:	bf00      	nop
 800d7a0:	00000000 	.word	0x00000000
 800d7a4:	3f7ffff3 	.word	0x3f7ffff3
 800d7a8:	3f800007 	.word	0x3f800007
 800d7ac:	3eaaaaab 	.word	0x3eaaaaab
 800d7b0:	3fb8aa3b 	.word	0x3fb8aa3b
 800d7b4:	36eca570 	.word	0x36eca570
 800d7b8:	3fb8aa00 	.word	0x3fb8aa00
 800d7bc:	4b800000 	.word	0x4b800000
 800d7c0:	001cc471 	.word	0x001cc471
 800d7c4:	005db3d6 	.word	0x005db3d6
 800d7c8:	0800e210 	.word	0x0800e210
 800d7cc:	fffff000 	.word	0xfffff000
 800d7d0:	3e6c3255 	.word	0x3e6c3255
 800d7d4:	3e53f142 	.word	0x3e53f142
 800d7d8:	3e8ba305 	.word	0x3e8ba305
 800d7dc:	3edb6db7 	.word	0x3edb6db7
 800d7e0:	3f19999a 	.word	0x3f19999a
 800d7e4:	0800e200 	.word	0x0800e200
 800d7e8:	3f76384f 	.word	0x3f76384f
 800d7ec:	3f763800 	.word	0x3f763800
 800d7f0:	369dc3a0 	.word	0x369dc3a0
 800d7f4:	0800e208 	.word	0x0800e208
 800d7f8:	3338aa3c 	.word	0x3338aa3c
 800d7fc:	43160000 	.word	0x43160000
 800d800:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800d804:	d971      	bls.n	800d8ea <__ieee754_powf+0x55a>
 800d806:	15db      	asrs	r3, r3, #23
 800d808:	3b7e      	subs	r3, #126	@ 0x7e
 800d80a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800d80e:	4118      	asrs	r0, r3
 800d810:	4408      	add	r0, r1
 800d812:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d816:	4a3c      	ldr	r2, [pc, #240]	@ (800d908 <__ieee754_powf+0x578>)
 800d818:	3b7f      	subs	r3, #127	@ 0x7f
 800d81a:	411a      	asrs	r2, r3
 800d81c:	4002      	ands	r2, r0
 800d81e:	ee07 2a10 	vmov	s14, r2
 800d822:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d826:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800d82a:	f1c3 0317 	rsb	r3, r3, #23
 800d82e:	4118      	asrs	r0, r3
 800d830:	2900      	cmp	r1, #0
 800d832:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d836:	bfb8      	it	lt
 800d838:	4240      	neglt	r0, r0
 800d83a:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d83e:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800d90c <__ieee754_powf+0x57c>
 800d842:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800d910 <__ieee754_powf+0x580>
 800d846:	ee17 3a10 	vmov	r3, s14
 800d84a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800d84e:	f023 030f 	bic.w	r3, r3, #15
 800d852:	ee07 3a10 	vmov	s14, r3
 800d856:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d85a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d85e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d862:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800d914 <__ieee754_powf+0x584>
 800d866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d86a:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d86e:	eef0 6a67 	vmov.f32	s13, s15
 800d872:	eee7 6a06 	vfma.f32	s13, s14, s12
 800d876:	eef0 5a66 	vmov.f32	s11, s13
 800d87a:	eee7 5a46 	vfms.f32	s11, s14, s12
 800d87e:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d882:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d886:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800d918 <__ieee754_powf+0x588>
 800d88a:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800d91c <__ieee754_powf+0x58c>
 800d88e:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d892:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800d920 <__ieee754_powf+0x590>
 800d896:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d89a:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800d924 <__ieee754_powf+0x594>
 800d89e:	eea5 6a87 	vfma.f32	s12, s11, s14
 800d8a2:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800d928 <__ieee754_powf+0x598>
 800d8a6:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d8aa:	eeb0 6a66 	vmov.f32	s12, s13
 800d8ae:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800d8b2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800d8b6:	ee66 5a86 	vmul.f32	s11, s13, s12
 800d8ba:	ee36 6a47 	vsub.f32	s12, s12, s14
 800d8be:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800d8c2:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800d8c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d8ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d8ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d8d2:	ee10 3a10 	vmov	r3, s0
 800d8d6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d8da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d8de:	da06      	bge.n	800d8ee <__ieee754_powf+0x55e>
 800d8e0:	f000 f82e 	bl	800d940 <scalbnf>
 800d8e4:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d8e8:	e56a      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d8ea:	2000      	movs	r0, #0
 800d8ec:	e7a5      	b.n	800d83a <__ieee754_powf+0x4aa>
 800d8ee:	ee00 3a10 	vmov	s0, r3
 800d8f2:	e7f7      	b.n	800d8e4 <__ieee754_powf+0x554>
 800d8f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d8f8:	e562      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d8fa:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800d92c <__ieee754_powf+0x59c>
 800d8fe:	e55f      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d900:	eeb0 0a48 	vmov.f32	s0, s16
 800d904:	e55c      	b.n	800d3c0 <__ieee754_powf+0x30>
 800d906:	bf00      	nop
 800d908:	ff800000 	.word	0xff800000
 800d90c:	3f317218 	.word	0x3f317218
 800d910:	3f317200 	.word	0x3f317200
 800d914:	35bfbe8c 	.word	0x35bfbe8c
 800d918:	b5ddea0e 	.word	0xb5ddea0e
 800d91c:	3331bb4c 	.word	0x3331bb4c
 800d920:	388ab355 	.word	0x388ab355
 800d924:	bb360b61 	.word	0xbb360b61
 800d928:	3e2aaaab 	.word	0x3e2aaaab
 800d92c:	00000000 	.word	0x00000000

0800d930 <fabsf>:
 800d930:	ee10 3a10 	vmov	r3, s0
 800d934:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d938:	ee00 3a10 	vmov	s0, r3
 800d93c:	4770      	bx	lr
	...

0800d940 <scalbnf>:
 800d940:	ee10 3a10 	vmov	r3, s0
 800d944:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d948:	d02b      	beq.n	800d9a2 <scalbnf+0x62>
 800d94a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d94e:	d302      	bcc.n	800d956 <scalbnf+0x16>
 800d950:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d954:	4770      	bx	lr
 800d956:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d95a:	d123      	bne.n	800d9a4 <scalbnf+0x64>
 800d95c:	4b24      	ldr	r3, [pc, #144]	@ (800d9f0 <scalbnf+0xb0>)
 800d95e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d9f4 <scalbnf+0xb4>
 800d962:	4298      	cmp	r0, r3
 800d964:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d968:	db17      	blt.n	800d99a <scalbnf+0x5a>
 800d96a:	ee10 3a10 	vmov	r3, s0
 800d96e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d972:	3a19      	subs	r2, #25
 800d974:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d978:	4288      	cmp	r0, r1
 800d97a:	dd15      	ble.n	800d9a8 <scalbnf+0x68>
 800d97c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d9f8 <scalbnf+0xb8>
 800d980:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d9fc <scalbnf+0xbc>
 800d984:	ee10 3a10 	vmov	r3, s0
 800d988:	eeb0 7a67 	vmov.f32	s14, s15
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	bfb8      	it	lt
 800d990:	eef0 7a66 	vmovlt.f32	s15, s13
 800d994:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d998:	4770      	bx	lr
 800d99a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800da00 <scalbnf+0xc0>
 800d99e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d9a2:	4770      	bx	lr
 800d9a4:	0dd2      	lsrs	r2, r2, #23
 800d9a6:	e7e5      	b.n	800d974 <scalbnf+0x34>
 800d9a8:	4410      	add	r0, r2
 800d9aa:	28fe      	cmp	r0, #254	@ 0xfe
 800d9ac:	dce6      	bgt.n	800d97c <scalbnf+0x3c>
 800d9ae:	2800      	cmp	r0, #0
 800d9b0:	dd06      	ble.n	800d9c0 <scalbnf+0x80>
 800d9b2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d9b6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d9ba:	ee00 3a10 	vmov	s0, r3
 800d9be:	4770      	bx	lr
 800d9c0:	f110 0f16 	cmn.w	r0, #22
 800d9c4:	da09      	bge.n	800d9da <scalbnf+0x9a>
 800d9c6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800da00 <scalbnf+0xc0>
 800d9ca:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800da04 <scalbnf+0xc4>
 800d9ce:	ee10 3a10 	vmov	r3, s0
 800d9d2:	eeb0 7a67 	vmov.f32	s14, s15
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	e7d9      	b.n	800d98e <scalbnf+0x4e>
 800d9da:	3019      	adds	r0, #25
 800d9dc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d9e0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d9e4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800da08 <scalbnf+0xc8>
 800d9e8:	ee07 3a90 	vmov	s15, r3
 800d9ec:	e7d7      	b.n	800d99e <scalbnf+0x5e>
 800d9ee:	bf00      	nop
 800d9f0:	ffff3cb0 	.word	0xffff3cb0
 800d9f4:	4c000000 	.word	0x4c000000
 800d9f8:	7149f2ca 	.word	0x7149f2ca
 800d9fc:	f149f2ca 	.word	0xf149f2ca
 800da00:	0da24260 	.word	0x0da24260
 800da04:	8da24260 	.word	0x8da24260
 800da08:	33000000 	.word	0x33000000

0800da0c <with_errnof>:
 800da0c:	b510      	push	{r4, lr}
 800da0e:	ed2d 8b02 	vpush	{d8}
 800da12:	eeb0 8a40 	vmov.f32	s16, s0
 800da16:	4604      	mov	r4, r0
 800da18:	f7fc fcba 	bl	800a390 <__errno>
 800da1c:	eeb0 0a48 	vmov.f32	s0, s16
 800da20:	ecbd 8b02 	vpop	{d8}
 800da24:	6004      	str	r4, [r0, #0]
 800da26:	bd10      	pop	{r4, pc}

0800da28 <xflowf>:
 800da28:	b130      	cbz	r0, 800da38 <xflowf+0x10>
 800da2a:	eef1 7a40 	vneg.f32	s15, s0
 800da2e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800da32:	2022      	movs	r0, #34	@ 0x22
 800da34:	f7ff bfea 	b.w	800da0c <with_errnof>
 800da38:	eef0 7a40 	vmov.f32	s15, s0
 800da3c:	e7f7      	b.n	800da2e <xflowf+0x6>
	...

0800da40 <__math_uflowf>:
 800da40:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da48 <__math_uflowf+0x8>
 800da44:	f7ff bff0 	b.w	800da28 <xflowf>
 800da48:	10000000 	.word	0x10000000

0800da4c <__math_oflowf>:
 800da4c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da54 <__math_oflowf+0x8>
 800da50:	f7ff bfea 	b.w	800da28 <xflowf>
 800da54:	70000000 	.word	0x70000000

0800da58 <__ieee754_sqrtf>:
 800da58:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800da5c:	4770      	bx	lr
	...

0800da60 <_init>:
 800da60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da62:	bf00      	nop
 800da64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da66:	bc08      	pop	{r3}
 800da68:	469e      	mov	lr, r3
 800da6a:	4770      	bx	lr

0800da6c <_fini>:
 800da6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da6e:	bf00      	nop
 800da70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da72:	bc08      	pop	{r3}
 800da74:	469e      	mov	lr, r3
 800da76:	4770      	bx	lr
