{"platformName":"FinalProject_Platform","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"FinalProject_Platform","platHandOff":"D:/PortlandState/ECE_544/Labs/544_Final_Project/project_5_old_pmod_no_count.xpr/project_5/nexysA7fpga.xsa","platIntHandOff":"<platformDir>/hw/nexysA7fpga.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"FinalProject_Platform","systems":[{"systemName":"FinalProject_Platform","systemDesc":"FinalProject_Platform","sysIsBootAutoGen":"true","systemDispName":"FinalProject_Platform","sysActiveDom":"freertos10_xilinx_domain","sysDefaultDom":"freertos10_xilinx_domain","domains":[{"domainName":"freertos10_xilinx_domain","domainDispName":"freertos10_xilinx on microblaze_0","domainDesc":"freertos10_xilinx_domain","processors":"microblaze_0","os":"freertos10_xilinx","sdxOs":"freertos10_xilinx","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"1.7","mssFile":"","md5Digest":"b58fc9558d31ab626554e2b0ceb5188a","compatibleApp":"","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
