module clk_divider_tb;
  reg clk;
  reg reset;
  wire clk_1Hz;
  
  clk_divider tt(
                 .clk(clk),
                 .reset(reset),
                 .clk_1Hz(clk_1Hz)
  );
                 
                 initial begin 
                   clk=0;
                   forever #10 clk=~clk;
                     end
                 initial begin
                   reset =1
                   reset=0
                   #500
                   $finish
                 end
                 initial begin
                   $dumpfile("clk_divider.vcd");
                   $dumpvars(0);
                   $moniter (time=0%t| clk=%b |clk_1Hz=%b,$time,clck,clk_1Hz);
                 end
                 endmodule
                 
            
