/* Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CGX50DF27) Path("D:/SBND_CRYO/SBND_FPGA_FE_ASIC_DAC/output_files/") File("SBND_FPGA.sof") MfrSpec(OpMask(1) SEC_Device(EPCS64) Child_OpMask(1 0));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
