
---------- Begin Simulation Statistics ----------
final_tick                               2541855184500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223136                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   223135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.80                       # Real time elapsed on the host
host_tick_rate                              629935479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195833                       # Number of instructions simulated
sim_ops                                       4195833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011845                       # Number of seconds simulated
sim_ticks                                 11845339500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.118731                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384075                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851254                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77793                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803943                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225076                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977445                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64568                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26765                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195833                       # Number of instructions committed
system.cpu.committedOps                       4195833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.643107                       # CPI: cycles per instruction
system.cpu.discardedOps                        191372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607289                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452245                       # DTB hits
system.cpu.dtb.data_misses                       7703                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405563                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849549                       # DTB read hits
system.cpu.dtb.read_misses                       6848                       # DTB read misses
system.cpu.dtb.write_accesses                  201726                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602696                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381826                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031789                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661581                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16740614                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177207                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966580                       # ITB accesses
system.cpu.itb.fetch_acv                          556                       # ITB acv
system.cpu.itb.fetch_hits                      959258                       # ITB hits
system.cpu.itb.fetch_misses                      7322                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10934727000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9717000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17113500      0.14%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888007500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11849565000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000014500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3849550500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23677534                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85426      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541373     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839328     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592605     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195833                       # Class of committed instruction
system.cpu.quiesceCycles                        13145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6936920                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22874456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22874456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22874456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22874456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117304.902564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117304.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117304.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117304.902564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13113488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13113488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13113488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13113488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67248.656410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67248.656410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67248.656410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67248.656410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22524959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22524959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12913991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12913991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67260.369792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67260.369792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276926                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428088000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276926                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204808                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204808                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128081                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34834                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86513                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29006                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29006                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40871                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11107456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11107456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17809137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157395                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052679                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156957     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157395                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820449035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375921500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461880000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34834                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470279809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377521640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847801450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470279809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470279809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188207016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188207016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188207016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470279809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377521640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036008466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121133                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2014671750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765578000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13731.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32481.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121133                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.925126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.493627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.487170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34369     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24266     29.81%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10026     12.32%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4617      5.67%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2337      2.87%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1426      1.75%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      1.14%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          602      0.74%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2821      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.028396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.415441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.643173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1266     17.28%     17.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5569     76.03%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           100      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6537     89.24%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.26%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.20%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.35%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.87%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9389760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  652736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7616192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11845334500                       # Total gap between requests
system.mem_ctrls.avgGap                      42601.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4949760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7616192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417865608.664065718651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374830961.999864995480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642969498.679206252098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121133                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2524797000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240781000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290665403250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29006.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32069.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399555.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313667340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166706760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559504680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308564640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5173952700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191597760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7648861320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.727488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445864000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11004015500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267514380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142168290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488040420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312631020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5104614480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249987840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7499823870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.145540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596626500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10853253000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11838139500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1645666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1645666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1645666                       # number of overall hits
system.cpu.icache.overall_hits::total         1645666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87104                       # number of overall misses
system.cpu.icache.overall_misses::total         87104                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5375775000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5375775000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5375775000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5375775000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1732770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1732770                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1732770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1732770                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050269                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050269                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050269                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050269                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61716.740907                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61716.740907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61716.740907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61716.740907                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86513                       # number of writebacks
system.cpu.icache.writebacks::total             86513                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87104                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5288672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5288672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5288672000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5288672000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60716.752388                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60716.752388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60716.752388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60716.752388                       # average overall mshr miss latency
system.cpu.icache.replacements                  86513                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1645666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1645666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87104                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5375775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5375775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1732770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1732770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61716.740907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61716.740907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5288672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5288672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60716.752388                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60716.752388                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812393                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1667844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.261170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812393                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3552643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3552643                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313062                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313062                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105668                       # number of overall misses
system.cpu.dcache.overall_misses::total        105668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6767408500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6767408500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6767408500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6767408500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418730                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64044.067267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64044.067267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64044.067267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64044.067267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34658                       # number of writebacks
system.cpu.dcache.writebacks::total             34658                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63600.602995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63600.602995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63600.602995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63600.602995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292528500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292528500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66947.164555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66947.164555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66716.893092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66716.893092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474880000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474880000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61516.455114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61516.455114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59308.563060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59308.563060                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64690000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64690000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71798.002220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71798.002220                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63789000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63789000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70798.002220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70798.002220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541855184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.499118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.041569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.499118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951917                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951917                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935489622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343830                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   343830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1486.71                       # Real time elapsed on the host
host_tick_rate                              263249143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511175745                       # Number of instructions simulated
sim_ops                                     511175745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391375                       # Number of seconds simulated
sim_ticks                                391374922000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.023053                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20558932                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36697272                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5685                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            613241                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35456434                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             168434                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          981443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813009                       # Number of indirect misses.
system.cpu.branchPred.lookups                44131923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  811943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60674                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506238322                       # Number of instructions committed
system.cpu.committedOps                     506238322                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545123                       # CPI: cycles per instruction
system.cpu.discardedOps                       1589785                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106466119                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109368068                       # DTB hits
system.cpu.dtb.data_misses                       7378                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90953892                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92557075                       # DTB read hits
system.cpu.dtb.read_misses                       5048                       # DTB read misses
system.cpu.dtb.write_accesses                15512227                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16810993                       # DTB write hits
system.cpu.dtb.write_misses                      2330                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173618452                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221872268                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94051803                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17256150                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110387528                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647197                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83904100                       # ITB accesses
system.cpu.itb.fetch_acv                          480                       # ITB acv
system.cpu.itb.fetch_hits                    82668218                       # ITB hits
system.cpu.itb.fetch_misses                   1235882                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   333      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21227     57.31%     58.23% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.03%     62.26% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rti                     2172      5.86%     68.13% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37042                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44435                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      368                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8185     34.20%     34.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15214     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23936                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8168     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8168     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16873                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379984430500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252196000      0.06%     97.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               371020500      0.09%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10769394000      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391377041000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997923                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704921                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1996                      
system.cpu.kern.mode_good::user                  1994                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2501                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1994                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798081                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887308                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32090507500      8.20%      8.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359208454500     91.78%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78079000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      333                       # number of times the context was actually changed
system.cpu.numCycles                        782200690                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       368                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154069      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220598872     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712702      0.73%     44.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608384     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903610     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742351      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429198      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045771      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191737      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506238322                       # Class of committed instruction
system.cpu.quiesceCycles                       549154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671813162                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1092392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2184413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8439902276                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8439902276                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8439902276                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8439902276                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117939.971157                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117939.971157                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117939.971157                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117939.971157                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           597                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   15                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    39.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4857776196                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4857776196                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4857776196                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4857776196                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67883.011640                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67883.011640                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67883.011640                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67883.011640                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23221878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23221878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115531.731343                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115531.731343                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13171878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13171878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65531.731343                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65531.731343                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8416680398                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8416680398                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117946.754456                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117946.754456                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4844604318                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4844604318                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67889.634501                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67889.634501                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             807417                       # Transaction distribution
system.membus.trans_dist::WriteReq               2853                       # Transaction distribution
system.membus.trans_dist::WriteResp              2853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311483                       # Transaction distribution
system.membus.trans_dist::WritebackClean       577473                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203069                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         577474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227874                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1732420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1732420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1329027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3214413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73916544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73916544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43719296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43730912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122214496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1097002                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016754                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1096694     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     308      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1097002                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9100000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5867613789                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2378974500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3054608500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36958272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28351424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65309696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36958272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36958272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19934912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19934912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          577473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1020464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94431886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72440574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166872460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94431886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94431886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50935589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50935589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50935589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94431886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72440574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217808049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    885948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001419891250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53961                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53961                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2801504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1020464                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888897                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1020464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50783                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2949                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38072                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11841825750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4848405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30023344500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12212.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30962.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       308                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719231                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1020464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  924602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       455842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.529991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.432584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.123176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160460     35.20%     35.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148401     32.56%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49099     10.77%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25718      5.64%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15050      3.30%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8458      1.86%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6898      1.51%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4671      1.02%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37087      8.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       455842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.969812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.163992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.909642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50026     92.71%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3327      6.17%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           431      0.80%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           68      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           57      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53961                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.418135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.394047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43334     80.31%     80.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1394      2.58%     82.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7655     14.19%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              907      1.68%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              443      0.82%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               71      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53961                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62059584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3250112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56700096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65309696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56889408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391374922000                       # Total gap between requests
system.mem_ctrls.avgGap                     204976.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34013312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28046272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56700096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86907234.184003233910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71660881.736311152577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144874116.385004341602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       577473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       888897                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16425342500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13598002000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9407023867250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28443.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30695.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10582805.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1676721900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            891172260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3467305380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2252722320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30894879600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102903658380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63633660960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205720120800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.634396                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164336032250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13068900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213973644000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1578232740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838831620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3456581100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2372150700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30894879600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107769640650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59535964800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206446281210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.489805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153655349000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13068900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224654257500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74213                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74213                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1654000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6991000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372854276                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5685000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1452000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 736                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795654.891304                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285482.304606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          368    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       103000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393341637000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85127752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85127752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85127752                       # number of overall hits
system.cpu.icache.overall_hits::total        85127752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       577474                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         577474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       577474                       # number of overall misses
system.cpu.icache.overall_misses::total        577474                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35652477000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35652477000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35652477000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35652477000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85705226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85705226                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85705226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85705226                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006738                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006738                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006738                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006738                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61738.670486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61738.670486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61738.670486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61738.670486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       577473                       # number of writebacks
system.cpu.icache.writebacks::total            577473                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       577474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       577474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       577474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       577474                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35075003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35075003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35075003000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35075003000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60738.670486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60738.670486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60738.670486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60738.670486                       # average overall mshr miss latency
system.cpu.icache.replacements                 577473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85127752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85127752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       577474                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        577474                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35652477000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35652477000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85705226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85705226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61738.670486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61738.670486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       577474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       577474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35075003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35075003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60738.670486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60738.670486                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85729645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            577473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.456543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171987926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171987926                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108317365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108317365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108317365                       # number of overall hits
system.cpu.dcache.overall_hits::total       108317365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       644124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         644124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       644124                       # number of overall misses
system.cpu.dcache.overall_misses::total        644124                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39368091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39368091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39368091000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39368091000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108961489                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108961489                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108961489                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108961489                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61118.807869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61118.807869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61118.807869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61118.807869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240123                       # number of writebacks
system.cpu.dcache.writebacks::total            240123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       203003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       203003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       203003                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       203003                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27441440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27441440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27441440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27441440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373278500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373278500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004048                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004048                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004048                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004048                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62208.420139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62208.420139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62208.420139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62208.420139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75838.785047                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75838.785047                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91983102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91983102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16222118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16222118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92234652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92234652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64488.642417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64488.642417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14517868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14517868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373278500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373278500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64309.492802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64309.492802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180414.934751                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180414.934751                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       392574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23145973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23145973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58959.515913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58959.515913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12923572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12923572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60006.094135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60006.094135                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1925                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1925                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    142901500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    142901500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74234.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74234.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1924                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1924                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    140915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037382                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037382                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73240.904366                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73240.904366                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        50998                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50998                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        50998                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50998                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393634438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103219479                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.005815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218570903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218570903                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947471077500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15724321                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15724257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.12                       # Real time elapsed on the host
host_tick_rate                              361755999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520791269                       # Number of instructions simulated
sim_ops                                     520791269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011981                       # Number of seconds simulated
sim_ticks                                 11981455000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.566933                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  842685                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1045944                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                502                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1025809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20302                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          140962                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120660                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1095312                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26740                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8237                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615524                       # Number of instructions committed
system.cpu.committedOps                       9615524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.492107                       # CPI: cycles per instruction
system.cpu.discardedOps                         63605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627701                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1970501                       # DTB hits
system.cpu.dtb.data_misses                       1796                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841527                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1018511                       # DTB read hits
system.cpu.dtb.read_misses                       1233                       # DTB read misses
system.cpu.dtb.write_accesses                  786174                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951990                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997952                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4855251                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1076586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           970490                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8199562                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401267                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2462119                       # ITB accesses
system.cpu.itb.fetch_acv                          136                       # ITB acv
system.cpu.itb.fetch_hits                     2461041                       # ITB hits
system.cpu.itb.fetch_misses                      1078                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3207     87.86%     91.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      32      0.88%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.16% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.19% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.16%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3650                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5621                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1605     46.51%     46.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1827     52.94%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3451                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1603     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1603     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3225                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11410958500     95.26%     95.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8244500      0.07%     95.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16306500      0.14%     95.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               543571500      4.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11979081000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.877395                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934512                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.620991                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766187                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2634913000     22.00%     22.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9344168000     78.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23962910                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33264      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585393     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265684      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941615      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34042      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615524                       # Class of committed instruction
system.cpu.tickCycles                        15763348                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32164                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57040                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21186                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9047                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55283                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10805                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2712000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2712000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7880128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7880560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10592560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87542                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000937                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87460     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87542                       # Request fanout histogram
system.membus.reqLayer0.occupancy              386000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514754500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350149000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112315750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1356096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5585664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1356096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1356096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57040                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113182915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353009547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466192462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113182915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113182915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304684197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304684197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304684197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113182915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353009547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770876659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000480028500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78180                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2574                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   498                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4653                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    820898500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  423515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2409079750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9691.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28441.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62870                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.708564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.461912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.286969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9260     31.78%     31.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7217     24.77%     56.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3111     10.68%     67.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1525      5.23%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          909      3.12%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1193      4.09%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          469      1.61%     81.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          376      1.29%     82.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5075     17.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29135                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.683282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.044753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.414625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            399      8.80%      9.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3853     84.98%     94.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           155      3.42%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            43      0.95%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      0.46%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4534                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.134098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.103218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2002     44.16%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.51%     44.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2427     53.53%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      1.41%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.37%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5420992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4971904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5585728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5003520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11981458000                       # Total gap between requests
system.mem_ctrls.avgGap                      72414.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1197312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4971904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99930434.158455714583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352518120.712384283543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414966629.678949654102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    611729000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1797350750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287910992250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28868.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27196.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3682668.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115668000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61490385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321371400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208711260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945930960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4545054030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        773464800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6971690835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.873473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1951276500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9630038500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92298780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49076940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283408020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196809660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945930960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4509809790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        803144160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6880478310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.260665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2030111000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9551204000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11981455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2757145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2757145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2757145                       # number of overall hits
system.cpu.icache.overall_hits::total         2757145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21195                       # number of overall misses
system.cpu.icache.overall_misses::total         21195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1305503500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1305503500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1305503500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1305503500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2778340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2778340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2778340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2778340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007629                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007629                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007629                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007629                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61594.880868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61594.880868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61594.880868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61594.880868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21186                       # number of writebacks
system.cpu.icache.writebacks::total             21186                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1284308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1284308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1284308500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1284308500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007629                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007629                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007629                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007629                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60594.880868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60594.880868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60594.880868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60594.880868                       # average overall mshr miss latency
system.cpu.icache.replacements                  21186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2757145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2757145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1305503500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1305503500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2778340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2778340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61594.880868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61594.880868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1284308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1284308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60594.880868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60594.880868                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2784704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.285991                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.989182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5577875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5577875                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1833484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1833484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1833484                       # number of overall hits
system.cpu.dcache.overall_hits::total         1833484                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122553                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122553                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122553                       # number of overall misses
system.cpu.dcache.overall_misses::total        122553                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7071275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7071275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7071275500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7071275500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1956037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1956037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1956037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1956037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57699.733993                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57699.733993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57699.733993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57699.733993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57040                       # number of writebacks
system.cpu.dcache.writebacks::total             57040                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56792                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56792                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56792                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56792                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3869977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3869977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3869977000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3869977000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35868000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35868000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58849.120299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58849.120299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58849.120299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58849.120299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139564.202335                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139564.202335                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66087                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       997177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          997177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    849685000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    849685000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66967.607188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66967.607188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    702002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    702002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35868000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35868000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67004.104228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67004.104228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217381.818182                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217381.818182                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6221590500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6221590500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56629.413371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56629.413371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57303.650242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57303.650242                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72833.841463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72833.841463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067951                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067951                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71833.841463                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71833.841463                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11981455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7573965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67111                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.857281                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3997367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3997367                       # Number of data accesses

---------- End Simulation Statistics   ----------
