// Seed: 1056201971
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6
);
  assign id_2 = -1 ? 1'b0 : -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd91,
    parameter id_3 = 32'd67
) (
    input wand id_0,
    input supply0 _id_1,
    input supply1 id_2,
    input supply0 _id_3,
    output tri1 id_4,
    input wand id_5,
    input wire id_6
);
  logic [id_1  ==  1 'b0 : id_3] id_8;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_2,
      id_0,
      id_5,
      id_6
  );
endmodule
