==============================================================
File generated on Tue Oct 15 13:31:55 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../src/gamma/gamma.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 17.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.113 ; gain = 17.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 144.383 ; gain = 58.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 174.535 ; gain = 89.113
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 224.555 ; gain = 139.133
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (../src/gamma/gamma.cpp:11:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 239.238 ; gain = 153.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gamma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (../src/gamma/gamma.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.581 seconds; current allocated memory: 183.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 183.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gamma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gamma/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gamma/dim_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gamma/gamma_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gamma/mlp_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gamma/output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gamma' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'dim_V', 'gamma_V', 'mlp_output_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'gamma_mul_mul_16s_16s_24_1_1' to 'gamma_mul_mul_16sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gamma_mul_mul_16sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gamma'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 184.503 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 240.039 ; gain = 154.617
INFO: [SYSC 207-301] Generating SystemC RTL for gamma.
INFO: [VHDL 208-304] Generating VHDL RTL for gamma.
INFO: [VLOG 209-307] Generating Verilog RTL for gamma.
INFO: [HLS 200-112] Total elapsed time: 12.963 seconds; peak allocated memory: 184.503 MB.
==============================================================
File generated on Tue Oct 15 13:32:55 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
