	component cpu_0 is
		port (
			clk_clk                       : in  std_logic                     := 'X';             -- clk
			reset_reset_n                 : in  std_logic                     := 'X';             -- reset_n
			outgoing_master_waitrequest   : in  std_logic                     := 'X';             -- waitrequest
			outgoing_master_readdata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			outgoing_master_readdatavalid : in  std_logic                     := 'X';             -- readdatavalid
			outgoing_master_burstcount    : out std_logic_vector(0 downto 0);                     -- burstcount
			outgoing_master_writedata     : out std_logic_vector(31 downto 0);                    -- writedata
			outgoing_master_address       : out std_logic_vector(9 downto 0);                     -- address
			outgoing_master_write         : out std_logic;                                        -- write
			outgoing_master_read          : out std_logic;                                        -- read
			outgoing_master_byteenable    : out std_logic_vector(3 downto 0);                     -- byteenable
			outgoing_master_debugaccess   : out std_logic;                                        -- debugaccess
			cpu_0_pio_export              : out std_logic_vector(7 downto 0)                      -- export
		);
	end component cpu_0;

