,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/nand2mario/usb_hid_host.git,2023-08-29 16:32:26+00:00,"A compact USB HID host FPGA core supporting keyboards, mice and gamepads.",14,nand2mario/usb_hid_host,684682042,Verilog,usb_hid_host,234,90,2024-04-04 18:26:59+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/odin2985/FPGA-CNN-accelerator-based-on-systolic-array.git,2023-09-01 07:12:57+00:00,2023集创赛国二，紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。,5,odin2985/FPGA-CNN-accelerator-based-on-systolic-array,685860315,Verilog,FPGA-CNN-accelerator-based-on-systolic-array,1316,70,2024-04-11 01:57:25+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA.git,2023-09-05 06:36:56+00:00,"You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16. ",3,Buck008/Transformer-Accelerator-Based-on-FPGA,687335291,Verilog,Transformer-Accelerator-Based-on-FPGA,259,60,2024-04-12 01:34:44+00:00,[],None
3,https://github.com/wLUOw/SUSTech_Math_Course_Materials.git,2023-09-09 13:59:45+00:00,Some Math course materials of SUSTech,10,wLUOw/SUSTech_Math_Course_Materials,689341292,Verilog,SUSTech_Math_Course_Materials,2556750,52,2024-04-12 00:32:20+00:00,[],None
4,https://github.com/MiSTer-devel/MegaDrive_MiSTer.git,2023-09-01 07:34:53+00:00,Sega Megadrive for MiSTer,13,MiSTer-devel/MegaDrive_MiSTer,685867737,Verilog,MegaDrive_MiSTer,15926,40,2024-03-11 13:40:12+00:00,[],None
5,https://github.com/psomashekar/Raizing_FPGA.git,2023-09-11 02:29:56+00:00,"Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid",3,psomashekar/Raizing_FPGA,689838090,Verilog,Raizing_FPGA,108362,8,2023-12-27 14:46:26+00:00,[],https://api.github.com/licenses/gpl-3.0
6,https://github.com/sec-int/lowlatency_tutorial.git,2023-09-09 04:00:00+00:00,Low-Latency Cryptography Tutorial,0,sec-int/lowlatency_tutorial,689194924,Verilog,lowlatency_tutorial,7927,7,2023-12-12 15:41:38+00:00,[],None
7,https://github.com/mhz20031217/nju-verilated-digital-lab.git,2023-09-07 03:25:55+00:00,南京大学数电实验仿真框架,0,mhz20031217/nju-verilated-digital-lab,688287432,Verilog,nju-verilated-digital-lab,77,7,2024-01-06 13:37:23+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
8,https://github.com/srimanthtenneti/Hell_Fire_SoC_Demo.git,2023-09-04 16:01:59+00:00,,0,srimanthtenneti/Hell_Fire_SoC_Demo,687101576,Verilog,Hell_Fire_SoC_Demo,96,6,2024-03-28 21:58:37+00:00,[],https://api.github.com/licenses/bsd-2-clause
9,https://github.com/yeshvanth-m/AES-128.git,2023-09-15 13:14:55+00:00,Advanced Encryption Standard 128-bit implementation in Hardware and Software,0,yeshvanth-m/AES-128,692056391,Verilog,AES-128,1400,5,2024-01-27 17:37:18+00:00,[],None
10,https://github.com/TinyTapeout/tinytapeout-05.git,2023-09-12 18:39:28+00:00,Tiny Tapeout 05 shuttle repository,5,TinyTapeout/tinytapeout-05,690723808,Verilog,tinytapeout-05,218684,4,2024-03-10 10:17:12+00:00,[],https://api.github.com/licenses/apache-2.0
11,https://github.com/DOUDIU/AXIS-AXI4-AXIS.git,2023-09-14 01:38:27+00:00,This project is designed to delay the output of the video stream in AXI-STREAM format.,0,DOUDIU/AXIS-AXI4-AXIS,691340199,Verilog,AXIS-AXI4-AXIS,164,4,2023-12-15 02:26:59+00:00,"['axi-stream', 'ddr', 'fpga', 'axi-full']",None
12,https://github.com/tunasmoothie/cameralink_axis_rx.git,2023-09-07 03:54:15+00:00,,0,tunasmoothie/cameralink_axis_rx,688294267,Verilog,cameralink_axis_rx,61,4,2024-04-01 12:35:44+00:00,[],None
13,https://github.com/ppy2/FPGA_PCM2DSD.git,2023-09-06 09:13:20+00:00,Realtime PCM to DSD converter in FPGA,0,ppy2/FPGA_PCM2DSD,687915447,,FPGA_PCM2DSD,908,4,2024-02-23 08:07:46+00:00,[],https://api.github.com/licenses/bsd-2-clause
14,https://github.com/TooyamaYuuouji/dsp_FPGA.git,2023-09-09 12:51:12+00:00,数字信号处理的FPGA实现（digital signal processing on FPGA）,0,TooyamaYuuouji/dsp_FPGA,689322546,Verilog,dsp_FPGA,36,4,2024-04-06 07:19:17+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/Shahriar-0/Computer-Aided-Design-Course-Projects-F2024.git,2023-09-03 13:31:41+00:00,Implementing different neural networks using hardware and ModelSim.,0,Shahriar-0/Computer-Aided-Design-Course-Projects-F2024,686643533,Verilog,Computer-Aided-Design-Course-Projects-F2024,24117,4,2024-04-05 16:26:31+00:00,"['actel', 'cnn', 'maxnet', 'modelsim', 'neural-network', 'synthesis']",https://api.github.com/licenses/mit
16,https://github.com/Howie354/4_channel_DMA.git,2023-09-11 14:06:14+00:00,实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块,0,Howie354/4_channel_DMA,690089569,Verilog,4_channel_DMA,18,3,2024-03-21 05:42:06+00:00,[],None
17,https://github.com/MengYueqi/HIT_CPU_verilog.git,2023-09-01 05:44:05+00:00,哈工大2023处理器设计与计算机体系结构实验,0,MengYueqi/HIT_CPU_verilog,685832658,Verilog,HIT_CPU_verilog,712,3,2024-01-30 13:11:12+00:00,[],None
18,https://github.com/amnqryz/fixed-and-float.git,2023-09-09 02:17:48+00:00,Fixed point and floating point operations,0,amnqryz/fixed-and-float,689176842,Verilog,fixed-and-float,516,3,2023-10-29 01:53:49+00:00,[],None
19,https://github.com/EngAhmed21/MIPS-Singe-Cycle-Processor.git,2023-08-31 12:32:48+00:00,MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA). This is the design of a MIPS microarchitecture that executes instructions in a single cycle.,0,EngAhmed21/MIPS-Singe-Cycle-Processor,685524951,Verilog,MIPS-Singe-Cycle-Processor,24,3,2023-12-11 06:40:59+00:00,[],None
20,https://github.com/czz-zzc/cordic-fft.git,2023-09-03 01:56:21+00:00,fft implemented by cordic algorithm (4-16384 point),0,czz-zzc/cordic-fft,686500130,Verilog,cordic-fft,1205,3,2023-09-15 06:03:13+00:00,[],None
21,https://github.com/LiuZhetan/dlco_solutions.git,2023-09-15 14:54:53+00:00,南京大学数字逻辑与计算机组成课程实验解答,0,LiuZhetan/dlco_solutions,692098632,Verilog,dlco_solutions,826,3,2024-03-23 12:19:31+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/karthikkbs05/AMBA-Protocols.git,2023-08-31 18:00:46+00:00,,0,karthikkbs05/AMBA-Protocols,685657401,Verilog,AMBA-Protocols,29,3,2023-09-29 14:51:44+00:00,[],None
23,https://github.com/rejunity/tt05-rule110.git,2023-09-10 10:20:31+00:00, Rule110 Cellular Automata ASIC for Tiny Tapeout 05,0,rejunity/tt05-rule110,689596867,Verilog,tt05-rule110,4171,3,2023-10-16 21:27:35+00:00,"['asic', 'cellular-automata', 'cellular-automaton', 'pseudo-random-generator', 'rule110', 'tapeout']",https://api.github.com/licenses/apache-2.0
24,https://github.com/vackyzhao/PE_module.git,2023-09-10 08:34:15+00:00,,1,vackyzhao/PE_module,689572099,Verilog,PE_module,34931,3,2023-11-13 09:03:14+00:00,[],None
25,https://github.com/karthikkbs05/AXI-to-APB-bridge.git,2023-09-02 05:51:14+00:00,,1,karthikkbs05/AXI-to-APB-bridge,686236038,Verilog,AXI-to-APB-bridge,18,3,2024-01-23 11:34:53+00:00,[],None
26,https://github.com/Vikkdsun/UART.git,2023-09-11 14:20:09+00:00,uart project by verilog,0,Vikkdsun/UART,690096413,Verilog,UART,39,2,2023-09-17 13:42:14+00:00,[],None
27,https://github.com/RavinderReddy741/100DaysofRTL.git,2023-09-03 20:39:37+00:00,,0,RavinderReddy741/100DaysofRTL,686754461,Verilog,100DaysofRTL,2247,2,2023-12-10 12:16:16+00:00,[],None
28,https://github.com/Negin-Safari/MatrixMultiplication-Accelerator.git,2023-09-14 20:25:55+00:00,This is a hardware description in Verilog for implementation of matrix multiplication in hardware.,0,Negin-Safari/MatrixMultiplication-Accelerator,691755705,Verilog,MatrixMultiplication-Accelerator,746,2,2024-03-29 07:00:10+00:00,[],None
29,https://github.com/SherifMohamed2602/SPI_Interface.git,2023-09-14 14:39:28+00:00,SPI Slave with Single Port RAM,0,SherifMohamed2602/SPI_Interface,691618066,Verilog,SPI_Interface,8,2,2023-09-19 18:29:13+00:00,[],None
30,https://github.com/maha123m/ENCS4370-Computer-Architecture-Project-2.git,2023-09-15 14:22:43+00:00,,0,maha123m/ENCS4370-Computer-Architecture-Project-2,692085257,Verilog,ENCS4370-Computer-Architecture-Project-2,2275,2,2024-01-12 21:02:41+00:00,[],None
31,https://github.com/yaseensalah/32-bit-Single-Cycle-RISC-V.git,2023-09-11 01:17:33+00:00,Digital Design and Verification of 32-bit Single Cycle RISC-V Processor using Verilog HDL and Xilinx Vivado,0,yaseensalah/32-bit-Single-Cycle-RISC-V,689821477,Verilog,32-bit-Single-Cycle-RISC-V,1516,2,2023-11-11 15:01:43+00:00,[],None
32,https://github.com/MohammedS2lah/Verilog_HDL.git,2023-08-30 22:11:27+00:00,This is my Verilog repository which contains some Verilog tutorials.,0,MohammedS2lah/Verilog_HDL,685277560,Verilog,Verilog_HDL,22,2,2023-09-12 13:14:31+00:00,[],None
33,https://github.com/skudlur/pes_sysarray.git,2023-09-01 08:47:24+00:00,Systolic Array implementation for ASIC Course,0,skudlur/pes_sysarray,685891857,Verilog,pes_sysarray,523,2,2024-04-07 07:09:57+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/pohan0430/DIC.git,2023-09-12 17:09:45+00:00,Digital Integrated Circuit,0,pohan0430/DIC,690688212,Verilog,DIC,9575,2,2023-09-25 16:27:48+00:00,[],None
35,https://github.com/robertbnolting/riscv-core.git,2023-09-12 09:25:54+00:00,Verilog implementation of a minimal pipelined RISC-V core.,0,robertbnolting/riscv-core,690481147,Verilog,riscv-core,4,2,2023-09-19 10:57:00+00:00,"['cpu', 'risc-v', 'verilog']",None
36,https://github.com/nicball/riscfw.git,2023-09-04 03:18:40+00:00,只是一个很弱的 RISC-V 软核,0,nicball/riscfw,686832155,Verilog,riscfw,4,2,2023-09-04 04:55:25+00:00,[],None
37,https://github.com/BruceKevinLee/low-latency-ethernet.git,2023-09-04 12:01:07+00:00,RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project. ,1,BruceKevinLee/low-latency-ethernet,687003332,,low-latency-ethernet,88,2,2024-03-11 07:31:21+00:00,[],None
38,https://github.com/HassanKhaled11/Low_Power_Multi-Clock_Configurable_Processing-System.git,2023-09-14 05:15:11+00:00,,0,HassanKhaled11/Low_Power_Multi-Clock_Configurable_Processing-System,691396337,Verilog,Low_Power_Multi-Clock_Configurable_Processing-System,65325,2,2023-10-09 03:01:12+00:00,[],None
39,https://github.com/RishanRasdeen/EE406_Fault_Track.git,2023-09-13 06:05:30+00:00,Fault tracking framework for RISC-V architecture,0,RishanRasdeen/EE406_Fault_Track,690908728,Verilog,EE406_Fault_Track,23408,2,2023-10-19 06:13:49+00:00,[],None
40,https://github.com/Howie354/Flash_controller.git,2023-09-12 12:48:21+00:00,基于spi协议的flash控制器设计，flash为64Mb位串行NOR闪存MX25L6436F,0,Howie354/Flash_controller,690565977,Verilog,Flash_controller,817,2,2024-03-23 16:15:01+00:00,[],None
41,https://github.com/sure-trust/G9_VLSI.git,2023-08-31 15:09:33+00:00,,15,sure-trust/G9_VLSI,685589092,Verilog,G9_VLSI,8389,2,2023-10-21 17:39:52+00:00,[],None
42,https://github.com/gubanovpm/verilog_labs.git,2023-09-13 21:45:10+00:00,,0,gubanovpm/verilog_labs,691284713,Verilog,verilog_labs,1687,2,2024-01-21 19:30:28+00:00,[],None
43,https://github.com/Vikkdsun/SPI.git,2023-09-12 14:53:33+00:00,spi project by verilog,0,Vikkdsun/SPI,690626527,Verilog,SPI,243,2,2023-09-17 13:41:40+00:00,[],None
44,https://github.com/liyuxuan3003/Egretta.git,2023-09-03 10:56:26+00:00,白鹭,0,liyuxuan3003/Egretta,686602838,Verilog,Egretta,354,2,2023-09-03 12:21:58+00:00,[],None
45,https://github.com/donctchen/ov7670_vga_display.git,2023-08-30 08:05:54+00:00,"Read OV7670 Camera to BASYS3 FPGA, and VGA output to LCD",0,donctchen/ov7670_vga_display,684962770,Verilog,ov7670_vga_display,7400,2,2023-11-30 08:58:36+00:00,[],None
46,https://github.com/AlvxScoFT1/FPGAFastdivision.git,2023-09-02 12:05:14+00:00,"Large bit width 128-bit precision, IEEE standard fast division operations",0,AlvxScoFT1/FPGAFastdivision,686322559,Verilog,FPGAFastdivision,5,1,2023-09-05 03:29:10+00:00,[],None
47,https://github.com/OmarMongy/VGA_Controller.git,2023-09-12 00:21:35+00:00,Omar Mongy,0,OmarMongy/VGA_Controller,690306997,Verilog,VGA_Controller,89,1,2023-09-12 00:47:15+00:00,[],None
48,https://github.com/relic2077/piplinecpu.git,2023-09-15 04:53:46+00:00,piplinecpu base on risc-v,0,relic2077/piplinecpu,691878555,Verilog,piplinecpu,3088,1,2023-11-03 05:07:15+00:00,[],None
49,https://github.com/jorodriguez312/Lab1Digital.git,2023-08-29 21:54:01+00:00,,0,jorodriguez312/Lab1Digital,684796792,Verilog,Lab1Digital,11644,1,2023-12-01 22:08:35+00:00,[],None
50,https://github.com/salar96/verilog_traffic_light.git,2023-09-11 03:10:35+00:00,Implementation of a 4-way traffic control system with verilog on artix-7 fpga,0,salar96/verilog_traffic_light,689847888,Verilog,verilog_traffic_light,227,1,2024-01-20 05:49:30+00:00,[],None
51,https://github.com/AmirKhsrv/Computer-Architecture-Lab-ARM-Implementation.git,2023-09-09 19:13:27+00:00,"A Verilog implementation of an ARM series processor supporting: Forwarding, SRAM, and Cache.",0,AmirKhsrv/Computer-Architecture-Lab-ARM-Implementation,689427438,Verilog,Computer-Architecture-Lab-ARM-Implementation,44,1,2023-09-15 10:24:09+00:00,[],None
52,https://github.com/LogicComputing/TinyDDS.git,2023-09-13 19:16:57+00:00,Direct Digital Synthesis in Verilog,0,LogicComputing/TinyDDS,691238244,Verilog,TinyDDS,144,1,2023-10-20 02:10:25+00:00,"['fpga', 'verilog', 'vhdl']",None
53,https://github.com/SahanNimantha99/single-cycle-processor-.git,2023-09-02 14:21:47+00:00,This is about a 8 bit single cycle processor.,0,SahanNimantha99/single-cycle-processor-,686358407,Verilog,single-cycle-processor-,76,1,2023-09-02 14:28:15+00:00,[],None
54,https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-38.git,2023-09-04 16:41:11+00:00,Mealy Sequence Detector Overlapping,0,rajitha0119/100-DAYS-OF-RTL--DAY-38,687115079,Verilog,100-DAYS-OF-RTL--DAY-38,1,1,2024-01-10 10:23:58+00:00,[],None
55,https://github.com/WanderInTheRain/mips.git,2023-09-08 06:50:32+00:00,a simple mips design using verilog,0,WanderInTheRain/mips,688812308,Verilog,mips,378,1,2023-09-10 02:22:46+00:00,[],None
56,https://github.com/zsxpdsyz/Sylvia_old.git,2023-09-06 08:59:27+00:00,hardware symbolic execution engine in Python,0,zsxpdsyz/Sylvia_old,687910061,,Sylvia_old,17367,1,2024-03-20 16:34:34+00:00,[],None
57,https://github.com/HeitorCAndrade/TG.git,2023-09-04 00:40:02+00:00,fixed point multichannel wiener filter implementation,0,HeitorCAndrade/TG,686798714,Verilog,TG,90838,1,2024-04-06 10:15:24+00:00,[],None
58,https://github.com/samson-ashna/temperature-display-system-project.git,2023-09-03 02:51:18+00:00,This repository contains the project that uses an Arduino board and a DE10 board to build a Temperature Display System.,0,samson-ashna/temperature-display-system-project,686508394,Verilog,temperature-display-system-project,8,1,2023-09-03 03:27:19+00:00,[],None
59,https://github.com/czz-zzc/Reconfigurable-Fir.git,2023-09-02 13:37:28+00:00,reconfigurable fir implemented with verilog,0,czz-zzc/Reconfigurable-Fir,686346647,Verilog,Reconfigurable-Fir,1857,1,2023-09-02 17:08:15+00:00,[],https://api.github.com/licenses/gpl-3.0
60,https://github.com/RohithNagesh/pes_brg.git,2023-09-01 09:10:56+00:00,Baud rate generator,1,RohithNagesh/pes_brg,685900205,Verilog,pes_brg,20760,1,2024-02-27 03:17:18+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/Ali-Mokhtar02/SPI-Slave-connected-to-RAM-Verilog-Design.git,2023-08-29 11:39:38+00:00,Verilog Code for SPI slave connected to a single port synchronous RAM.,0,Ali-Mokhtar02/SPI-Slave-connected-to-RAM-Verilog-Design,684558109,Verilog,SPI-Slave-connected-to-RAM-Verilog-Design,513,1,2024-03-12 19:22:44+00:00,[],None
62,https://github.com/flyinto/thinpad-top.git,2023-09-15 05:07:26+00:00,Computer organization,0,flyinto/thinpad-top,691882190,Verilog,thinpad-top,192,1,2023-10-29 10:32:49+00:00,[],None
63,https://github.com/rvkansara/CMPEN331.git,2023-09-03 23:24:22+00:00,The culmination of a year's worth of labs and activities to design a fully functional CPU using Verilog,0,rvkansara/CMPEN331,686783879,Verilog,CMPEN331,2700,1,2023-09-04 19:15:29+00:00,[],None
64,https://github.com/a7996337/verilog.git,2023-09-11 01:10:52+00:00,verilog,0,a7996337/verilog,689820079,Verilog,verilog,1364,1,2023-09-11 01:17:09+00:00,[],None
65,https://github.com/SherifMohamed2602/Spartan6-DSP48A1.git,2023-09-14 14:52:28+00:00,,0,SherifMohamed2602/Spartan6-DSP48A1,691624390,Verilog,Spartan6-DSP48A1,14,1,2023-09-14 16:49:57+00:00,[],None
66,https://github.com/Sabitabrata2014/Binary-Loadable-Up-Counter.git,2023-09-16 05:31:16+00:00,4-Bit Binary Loadable Up Counter,0,Sabitabrata2014/Binary-Loadable-Up-Counter,692316968,Verilog,Binary-Loadable-Up-Counter,202,1,2024-01-26 07:39:28+00:00,[],None
67,https://github.com/Anirudh-Ravi123/pes_pd.git,2023-09-09 18:04:22+00:00,,0,Anirudh-Ravi123/pes_pd,689410424,Verilog,pes_pd,298,1,2023-09-16 04:24:24+00:00,[],None
68,https://github.com/zyadahmed24/SPI_Slave_TX-RX.git,2023-08-29 01:22:12+00:00,,0,zyadahmed24/SPI_Slave_TX-RX,684359085,Verilog,SPI_Slave_TX-RX,4,1,2023-08-29 01:24:20+00:00,[],None
69,https://github.com/htfab/rotfpga2.git,2023-08-31 13:28:47+00:00,,0,htfab/rotfpga2,685547450,Verilog,rotfpga2,7131,1,2024-03-01 21:29:30+00:00,[],https://api.github.com/licenses/apache-2.0
70,https://github.com/tuzzo18/AES-128-encryption.git,2023-09-13 17:57:46+00:00,Implementation of 128-bit AES encryption in Verilog.,0,tuzzo18/AES-128-encryption,691208569,Verilog,AES-128-encryption,35,1,2024-03-24 15:38:25+00:00,"['aes-128', 'aes-encryption', 'cryptography', 'hardware', 'implementation', 'verilog']",None
71,https://github.com/Adib-Rezaei/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2023-09-09 19:23:16+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",0,Adib-Rezaei/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,689429670,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,5,1,2024-04-01 13:21:23+00:00,[],None
72,https://github.com/AmirKhsrv/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2023-09-16 20:37:29+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",0,AmirKhsrv/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,692551017,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,118,1,2024-04-01 13:21:38+00:00,[],None
73,https://github.com/onkarchoudhari/verilog_practice.git,2023-09-13 01:42:52+00:00,Verilog Practice for getting better at it.,0,onkarchoudhari/verilog_practice,690838816,Verilog,verilog_practice,2803,1,2024-02-23 08:51:56+00:00,[],None
74,https://github.com/juserrrrr/DigitalSensorQuery.git,2023-09-07 15:02:25+00:00,,0,juserrrrr/DigitalSensorQuery,688541745,Verilog,DigitalSensorQuery,4117,1,2023-09-25 21:52:16+00:00,[],None
75,https://github.com/AllyHastie/EmbeddedStudioA.git,2023-09-08 09:41:43+00:00,,0,AllyHastie/EmbeddedStudioA,688877118,Verilog,EmbeddedStudioA,10704,1,2023-11-05 06:13:53+00:00,[],None
76,https://github.com/MYNAMEHOLO/CVSD.git,2023-09-06 13:23:40+00:00,NTU Computer-aided VLSI System design (CVSD) 2023,0,MYNAMEHOLO/CVSD,688014063,Verilog,CVSD,1786,1,2023-09-06 13:45:54+00:00,[],None
77,https://github.com/yepyeniprojeler/SpeedTangPrimer20K.git,2023-09-13 13:58:22+00:00,FPGA Projeleri,0,yepyeniprojeler/SpeedTangPrimer20K,691101922,Verilog,SpeedTangPrimer20K,2,1,2023-10-06 23:19:20+00:00,[],None
78,https://github.com/nurirfansyah/Simple_digital_SNN_with_LLM.git,2023-09-07 01:58:48+00:00,This project explores the potential of a digital SNN (Spiking Neural Network) circuit generated using ChatGPT. ,0,nurirfansyah/Simple_digital_SNN_with_LLM,688264929,Verilog,Simple_digital_SNN_with_LLM,12263,1,2023-11-30 07:47:50+00:00,[],https://api.github.com/licenses/apache-2.0
79,https://github.com/czz-zzc/cordic-dds.git,2023-09-03 01:31:33+00:00,dds implemented by cordic algorithm,1,czz-zzc/cordic-dds,686496410,Verilog,cordic-dds,358,1,2023-09-03 01:48:51+00:00,[],None
80,https://github.com/ChairImpSec/RAMBAM.git,2023-09-09 08:52:35+00:00,,0,ChairImpSec/RAMBAM,689259795,Verilog,RAMBAM,112,1,2023-10-12 15:18:34+00:00,[],
81,https://github.com/Kareem-Yahia/Mips_single_cycle.git,2023-09-12 20:12:19+00:00,,0,Kareem-Yahia/Mips_single_cycle,690756702,Verilog,Mips_single_cycle,2497,1,2023-09-12 20:38:08+00:00,[],None
82,https://github.com/hkmatsumoto/riscv.git,2023-09-16 16:02:54+00:00,A toy RV32I implementation for me to learn CPU mechanisms.,0,hkmatsumoto/riscv,692481998,Verilog,riscv,9,1,2023-09-24 17:00:56+00:00,[],None
83,https://github.com/mohamedelsayed14/Single-Cycle-RISC_V-Processor.git,2023-09-07 07:42:31+00:00,,0,mohamedelsayed14/Single-Cycle-RISC_V-Processor,688364582,Verilog,Single-Cycle-RISC_V-Processor,2776,1,2024-01-01 02:10:06+00:00,[],None
84,https://github.com/chetter14/becd_labs.git,2023-09-14 17:44:09+00:00,"Labs for ""Basics of Electronic Components Design"" class",0,chetter14/becd_labs,691698487,Verilog,becd_labs,398,1,2023-09-16 08:50:48+00:00,[],None
85,https://github.com/pavithra7369/pes_linearfsr.git,2023-09-01 09:40:53+00:00,,0,pavithra7369/pes_linearfsr,685910622,Verilog,pes_linearfsr,48,1,2023-11-18 05:47:11+00:00,[],None
86,https://github.com/AlSaqr-platform/sdio_vip.git,2023-09-13 14:48:48+00:00,sdiovip,0,AlSaqr-platform/sdio_vip,691125386,Verilog,sdio_vip,7,1,2024-02-19 08:28:37+00:00,[],None
87,https://github.com/m7md5303/SPI_slave-with-a-single-port-RAM.git,2023-09-07 23:55:29+00:00,SPI communication protocol is one of the most famous protocols. In this project a spi slave was implemented using verilog accompanied with a single port RAM. ,0,m7md5303/SPI_slave-with-a-single-port-RAM,688707162,Verilog,SPI_slave-with-a-single-port-RAM,18,1,2024-03-12 19:22:39+00:00,[],None
88,https://github.com/Biabia-o/IRIG_B.git,2023-09-06 01:08:26+00:00,,0,Biabia-o/IRIG_B,687769545,Verilog,IRIG_B,3,1,2024-03-16 02:22:51+00:00,[],None
89,https://github.com/AniruddhaN2203/pes_pd.git,2023-09-10 16:48:54+00:00,,1,AniruddhaN2203/pes_pd,689705762,Verilog,pes_pd,681,1,2023-09-16 04:14:50+00:00,[],None
90,https://github.com/Lion815/PipeLineCPU.git,2023-09-10 14:44:26+00:00,清华大学电子系 数逻实验大作业 五级MIPS架构流水线 Pipeline,0,Lion815/PipeLineCPU,689669257,Verilog,PipeLineCPU,8784,1,2023-11-07 05:50:03+00:00,[],None
91,https://github.com/DishanChulawnasa/VerilogToText.git,2023-09-13 16:05:06+00:00,,0,DishanChulawnasa/VerilogToText,691159075,Verilog,VerilogToText,16,1,2023-09-15 13:20:58+00:00,[],None
92,https://github.com/Tiago-o-Oliveira/PWM-Modulation-Verilog.git,2023-08-31 11:23:16+00:00,VerilogHDL DDS based PWM Modulation,0,Tiago-o-Oliveira/PWM-Modulation-Verilog,685499787,Verilog,PWM-Modulation-Verilog,166,1,2024-01-11 08:41:53+00:00,"['fpga', 'hardware', 'verilog', 'modulation-techniques', 'vhdl', 'pwm']",https://api.github.com/licenses/gpl-3.0
93,https://github.com/Chonghao0109/MIPS.git,2023-08-30 14:46:41+00:00,,0,Chonghao0109/MIPS,685114883,Verilog,MIPS,1647,1,2024-02-27 07:25:47+00:00,[],None
94,https://github.com/ymingX/audio_AGC.git,2023-09-02 12:54:48+00:00,音频高/低音声道分离与自动增益控制,0,ymingX/audio_AGC,686335754,Verilog,audio_AGC,36791,1,2023-11-22 10:59:07+00:00,[],None
95,https://github.com/JoyBed/fpga-miner.git,2023-09-01 21:44:24+00:00,FPGA Miner project,1,JoyBed/fpga-miner,686148320,Verilog,fpga-miner,132,1,2023-09-11 22:00:22+00:00,[],https://api.github.com/licenses/gpl-3.0
96,https://github.com/nqdtan/spades.git,2023-09-04 06:15:51+00:00,,0,nqdtan/spades,686875512,Verilog,spades,24837,1,2024-03-11 18:20:30+00:00,[],None
97,https://github.com/generobruno/Ejercicios_Verilog.git,2023-09-07 19:30:53+00:00,Desarrollo de ejercicios varios en Verilog para la placa FPGA Basys 3 de Xilinx. FPGA Part # XC7A35T-1CPG236C,0,generobruno/Ejercicios_Verilog,688641197,Verilog,Ejercicios_Verilog,183599,1,2023-09-14 17:47:22+00:00,[],None
98,https://github.com/selimsandal/OneShotNPU.git,2023-09-11 04:55:52+00:00,An NPU designed using an LLM with a single prompt,0,selimsandal/OneShotNPU,689872669,Verilog,OneShotNPU,87005,1,2023-09-24 15:04:17+00:00,"['ai', 'digital-design', 'llm', 'npu']",https://api.github.com/licenses/apache-2.0
99,https://github.com/italown/IF675-Microondas.git,2023-09-14 17:55:34+00:00,,0,italown/IF675-Microondas,691702915,Verilog,IF675-Microondas,92,1,2023-10-08 01:46:45+00:00,[],None
100,https://github.com/shinrabansyo/cpu.git,2023-08-31 11:24:10+00:00,,0,shinrabansyo/cpu,685500067,Verilog,cpu,120,1,2024-03-02 06:56:53+00:00,[],https://api.github.com/licenses/unlicense
101,https://github.com/Nukaambika/Traffic-Light-Controller.git,2023-08-31 12:16:24+00:00,,0,Nukaambika/Traffic-Light-Controller,685518799,Verilog,Traffic-Light-Controller,99,1,2023-09-06 01:53:04+00:00,[],None
102,https://github.com/htrinath/ee599-hw1-group3.git,2023-09-05 01:21:17+00:00,,0,htrinath/ee599-hw1-group3,687252518,Verilog,ee599-hw1-group3,1073,1,2024-02-02 23:32:32+00:00,[],
103,https://github.com/brenoamin/plataforma-jogos-laboratorio-iv.git,2023-09-13 21:49:25+00:00,"Este repositório contém a solução para o problema do Laboratório Integrado, que consiste na criação de uma Plataforma de Jogos em FPGA baseada em módulos distintos. A nota final na disciplina é calculada com base nas notas obtidas em cada um dos problemas (ou módulos) propostos.",6,brenoamin/plataforma-jogos-laboratorio-iv,691285806,Verilog,plataforma-jogos-laboratorio-iv,27190,1,2023-10-30 18:14:43+00:00,[],None
104,https://github.com/Akankshg-ByteWizard/UB-CSE-590-Design-of-an-8-bit-Processor-non-pipelined.git,2023-09-04 03:33:33+00:00,"Computer Computer Architecture Semester Project 2023: To implement the processor you will use Xilinx Vivado and Verilog: ● Vivado is an integrated development environment from Xilinx which includes many tools for the development, analysis, and synthesis to target hardware. ● Verilog is a Hardware Description Language (HDL)",0,Akankshg-ByteWizard/UB-CSE-590-Design-of-an-8-bit-Processor-non-pipelined,686835483,Verilog,UB-CSE-590-Design-of-an-8-bit-Processor-non-pipelined,11,1,2024-01-09 23:58:06+00:00,[],https://api.github.com/licenses/mit
105,https://github.com/NouraMedhat28/Cache-Controller.git,2023-08-31 07:41:32+00:00,,0,NouraMedhat28/Cache-Controller,685423877,Verilog,Cache-Controller,541,1,2023-09-17 23:14:01+00:00,[],None
106,https://github.com/Yusie0722/solitude.git,2023-09-06 12:43:05+00:00,,0,Yusie0722/solitude,687996779,Verilog,solitude,14745,1,2023-09-07 14:40:03+00:00,[],None
107,https://github.com/pietrea2/Digital-Systems-Verilog-Labs.git,2023-09-15 00:20:05+00:00,Sequential/Combinational Digital Systems in Verilog,0,pietrea2/Digital-Systems-Verilog-Labs,691812582,Verilog,Digital-Systems-Verilog-Labs,36424,1,2023-11-21 19:31:34+00:00,[],None
108,https://github.com/VenuPabbuleti/100-Days-RTL-using-Verilog.git,2023-08-29 06:16:48+00:00,RTL Design using Verilog Hardware Description Language,2,VenuPabbuleti/100-Days-RTL-using-Verilog,684443684,Verilog,100-Days-RTL-using-Verilog,9982,1,2024-03-05 03:48:24+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/S221071341-Vansh/Quantum-Byte-Brawlers.git,2023-09-04 10:03:14+00:00,,0,S221071341-Vansh/Quantum-Byte-Brawlers,686958574,Verilog,Quantum-Byte-Brawlers,48,1,2023-09-17 08:23:01+00:00,[],None
110,https://github.com/jonghee-son/4-bit_adder.git,2023-08-31 10:02:07+00:00,4-bit adder written in verilog,0,jonghee-son/4-bit_adder,685472711,Verilog,4-bit_adder,7920,1,2023-09-04 11:26:16+00:00,[],https://api.github.com/licenses/gpl-3.0
111,https://github.com/Hema-m-01/verilog_assignments.git,2023-08-31 10:44:16+00:00,,0,Hema-m-01/verilog_assignments,685486126,Verilog,verilog_assignments,647,1,2023-08-31 14:32:39+00:00,[],None
112,https://github.com/Buck008/ARMv3-ISA-based-pipelined-processor.git,2023-09-07 17:15:58+00:00,,0,Buck008/ARMv3-ISA-based-pipelined-processor,688595013,Verilog,ARMv3-ISA-based-pipelined-processor,8,1,2023-12-10 08:48:10+00:00,[],None
113,https://github.com/Kareem-Yahia/RTL_For_SPI_Slave.git,2023-09-12 19:58:25+00:00,RTL_SPI_SLAVE,0,Kareem-Yahia/RTL_For_SPI_Slave,690752066,Verilog,RTL_For_SPI_Slave,2349,1,2024-04-09 15:00:00+00:00,[],None
114,https://github.com/efabless/OL-DFFRAM.git,2023-09-16 12:55:11+00:00,Pre-hardened DFFRAM macros using DFFRAM,0,efabless/OL-DFFRAM,692428122,Verilog,OL-DFFRAM,619104,1,2024-04-10 14:46:18+00:00,[],None
115,https://github.com/edwardchang9/2023_NYCU_SPRING_ICLAB.git,2023-08-30 10:37:09+00:00,NYCU 2023 Fall Integrated Circuit Design Laboratory,0,edwardchang9/2023_NYCU_SPRING_ICLAB,685017518,Verilog,2023_NYCU_SPRING_ICLAB,22744,1,2023-09-20 13:08:59+00:00,[],None
116,https://github.com/ARX-0/f121-r121-ripple_carry_adder-.git,2023-09-16 07:00:17+00:00,,0,ARX-0/f121-r121-ripple_carry_adder-,692336402,Verilog,f121-r121-ripple_carry_adder-,674,1,2023-10-01 15:40:33+00:00,[],None
117,https://github.com/shahdramez2/RISC-V-Single-Cycle.git,2023-09-14 14:25:04+00:00,,0,shahdramez2/RISC-V-Single-Cycle,691610935,Verilog,RISC-V-Single-Cycle,2091,1,2023-09-23 00:59:17+00:00,[],None
118,https://github.com/Sourav365/RISC-V_Processor.git,2023-09-13 14:02:02+00:00,,0,Sourav365/RISC-V_Processor,691103589,Verilog,RISC-V_Processor,83,1,2023-09-18 12:25:54+00:00,[],None
119,https://github.com/michaelnilan/100daysofrtl.git,2023-09-01 00:32:54+00:00,This is my repo for #100daysofx challenge for RTL code development using Verilog,0,michaelnilan/100daysofrtl,685761945,Verilog,100daysofrtl,357,1,2023-10-02 17:20:17+00:00,[],None
120,https://github.com/el21jms/FPGA_Stopwatch.git,2023-09-03 12:00:55+00:00,,0,el21jms/FPGA_Stopwatch,686619204,Verilog,FPGA_Stopwatch,515,1,2023-09-03 12:38:35+00:00,[],None
121,https://github.com/MYNAMEHOLO/ICCONTEST_2019_preliminary.git,2023-09-14 08:52:27+00:00,"This year's competition is about a convolution processing unit circuit which limited by area constrained under 280,000.",0,MYNAMEHOLO/ICCONTEST_2019_preliminary,691474979,Verilog,ICCONTEST_2019_preliminary,1724,1,2023-09-14 09:01:57+00:00,[],None
122,https://github.com/Sourav365/RTL_to_GDS_of_ALU.git,2023-09-04 18:12:14+00:00,,0,Sourav365/RTL_to_GDS_of_ALU,687146106,Verilog,RTL_to_GDS_of_ALU,12819,1,2023-09-18 12:12:17+00:00,[],None
123,https://github.com/kirateys/Hardware-Crafts.git,2023-09-13 04:56:42+00:00,One source for easy hardware templates.,0,kirateys/Hardware-Crafts,690888096,Verilog,Hardware-Crafts,2,1,2023-09-13 06:20:13+00:00,[],https://api.github.com/licenses/mit
124,https://github.com/jeongyongbeom/SpMV.git,2023-08-31 10:46:58+00:00,Hardware design for SpMV,0,jeongyongbeom/SpMV,685486971,Verilog,SpMV,52,1,2023-12-22 04:39:23+00:00,[],None
125,https://github.com/Omarchaban/AES.git,2023-09-03 10:12:26+00:00,Implementation of AES-128 encryption algorithm on ZYNQ-7000 kit and using AXI protocol to interface with the IP. The RTL code was written in Verilog. This was the final project of Najah now Digital Design Diploma.,0,Omarchaban/AES,686592740,Verilog,AES,8,1,2024-01-19 04:57:49+00:00,[],None
126,https://github.com/Artityagi123456789/Verilog_Practice_Code.git,2023-09-13 06:08:59+00:00,Digital Design using Verilog,0,Artityagi123456789/Verilog_Practice_Code,690909951,Verilog,Verilog_Practice_Code,46,1,2023-09-13 06:15:30+00:00,"['comparator', 'fulladder', 'mux']",None
127,https://github.com/socks2309/neural-network-fpga.git,2023-08-29 13:46:32+00:00,This project is part of the B.Tech degree in Electronics and Telecommunication Engineering at KIIT University.,1,socks2309/neural-network-fpga,684610701,Verilog,neural-network-fpga,22534,1,2023-10-03 12:28:39+00:00,"['c-programming', 'fpga-programming', 'high-level-synthesis', 'neural-network', 'verilog-hdl']",https://api.github.com/licenses/mit
128,https://github.com/Ali-Mokhtar02/AMD-Spartan6-dsp48a1-Verilog-Design.git,2023-08-29 12:43:04+00:00,Verilog Code For spartan6 dsp48a1 with a simple test bench to verify the design,0,Ali-Mokhtar02/AMD-Spartan6-dsp48a1-Verilog-Design,684583113,Verilog,AMD-Spartan6-dsp48a1-Verilog-Design,324,0,2023-11-12 12:36:57+00:00,[],None
129,https://github.com/NYU-Hardware-Security/Synthesis-Aware-Logic-Locking-Benchmarks.git,2023-09-04 15:56:17+00:00,,2,NYU-Hardware-Security/Synthesis-Aware-Logic-Locking-Benchmarks,687099433,Verilog,Synthesis-Aware-Logic-Locking-Benchmarks,1817,0,2023-09-04 16:01:56+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/SpeedyPetey/CSGOutside.git,2023-09-05 14:04:42+00:00,,0,SpeedyPetey/CSGOutside,687512768,Verilog,CSGOutside,7752,0,2023-09-05 14:06:13+00:00,[],None
131,https://github.com/jjmz/mico8gw.git,2023-09-04 15:29:27+00:00,Lattice Mico8 on Gowin fpga (Tang Nano GW1NZ),0,jjmz/mico8gw,687089352,Verilog,mico8gw,21,0,2023-09-04 15:32:31+00:00,[],None
132,https://github.com/alfadelta10010/pes_ddr3_sdram.git,2023-09-04 15:12:28+00:00,,0,alfadelta10010/pes_ddr3_sdram,687082957,Verilog,pes_ddr3_sdram,9,0,2023-09-25 13:07:29+00:00,[],None
133,https://github.com/aKiil09/count.git,2023-09-06 14:27:06+00:00,,0,aKiil09/count,688042404,Verilog,count,11913,0,2023-09-06 14:28:30+00:00,[],https://api.github.com/licenses/apache-2.0
134,https://github.com/VictoriaRmrz/Logica-Programable.git,2023-09-06 18:34:56+00:00,,0,VictoriaRmrz/Logica-Programable,688143381,Verilog,Logica-Programable,36252,0,2023-09-06 18:52:20+00:00,[],None
135,https://github.com/Anthonykung/dotinator.git,2023-09-07 09:29:07+00:00,,0,Anthonykung/dotinator,688405977,Verilog,dotinator,11917,0,2023-09-08 09:50:12+00:00,[],https://api.github.com/licenses/apache-2.0
136,https://github.com/posvirus/CNN_proj.git,2023-09-07 12:33:32+00:00,CNN project (front-end codes),0,posvirus/CNN_proj,688477544,Verilog,CNN_proj,698,0,2023-09-16 09:57:25+00:00,[],None
137,https://github.com/shuaikangzhang/demo.git,2023-08-29 14:47:48+00:00,123,0,shuaikangzhang/demo,684637649,Verilog,demo,10,0,2023-09-01 08:51:05+00:00,[],None
138,https://github.com/adityashah1603/AES128-using-verilog.git,2023-08-30 18:59:39+00:00,Implementing verilog code for the AES-128 algorithm,0,adityashah1603/AES128-using-verilog,685218335,Verilog,AES128-using-verilog,7,0,2023-11-06 16:59:17+00:00,[],None
139,https://github.com/amundgr/tt04_devel.git,2023-08-30 15:23:02+00:00,,0,amundgr/tt04_devel,685130230,Verilog,tt04_devel,2,0,2023-08-30 15:28:01+00:00,[],None
140,https://github.com/Njustxiaobai/LocalCard.git,2023-09-05 06:43:31+00:00,LocalCard_zjs，两路数据去重,0,Njustxiaobai/LocalCard,687337420,Verilog,LocalCard,10,0,2023-09-05 08:29:47+00:00,[],None
141,https://github.com/ali-mehrabi/tinySNN_8N_42S.git,2023-09-05 01:28:22+00:00,tinySNN for Drone spoofing detection,0,ali-mehrabi/tinySNN_8N_42S,687254193,Verilog,tinySNN_8N_42S,1365,0,2023-09-05 02:10:10+00:00,[],None
142,https://github.com/Shahiraosama/UART_RX.git,2023-09-05 21:43:44+00:00,,0,Shahiraosama/UART_RX,687721852,Verilog,UART_RX,57,0,2023-09-05 21:46:25+00:00,[],None
143,https://github.com/JamesHoi/cpu-verilog.git,2023-08-29 02:49:37+00:00,FPGA模拟CPU组成并实现自定义指令集,0,JamesHoi/cpu-verilog,684382026,Verilog,cpu-verilog,35,0,2023-08-29 02:57:49+00:00,[],None
144,https://github.com/chenwei0129/Bit-blade-circuit.git,2023-08-29 12:24:07+00:00,,0,chenwei0129/Bit-blade-circuit,684575495,Verilog,Bit-blade-circuit,64,0,2023-08-29 12:28:10+00:00,[],None
145,https://github.com/NOP-Processor/NOP-Misc.git,2023-08-29 13:37:34+00:00,Miscellaneous objects for NOP in NSCSCC 2023.,0,NOP-Processor/NOP-Misc,684606740,Verilog,NOP-Misc,570,0,2023-08-29 14:01:56+00:00,[],None
146,https://github.com/ashlesh795/pes_priorityencoder83.git,2023-09-08 10:35:50+00:00,,0,ashlesh795/pes_priorityencoder83,688897465,Verilog,pes_priorityencoder83,1,0,2023-09-08 10:36:23+00:00,[],None
147,https://github.com/xbh0720/2021-ComputerArchitecture_labs-ustc.git,2023-09-08 07:06:38+00:00,Codes for class Computer Architecture 2021's labs,0,xbh0720/2021-ComputerArchitecture_labs-ustc,688818219,Verilog,2021-ComputerArchitecture_labs-ustc,5392,0,2023-09-08 07:10:56+00:00,[],None
148,https://github.com/ac158/shreyasac.git,2023-09-10 07:14:10+00:00,,0,ac158/shreyasac,689554062,Verilog,shreyasac,946,0,2023-09-17 06:13:05+00:00,[],None
149,https://github.com/dlmiles/tt05-muldiv6.git,2023-09-10 10:02:01+00:00,TinyTapeout Multiply/Divide Unit ,0,dlmiles/tt05-muldiv6,689592420,Verilog,tt05-muldiv6,26,0,2023-09-10 10:08:22+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/Soniya-Janjuluri/Carrylookaheadadder.git,2023-09-10 13:44:17+00:00,,0,Soniya-Janjuluri/Carrylookaheadadder,689651534,Verilog,Carrylookaheadadder,1,0,2023-09-10 13:50:34+00:00,[],None
151,https://github.com/tianya0001/verilog_toturial.git,2023-09-09 07:01:12+00:00,Verilog学习程序,0,tianya0001/verilog_toturial,689233059,Verilog,verilog_toturial,3,0,2023-09-09 07:16:59+00:00,[],None
152,https://github.com/Zubayer5/Traffic-Controller.git,2023-09-10 15:32:06+00:00,Traffic Controller files,0,Zubayer5/Traffic-Controller,689683366,Verilog,Traffic-Controller,85,0,2023-09-10 15:32:13+00:00,[],None
153,https://github.com/psychogenic/tt04-neptune.git,2023-09-10 19:09:35+00:00,,0,psychogenic/tt04-neptune,689744686,Verilog,tt04-neptune,136,0,2023-09-10 19:53:12+00:00,[],https://api.github.com/licenses/gpl-3.0
154,https://github.com/Yuhua-Y/icc2017.git,2023-09-08 09:45:41+00:00,,0,Yuhua-Y/icc2017,688878732,Verilog,icc2017,6,0,2023-09-08 09:46:00+00:00,[],None
155,https://github.com/EhabMostafaa/Cache_memory_integrated_with_RISC-v.git,2023-09-09 20:08:19+00:00,The Implementation of Cache Memory ,0,EhabMostafaa/Cache_memory_integrated_with_RISC-v,689439471,Verilog,Cache_memory_integrated_with_RISC-v,2817,0,2023-09-09 20:21:06+00:00,[],None
156,https://github.com/Revenant01/RTL-to-GDS-Digital-systems.git,2023-09-15 15:31:31+00:00,,0,Revenant01/RTL-to-GDS-Digital-systems,692113227,Verilog,RTL-to-GDS-Digital-systems,713,0,2023-09-17 08:19:13+00:00,[],None
157,https://github.com/SIDLAD/CS-F342-Computer-Architecture-Lab.git,2023-09-07 14:22:41+00:00,Computer Architecture Labs - Verilog,0,SIDLAD/CS-F342-Computer-Architecture-Lab,688524652,Verilog,CS-F342-Computer-Architecture-Lab,23,0,2023-10-28 12:36:14+00:00,[],None
158,https://github.com/Yutong-Yuan/chiplab.git,2023-08-31 06:33:21+00:00,,0,Yutong-Yuan/chiplab,685401303,Verilog,chiplab,27444,0,2023-08-31 07:57:00+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
159,https://github.com/LAHARIYADLA/16bit_microprocessor.git,2023-08-31 17:45:06+00:00,,0,LAHARIYADLA/16bit_microprocessor,685651576,Verilog,16bit_microprocessor,6,0,2023-08-31 17:46:38+00:00,[],None
160,https://github.com/aadeesh06/OLED_INTERFACING.git,2023-09-02 05:25:07+00:00,A project on interfacing and displaying a string on OLED display of ZedBoard Zynq Evaluation and Development Kit.,0,aadeesh06/OLED_INTERFACING,686230820,Verilog,OLED_INTERFACING,9,0,2023-09-02 05:37:06+00:00,"['oled', 'verilog']",None
161,https://github.com/ariya954/Digital_Logic_Design.git,2023-09-02 17:00:45+00:00,,0,ariya954/Digital_Logic_Design,686400344,Verilog,Digital_Logic_Design,51408,0,2023-09-02 17:19:45+00:00,[],None
162,https://github.com/Vishnu1426/pes_ram_design.git,2023-09-01 18:54:01+00:00,,0,Vishnu1426/pes_ram_design,686104654,Verilog,pes_ram_design,102,0,2023-10-18 15:36:39+00:00,[],https://api.github.com/licenses/gpl-3.0
163,https://github.com/ramdev604/pes_rtc.git,2023-09-01 08:51:59+00:00,,0,ramdev604/pes_rtc,685893389,Verilog,pes_rtc,19,0,2023-09-01 08:54:32+00:00,[],None
164,https://github.com/kamildamudi21/pes_ic.git,2023-09-01 08:57:43+00:00,,0,kamildamudi21/pes_ic,685895394,Verilog,pes_ic,8224,0,2023-10-18 17:27:34+00:00,[],None
165,https://github.com/madhumadhu1318/pes_cla_adder.git,2023-09-01 09:49:30+00:00,,0,madhumadhu1318/pes_cla_adder,685913350,Verilog,pes_cla_adder,211,0,2023-10-18 13:00:03+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/crazy-bai/ECE5470.git,2023-09-01 22:44:17+00:00,,0,crazy-bai/ECE5470,686160013,Verilog,ECE5470,21,0,2023-09-01 22:47:22+00:00,[],None
167,https://github.com/YashChavda777/Ripple-carry-adder.git,2023-09-01 10:41:29+00:00,,0,YashChavda777/Ripple-carry-adder,685929815,Verilog,Ripple-carry-adder,3,0,2023-09-01 10:42:16+00:00,[],None
168,https://github.com/AdachiXY/HDLBits-Codes.git,2023-09-03 08:24:04+00:00,A collection of 182 questions with reference answers to HDLBits,0,AdachiXY/HDLBits-Codes,686568993,Verilog,HDLBits-Codes,60,0,2023-09-03 08:27:47+00:00,[],None
169,https://github.com/Dhilip0446/verilog_cods.git,2023-09-13 14:06:05+00:00,,0,Dhilip0446/verilog_cods,691105661,Verilog,verilog_cods,30,0,2023-09-13 14:09:35+00:00,[],None
170,https://github.com/Sharathsv08/4bit-ripple-carry-adder.git,2023-09-13 03:29:15+00:00,4bit ripple carry adder,0,Sharathsv08/4bit-ripple-carry-adder,690865885,Verilog,4bit-ripple-carry-adder,2,0,2023-09-13 03:30:30+00:00,[],None
171,https://github.com/ranenze/code-send.git,2023-09-12 08:49:03+00:00,ic面试题目代码,0,ranenze/code-send,690465906,Verilog,code-send,18,0,2023-09-12 10:48:01+00:00,[],None
172,https://github.com/SALAHEAG/AI_CORDIC_LIU.git,2023-09-14 16:14:11+00:00,,0,SALAHEAG/AI_CORDIC_LIU,691661687,Verilog,AI_CORDIC_LIU,54441,0,2023-09-14 17:57:15+00:00,[],https://api.github.com/licenses/apache-2.0
173,https://github.com/SouravM27/CRC_Coding-in-verilog-main.git,2023-09-15 17:54:24+00:00,,0,SouravM27/CRC_Coding-in-verilog-main,692165684,Verilog,CRC_Coding-in-verilog-main,1913,0,2023-09-15 17:56:26+00:00,[],None
174,https://github.com/aricneto/projeto-ihs.git,2023-09-16 03:25:11+00:00,,0,aricneto/projeto-ihs,692292651,Verilog,projeto-ihs,578,0,2023-09-16 03:27:10+00:00,[],https://api.github.com/licenses/gpl-3.0
175,https://github.com/KarimAql/Verilog-UART-implementation-.git,2023-09-16 20:16:51+00:00,UART implementation in verilog,0,KarimAql/Verilog-UART-implementation-,692546614,Verilog,Verilog-UART-implementation-,3,0,2023-09-16 20:17:51+00:00,[],None
176,https://github.com/mo2men3la2/RISC-V-Processor-with-Data-Cache-Memory-System.git,2023-09-16 22:41:00+00:00,,0,mo2men3la2/RISC-V-Processor-with-Data-Cache-Memory-System,692573664,Verilog,RISC-V-Processor-with-Data-Cache-Memory-System,33,0,2023-09-16 22:55:31+00:00,[],None
177,https://github.com/Astrid91/5-stage-Pipeline-CPU.git,2023-09-16 14:28:45+00:00,,0,Astrid91/5-stage-Pipeline-CPU,692454675,Verilog,5-stage-Pipeline-CPU,20,0,2023-09-16 14:30:19+00:00,[],None
178,https://github.com/mahdihemasian/VLSI-FPGA-System-Design.git,2023-09-12 19:01:48+00:00,,0,mahdihemasian/VLSI-FPGA-System-Design,690732071,Verilog,VLSI-FPGA-System-Design,240,0,2023-10-15 18:45:20+00:00,[],None
179,https://github.com/Howie354/AXI_lite.git,2023-09-11 13:44:02+00:00,一个简单的基于AXI_lite协议的主从机数据交互,0,Howie354/AXI_lite,690078908,Verilog,AXI_lite,5,0,2023-09-11 13:45:16+00:00,[],None
180,https://github.com/nightlanding/HDLbits.git,2023-09-15 08:07:49+00:00,Solutions of HDLbits.,0,nightlanding/HDLbits,691942065,Verilog,HDLbits,2,0,2023-09-15 08:09:18+00:00,[],None
181,https://github.com/jimmyzhq740/Moon-Rover.git,2023-09-15 04:46:37+00:00,,0,jimmyzhq740/Moon-Rover,691876395,Verilog,Moon-Rover,36245,0,2023-09-25 08:27:45+00:00,[],None
182,https://github.com/mtguerreiro/hdl.git,2023-09-14 09:46:14+00:00,HDL modules and IPs,0,mtguerreiro/hdl,691495754,Verilog,hdl,142,0,2023-09-14 09:50:11+00:00,[],None
183,https://github.com/sssh311318/nthu_SoC.git,2023-09-15 13:59:59+00:00,,0,sssh311318/nthu_SoC,692075545,Verilog,nthu_SoC,6917,0,2023-10-23 14:47:15+00:00,[],None
184,https://github.com/EstebanS-O/Digital-1.git,2023-08-29 01:02:00+00:00,entregas y prácticas electrónica digital 1,0,EstebanS-O/Digital-1,684354025,Verilog,Digital-1,15625,0,2023-10-03 20:43:28+00:00,[],None
185,https://github.com/Gadroc/gw816.git,2023-09-05 14:19:17+00:00,Design & Firmware for my homebrew 65c816 based computer,0,Gadroc/gw816,687519762,Verilog,gw816,388,0,2024-02-04 16:35:32+00:00,[],https://api.github.com/licenses/bsd-3-clause
186,https://github.com/BonnQiam/Simulation_sync.git,2023-09-14 03:02:37+00:00,,0,BonnQiam/Simulation_sync,691362199,Verilog,Simulation_sync,2356,0,2023-10-31 09:58:59+00:00,[],None
187,https://github.com/RapidRoger18/E-yantra_Astrotinker-bot.git,2023-09-11 15:38:38+00:00,,0,RapidRoger18/E-yantra_Astrotinker-bot,690133904,Verilog,E-yantra_Astrotinker-bot,324874,0,2024-03-20 14:16:57+00:00,[],None
188,https://github.com/shun74/computer_architect.git,2023-09-14 14:41:57+00:00,Computre Architecture,0,shun74/computer_architect,691619285,Verilog,computer_architect,64,0,2024-03-20 15:02:56+00:00,[],None
189,https://github.com/Ri-Hong/Verilog_Practice.git,2023-09-06 19:40:26+00:00,My notes from HDLBits.,0,Ri-Hong/Verilog_Practice,688167957,Verilog,Verilog_Practice,15,0,2023-09-06 20:03:44+00:00,[],None
190,https://github.com/ZheChen-Bill/lab3_workbook.git,2023-09-10 09:07:06+00:00,,0,ZheChen-Bill/lab3_workbook,689579700,Verilog,lab3_workbook,9610,0,2023-09-10 09:08:55+00:00,[],None
191,https://github.com/nogueira04/projeto-keypad-FPGA.git,2023-09-09 18:14:35+00:00,Projeto implementado em uma FPGA utilizando Verilog.,1,nogueira04/projeto-keypad-FPGA,689413112,Verilog,projeto-keypad-FPGA,6369,0,2023-09-09 18:17:09+00:00,[],None
192,https://github.com/ANKURJUEE/T20_CRICKET.git,2023-09-08 15:50:00+00:00,,0,ANKURJUEE/T20_CRICKET,689018987,Verilog,T20_CRICKET,13,0,2023-09-08 15:53:11+00:00,[],None
193,https://github.com/anlit75/HDLBits.git,2023-09-09 04:15:15+00:00,Verilog practice and solutions on HDLBits website,0,anlit75/HDLBits,689197686,Verilog,HDLBits,243,0,2023-09-25 01:58:42+00:00,[],None
194,https://github.com/ricejar/ECSE-4770-Computer-Hardware-Design.git,2023-08-29 01:09:02+00:00,,0,ricejar/ECSE-4770-Computer-Hardware-Design,684355970,Verilog,ECSE-4770-Computer-Hardware-Design,24943,0,2023-08-29 02:04:52+00:00,[],None
195,https://github.com/MohamedDawod29/ALU.git,2023-08-29 14:24:16+00:00,,0,MohamedDawod29/ALU,684627462,Verilog,ALU,104,0,2023-08-29 14:26:14+00:00,[],None
196,https://github.com/jbahrenburg7/Verilog-32-Bit-Computer-Processor.git,2023-08-29 02:14:15+00:00,A 32-bit Computer processor with a MIPS-esque instruction set.,0,jbahrenburg7/Verilog-32-Bit-Computer-Processor,684372462,Verilog,Verilog-32-Bit-Computer-Processor,115,0,2023-08-29 02:16:35+00:00,[],None
197,https://github.com/JamesHoi/bath-heater.git,2023-08-29 02:36:34+00:00,基于CPLD的模拟风暖式浴霸控制器的设计与实现,0,JamesHoi/bath-heater,684378412,Verilog,bath-heater,2069,0,2023-08-29 02:42:10+00:00,[],None
198,https://github.com/WesleyRdS/PBL1-SD.git,2023-09-14 04:38:17+00:00,,0,WesleyRdS/PBL1-SD,691386765,Verilog,PBL1-SD,4141,0,2023-09-14 04:43:34+00:00,[],None
199,https://github.com/yashpandey474/CSF342-Computer-Architechture-Lab.git,2023-09-10 10:01:49+00:00,Lab code for the Computer Architecture Verilog Modelling lab in my 5th Semester of college.,0,yashpandey474/CSF342-Computer-Architechture-Lab,689592384,Verilog,CSF342-Computer-Architechture-Lab,86,0,2023-11-24 22:22:09+00:00,[],None
200,https://github.com/germancq/IRIS-RV.git,2023-09-14 14:02:56+00:00,,0,germancq/IRIS-RV,691600718,Verilog,IRIS-RV,119,0,2023-11-28 11:07:22+00:00,[],https://api.github.com/licenses/gpl-3.0
201,https://github.com/amit4599/8_Bit_Stream_Cypher_for_data_encryption_decryption_.git,2023-08-31 18:10:50+00:00,8 Bit Stream Cypher for data encryption/decryption,0,amit4599/8_Bit_Stream_Cypher_for_data_encryption_decryption_,685661146,Verilog,8_Bit_Stream_Cypher_for_data_encryption_decryption_,6,0,2023-09-09 06:53:29+00:00,[],None
202,https://github.com/NicolasA23/Lab0.git,2023-09-05 13:06:15+00:00,,0,NicolasA23/Lab0,687487505,Verilog,Lab0,152,0,2023-12-01 19:50:49+00:00,[],None
203,https://github.com/Ahmed-Yahya-Mohammed/Spartan6-DSP48A1.git,2023-09-15 22:17:29+00:00,"The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math- intensive applications.",0,Ahmed-Yahya-Mohammed/Spartan6-DSP48A1,692238970,Verilog,Spartan6-DSP48A1,1829,0,2023-09-15 22:20:27+00:00,[],None
204,https://github.com/JA1TYE/tt05-TYE-tone-generator.git,2023-09-16 06:40:29+00:00,,0,JA1TYE/tt05-TYE-tone-generator,692331832,Verilog,tt05-TYE-tone-generator,80,0,2023-09-17 03:20:36+00:00,[],https://api.github.com/licenses/apache-2.0
205,https://github.com/kumarrishav14/Koggle-stone-adder.git,2023-09-16 11:42:33+00:00,design and tb for 32-bit kogge stone adder,0,kumarrishav14/Koggle-stone-adder,692409186,Verilog,Koggle-stone-adder,15,0,2023-09-30 10:42:41+00:00,"['32-bit-fast-adder', 'adders', 'rtl', 'systemverilog', 'verilog']",https://api.github.com/licenses/mit
206,https://github.com/daemonexe/f121-r121-ripple_carry_adder-.git,2023-09-16 15:04:05+00:00,,0,daemonexe/f121-r121-ripple_carry_adder-,692464939,Verilog,f121-r121-ripple_carry_adder-,676,0,2023-09-16 15:05:10+00:00,[],None
207,https://github.com/Buck008/Image-Processing-IP-Design-for-Demosaic-on-FPGA.git,2023-09-08 01:42:00+00:00,,0,Buck008/Image-Processing-IP-Design-for-Demosaic-on-FPGA,688731580,Verilog,Image-Processing-IP-Design-for-Demosaic-on-FPGA,32,0,2023-09-08 02:08:12+00:00,[],None
208,https://github.com/Soniya-Janjuluri/RAM.git,2023-09-10 13:52:58+00:00,,0,Soniya-Janjuluri/RAM,689654047,Verilog,RAM,1,0,2023-09-10 13:54:03+00:00,[],None
209,https://github.com/nicedayd/tinydemo-mpw7.git,2023-09-10 14:58:26+00:00,,0,nicedayd/tinydemo-mpw7,689673386,Verilog,tinydemo-mpw7,177518,0,2023-09-10 15:02:35+00:00,[],https://api.github.com/licenses/apache-2.0
210,https://github.com/Benisonpin/Caravel_isp_cte.git,2023-09-10 14:40:31+00:00,,0,Benisonpin/Caravel_isp_cte,689668065,Verilog,Caravel_isp_cte,11909,0,2023-09-10 14:41:51+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/AhmedAwad17-5-2002/SPI.git,2023-09-03 17:00:51+00:00,,0,AhmedAwad17-5-2002/SPI,686700560,Verilog,SPI,2808,0,2023-09-03 17:07:03+00:00,[],None
212,https://github.com/Chanskio/Capstonedesign2_201923702.git,2023-09-11 05:15:24+00:00,,0,Chanskio/Capstonedesign2_201923702,689877705,Verilog,Capstonedesign2_201923702,27,0,2023-10-09 14:17:35+00:00,[],None
213,https://github.com/tkuwheel/robot_experiment_example.git,2023-09-11 06:13:23+00:00,robot experiment example,0,tkuwheel/robot_experiment_example,689894708,Verilog,robot_experiment_example,1407,0,2023-09-13 08:09:45+00:00,[],https://api.github.com/licenses/gpl-3.0
214,https://github.com/adianoadi/AES.git,2023-09-04 23:59:54+00:00,AES stands for Advanced Encryption Standard. It is a widely used symmetric encryption algorithm that ensures the security and confidentiality of data. AES was established as the encryption standard by the U.S. National Institute of Standards and Technology (NIST) in 2001.,0,adianoadi/AES,687233646,Verilog,AES,6,0,2023-09-05 00:00:41+00:00,[],None
215,https://github.com/AniruddhaN2203/pes_ripple_counter.git,2023-09-05 09:30:24+00:00,,0,AniruddhaN2203/pes_ripple_counter,687401432,Verilog,pes_ripple_counter,2329,0,2023-09-05 12:36:01+00:00,[],None
216,https://github.com/Pinigelbard/Mealy_seq_001.git,2023-09-11 11:51:21+00:00,,0,Pinigelbard/Mealy_seq_001,690027231,Verilog,Mealy_seq_001,0,0,2023-09-11 11:51:48+00:00,[],None
217,https://github.com/alegiord1125/test1.git,2023-09-14 20:45:28+00:00,,0,alegiord1125/test1,691761673,Verilog,test1,11909,0,2023-09-14 20:46:45+00:00,[],https://api.github.com/licenses/apache-2.0
218,https://github.com/MahmoudLotfy10/ALU.git,2023-09-07 10:40:19+00:00,"ALU is the fundamental building block of the processor, which  is responsible for carrying out the arithmetic, logic functions,  Shift functions and Comparison functions.",0,MahmoudLotfy10/ALU,688432783,Verilog,ALU,66,0,2023-09-07 18:31:44+00:00,[],None
219,https://github.com/Yuhua-Y/icc2018.git,2023-09-08 09:47:08+00:00,,0,Yuhua-Y/icc2018,688879275,Verilog,icc2018,5,0,2023-09-08 09:47:38+00:00,[],None
220,https://github.com/silidada/openIP.git,2023-09-08 08:48:06+00:00,,0,silidada/openIP,688856551,Verilog,openIP,32,0,2023-09-09 04:07:34+00:00,[],None
221,https://github.com/Peanut-Puff/FlappyBird_verilog.git,2023-09-07 14:06:59+00:00,,0,Peanut-Puff/FlappyBird_verilog,688517750,Verilog,FlappyBird_verilog,1252,0,2023-09-07 14:27:29+00:00,[],None
222,https://github.com/Abdulrahmmann18/Spartan6.git,2023-09-12 22:08:12+00:00,,0,Abdulrahmmann18/Spartan6,690788792,Verilog,Spartan6,2,0,2023-09-12 22:10:31+00:00,[],None
223,https://github.com/hrushigirme/riscv_base_integer.git,2023-09-12 17:44:06+00:00,,0,hrushigirme/riscv_base_integer,690702066,Verilog,riscv_base_integer,271,0,2023-09-12 18:05:43+00:00,[],None
224,https://github.com/chandanabgowda/Half_Adder.git,2023-09-12 16:29:04+00:00,"A half adder is a digital circuit that performs addition of two binary digits. It has two inputs: A and B, representing the two binary digits to be added, and two outputs: Sum (S) and Carry (C), representing the result of the addition and any carry-out from the addition, respectively.",0,chandanabgowda/Half_Adder,690670531,Verilog,Half_Adder,4,0,2023-09-12 16:30:12+00:00,[],None
225,https://github.com/TadeasK/APS_CPU.git,2023-09-01 18:21:42+00:00,,0,TadeasK/APS_CPU,686095055,Verilog,APS_CPU,122,0,2023-09-01 18:26:06+00:00,[],None
226,https://github.com/BelousovAD/Programmable-logic-integrated-circuits.git,2023-09-02 06:03:35+00:00,laboratory works,0,BelousovAD/Programmable-logic-integrated-circuits,686238470,Verilog,Programmable-logic-integrated-circuits,8366,0,2023-09-02 06:10:42+00:00,[],None
227,https://github.com/tututugege/ucas-cod.git,2023-09-02 08:40:44+00:00,国科大计组研讨课,0,tututugege/ucas-cod,686273785,Verilog,ucas-cod,7576,0,2023-09-02 09:03:22+00:00,[],None
228,https://github.com/HanumantharaoG9VLSI/carry_look_ahead_adder_project4.git,2023-08-31 10:16:14+00:00,carry look head adder verilog code this is my project4,0,HanumantharaoG9VLSI/carry_look_ahead_adder_project4,685477329,Verilog,carry_look_ahead_adder_project4,3,0,2023-08-31 10:17:26+00:00,[],None
229,https://github.com/HanumantharaoG9VLSI/linear_feedback_shift_register.git,2023-08-31 10:00:23+00:00,linear feedback register,0,HanumantharaoG9VLSI/linear_feedback_shift_register,685472168,Verilog,linear_feedback_shift_register,2,0,2023-08-31 10:01:56+00:00,[],None
230,https://github.com/FordHBennett/ECEN_449.git,2023-08-31 21:50:04+00:00,ECEN 449 Labs,0,FordHBennett/ECEN_449,685727480,Verilog,ECEN_449,12,0,2023-09-15 13:52:53+00:00,[],None
231,https://github.com/BassantAhmedElbakry/Register_File.git,2023-08-30 08:14:12+00:00,Verilog Design of 8*16 Register File,0,BassantAhmedElbakry/Register_File,684965814,Verilog,Register_File,27,0,2023-08-30 08:39:47+00:00,[],None
232,https://github.com/HanumantharaoG9VLSI/halfadder.git,2023-08-31 05:04:41+00:00,half adder verilog code code,0,HanumantharaoG9VLSI/halfadder,685376718,Verilog,halfadder,2,0,2023-09-13 13:25:18+00:00,[],None
233,https://github.com/GauthamMulay/pes_gccounter.git,2023-09-04 04:39:42+00:00,,0,GauthamMulay/pes_gccounter,686850140,Verilog,pes_gccounter,6,0,2023-09-04 04:48:18+00:00,[],None
234,https://github.com/Spoorthi102003/pes_asic_class.git,2023-09-01 16:32:53+00:00,,0,Spoorthi102003/pes_asic_class,686058962,Verilog,pes_asic_class,293,0,2023-09-03 05:39:08+00:00,[],None
235,https://github.com/jkhlim125/urop.git,2023-09-01 05:15:02+00:00,,0,jkhlim125/urop,685825026,Verilog,urop,2,0,2023-09-01 05:28:48+00:00,[],None
236,https://github.com/dsingla54/pes_elevator.git,2023-09-01 08:58:46+00:00,,0,dsingla54/pes_elevator,685895725,Verilog,pes_elevator,55,0,2023-10-19 09:29:53+00:00,[],https://api.github.com/licenses/mit
237,https://github.com/2Martina/SPI.git,2023-09-01 09:11:30+00:00,,0,2Martina/SPI,685900560,Verilog,SPI,61,0,2023-09-03 16:54:56+00:00,[],None
238,https://github.com/msyksphinz-self/scariv_research.git,2023-08-29 06:23:27+00:00,,0,msyksphinz-self/scariv_research,684445796,Verilog,scariv_research,4120,0,2023-08-29 06:24:07+00:00,[],None
239,https://github.com/Broyiii/MBIST.git,2023-09-15 14:32:40+00:00,,0,Broyiii/MBIST,692089308,Verilog,MBIST,37120,0,2024-01-30 13:25:08+00:00,[],None
240,https://github.com/princepavanm/exp_svg_cxl.git,2023-09-14 11:24:30+00:00,,0,princepavanm/exp_svg_cxl,691532839,Verilog,exp_svg_cxl,20852,0,2023-10-02 10:14:39+00:00,[],None
241,https://github.com/rohann-9/FPGAspeaks.git,2023-09-02 03:17:47+00:00,,0,rohann-9/FPGAspeaks,686208055,Verilog,FPGAspeaks,221,0,2024-01-15 13:40:16+00:00,[],None
242,https://github.com/Hassan-2k03/DDCO-iverilog.git,2023-09-02 06:45:34+00:00,These are the programs done in my 3rd semester.,0,Hassan-2k03/DDCO-iverilog,686247606,Verilog,DDCO-iverilog,22,0,2024-01-23 16:15:17+00:00,[],None
243,https://github.com/xiayu87/sg-sw-sahb.git,2023-09-11 05:19:15+00:00,,0,xiayu87/sg-sw-sahb,689878752,Verilog,sg-sw-sahb,37,0,2023-11-01 09:19:16+00:00,[],None
244,https://github.com/Dash-Priyabrata/verilog-codes.git,2023-09-12 04:52:18+00:00,verilog code runs,0,Dash-Priyabrata/verilog-codes,690379396,Verilog,verilog-codes,16,0,2023-09-12 05:24:28+00:00,[],None
245,https://github.com/mohamedEbrahimElsayed/DSP-project.git,2023-09-05 20:53:56+00:00,,0,mohamedEbrahimElsayed/DSP-project,687707550,Verilog,DSP-project,3,0,2023-09-05 20:54:05+00:00,[],None
246,https://github.com/FatmaAshraf76/ALSU-Arithmatic_Logic_Shift_Unit.git,2023-09-03 13:54:52+00:00,Design Arithmetic Logic Shift Unit using verilog,0,FatmaAshraf76/ALSU-Arithmatic_Logic_Shift_Unit,686649744,Verilog,ALSU-Arithmatic_Logic_Shift_Unit,1612,0,2023-09-03 14:00:23+00:00,[],None
247,https://github.com/Omarafifi1/traffic-light-controller.git,2023-09-03 13:56:25+00:00,a controller that controls the traffic in two crossing streets using finite state machines,0,Omarafifi1/traffic-light-controller,686650153,Verilog,traffic-light-controller,240,0,2023-09-03 14:03:44+00:00,[],None
248,https://github.com/vuklazovic/Implementacija-neuronske-mreze-na-FPGA.git,2023-09-05 15:21:24+00:00,Implementacija neuronske mreze na FPGA,0,vuklazovic/Implementacija-neuronske-mreze-na-FPGA,687547470,Verilog,Implementacija-neuronske-mreze-na-FPGA,14020,0,2023-09-05 15:57:56+00:00,[],https://api.github.com/licenses/mit
249,https://github.com/tom21487/elevator-queue.git,2023-09-04 18:36:17+00:00,Elevator-inspired queue-like data structure implemented in Verilog.,0,tom21487/elevator-queue,687153830,Verilog,elevator-queue,11528,0,2023-10-21 18:27:15+00:00,[],None
250,https://github.com/MagdyMGZ/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow.git,2023-09-05 12:53:20+00:00,,0,MagdyMGZ/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow,687482163,Verilog,Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow,52421,0,2023-09-05 12:57:48+00:00,[],None
251,https://github.com/CatKingWoof/SOC_lab.git,2023-09-16 04:31:05+00:00,,0,CatKingWoof/SOC_lab,692304867,Verilog,SOC_lab,1067,0,2023-10-20 20:18:23+00:00,[],None
252,https://github.com/yasharthparas/UART-protocol.git,2023-09-16 13:41:53+00:00,Universal Asynchronous Receiver Transmitter designed using Verilog HDL,0,yasharthparas/UART-protocol,692441073,Verilog,UART-protocol,700,0,2023-09-16 13:43:45+00:00,[],None
253,https://github.com/SoHam-56/Verilog_Practice.git,2023-09-16 14:56:49+00:00,A repo to store and document my Verilog/SystemVerilog journey,0,SoHam-56/Verilog_Practice,692462871,Verilog,Verilog_Practice,777,0,2023-09-16 15:09:32+00:00,[],None
254,https://github.com/Muhammadussain/Single_cycle.git,2023-09-16 19:33:00+00:00,Single Cycle Risc-V using verilog,0,Muhammadussain/Single_cycle,692537105,Verilog,Single_cycle,142,0,2023-09-27 20:15:05+00:00,[],None
255,https://github.com/rtll666/ges_recognize.git,2023-09-08 12:28:15+00:00,,0,rtll666/ges_recognize,688939230,Verilog,ges_recognize,23251,0,2023-09-08 12:47:25+00:00,[],None
256,https://github.com/CXF233/pipeline-cpu.git,2023-09-10 04:32:20+00:00,BIT大四小学期设计：riscv指令集流水线cpu设计&&汇编上板演示,0,CXF233/pipeline-cpu,689522364,Verilog,pipeline-cpu,38671,0,2023-09-10 04:49:54+00:00,[],None
257,https://github.com/YHK00103/CO-Lab4-Pipelined-CPU.git,2023-09-11 14:11:53+00:00,,0,YHK00103/CO-Lab4-Pipelined-CPU,690092566,Verilog,CO-Lab4-Pipelined-CPU,2571,0,2023-09-11 14:14:46+00:00,[],None
258,https://github.com/Howie354/SPI.git,2023-09-11 13:37:03+00:00,一个简单的基于PI协议的主从机数据交互,0,Howie354/SPI,690075604,Verilog,SPI,22,0,2023-09-11 13:37:52+00:00,[],None
259,https://github.com/YashChavda777/4-into-1-mux.git,2023-09-03 08:47:02+00:00,,0,YashChavda777/4-into-1-mux,686573927,Verilog,4-into-1-mux,3,0,2023-09-03 08:48:39+00:00,[],None
260,https://github.com/m7md5303/S_S_D_C_C.git,2023-09-01 23:42:40+00:00,"A simple moore self driving car control system. The system is responsible for accelerating, decelerating or even braking up the car. It is also capable to provide a signal to lock or unlock the doors. The system was implemented with verilog and tested with a simple testbench simulated by  questasim tool. ",0,m7md5303/S_S_D_C_C,686170450,Verilog,S_S_D_C_C,45,0,2023-09-01 23:45:53+00:00,[],None
261,https://github.com/kaung-minkhant/auston.git,2023-09-02 07:04:47+00:00,,0,kaung-minkhant/auston,686251855,Verilog,auston,198999,0,2023-09-04 06:31:18+00:00,[],None
262,https://github.com/KKiranR/pes_RISCV_Control_Unit.git,2023-09-02 04:54:27+00:00,,0,KKiranR/pes_RISCV_Control_Unit,686225034,Verilog,pes_RISCV_Control_Unit,25,0,2023-10-20 17:49:36+00:00,[],None
263,https://github.com/naveenkmr22/16Bit_RISC_Processor.git,2023-09-02 13:17:48+00:00,,0,naveenkmr22/16Bit_RISC_Processor,686341513,Verilog,16Bit_RISC_Processor,6,0,2023-09-02 13:19:22+00:00,[],None
264,https://github.com/udayM-design/pes_reverse_vector.git,2023-09-01 14:15:36+00:00,,0,udayM-design/pes_reverse_vector,686008821,Verilog,pes_reverse_vector,34,0,2023-09-05 05:35:15+00:00,[],None
265,https://github.com/HazimAdel/Three-Digit-Lock-System.git,2023-09-03 17:55:58+00:00,Design a digital lock system that consists of three decimal digits,0,HazimAdel/Three-Digit-Lock-System,686715357,Verilog,Three-Digit-Lock-System,18,0,2023-09-03 17:58:39+00:00,[],https://api.github.com/licenses/mit
266,https://github.com/DHARAMSAR/riscv_base_integer.git,2023-09-12 17:43:41+00:00,,0,DHARAMSAR/riscv_base_integer,690701898,Verilog,riscv_base_integer,22,0,2023-09-12 18:10:21+00:00,[],None
267,https://github.com/Arnav-Aeon/HDLbits.git,2023-09-13 00:10:28+00:00,,0,Arnav-Aeon/HDLbits,690816587,Verilog,HDLbits,10,0,2023-09-13 00:11:42+00:00,[],None
268,https://github.com/demonstrateYang/Y86-64.git,2023-09-12 07:18:23+00:00,,0,demonstrateYang/Y86-64,690429231,Verilog,Y86-64,25,0,2023-09-12 08:01:01+00:00,[],None
269,https://github.com/saisanwariya/MACC-accelerator.git,2023-09-14 17:37:05+00:00,,0,saisanwariya/MACC-accelerator,691695530,Verilog,MACC-accelerator,5,0,2023-09-14 17:37:10+00:00,[],None
270,https://github.com/lml20000131/verilog.git,2023-09-09 13:10:45+00:00,基本的接口协议,0,lml20000131/verilog,689327492,Verilog,verilog,111,0,2023-09-09 13:12:14+00:00,[],None
271,https://github.com/Soniya-Janjuluri/ALU.git,2023-09-10 13:51:01+00:00,,0,Soniya-Janjuluri/ALU,689653457,Verilog,ALU,1,0,2023-09-10 13:52:07+00:00,[],None
272,https://github.com/SnehashreeHazra/Traffic_Light_Controller.git,2023-09-15 11:55:13+00:00,,0,SnehashreeHazra/Traffic_Light_Controller,692024972,Verilog,Traffic_Light_Controller,2,0,2023-09-15 11:57:00+00:00,[],None
273,https://github.com/YucehanDemir/Quartus_Intel_FPGA_Labs.git,2023-09-11 21:16:36+00:00,İntel'in FPGA Lablarının Sayısal Tasarım Dersi konularının uygulanması ve kavranması için Quartus'da Verilog dilinde yazılmış uygulumalardır,0,YucehanDemir/Quartus_Intel_FPGA_Labs,690260728,Verilog,Quartus_Intel_FPGA_Labs,27191,0,2023-09-15 18:42:22+00:00,[],None
274,https://github.com/Ashborn-SM/100-days-of-RTL.git,2023-09-12 17:24:21+00:00,,0,Ashborn-SM/100-days-of-RTL,690694074,Verilog,100-days-of-RTL,49,0,2023-09-12 17:25:20+00:00,[],None
275,https://github.com/JPMoore27/processor.git,2023-09-16 00:38:53+00:00,,0,JPMoore27/processor,692264621,Verilog,processor,14,0,2023-09-16 00:39:40+00:00,[],None
276,https://github.com/Astrid91/Vending-Machine.git,2023-09-16 06:46:44+00:00,,0,Astrid91/Vending-Machine,692333228,Verilog,Vending-Machine,0,0,2023-09-16 07:09:56+00:00,[],None
277,https://github.com/tpwrules/de10_nano_nixos_demo.git,2023-09-03 23:05:26+00:00,DE10-Nano + NixOS Demo,0,tpwrules/de10_nano_nixos_demo,686780929,Verilog,de10_nano_nixos_demo,86,0,2023-09-03 23:05:41+00:00,[],None
278,https://github.com/yazmrt/rectangular_shift_and_add_multiplier.git,2023-09-07 20:28:05+00:00,,0,yazmrt/rectangular_shift_and_add_multiplier,688659116,Verilog,rectangular_shift_and_add_multiplier,170,0,2023-09-07 20:29:19+00:00,[],None
279,https://github.com/urielcho/enigmaes.git,2023-09-07 12:41:57+00:00,,0,urielcho/enigmaes,688481470,Verilog,enigmaes,11913,0,2023-09-07 12:43:17+00:00,[],https://api.github.com/licenses/apache-2.0
280,https://github.com/vishakh567/parallel-dec-multiplier.git,2023-09-04 17:49:53+00:00,Partial Product Generation of Radix-10 Parallel Decimal Multiplier in Verilog,0,vishakh567/parallel-dec-multiplier,687138783,Verilog,parallel-dec-multiplier,673,0,2023-09-04 17:58:01+00:00,[],https://api.github.com/licenses/mit
281,https://github.com/Mplaban/Car-Count-system-in-parking-lot-using-FPGA--.git,2023-09-04 17:58:06+00:00,"Designed and implemented an FPGA-based system to count the number of cars in a parking lot. Implemented logic to increment or decrement the car count based on the input from the sensors and debounce the generated pulses from two push buttons on FPGA (i.e pressure senors) Generated a 4-bit signal ""CarCount"" as the output.",0,Mplaban/Car-Count-system-in-parking-lot-using-FPGA--,687141455,Verilog,Car-Count-system-in-parking-lot-using-FPGA--,596,0,2023-09-04 18:00:15+00:00,[],None
282,https://github.com/YashChavda777/demux-1_4.git,2023-09-05 04:06:48+00:00,,0,YashChavda777/demux-1_4,687293460,Verilog,demux-1_4,3,0,2023-09-05 04:07:42+00:00,[],None
283,https://github.com/Akshat-Gupta19/Basic-computer.git,2023-09-08 17:32:20+00:00,Verilog code for a basic computer with simulation on logisim,0,Akshat-Gupta19/Basic-computer,689055722,Verilog,Basic-computer,174,0,2023-09-08 17:40:44+00:00,[],https://api.github.com/licenses/gpl-3.0
284,https://github.com/brian1062/ALU_fpga.git,2023-09-07 13:45:49+00:00,"Trabajo practico numero 1 para la materia Arquitectura de computadora,",0,brian1062/ALU_fpga,688508374,Verilog,ALU_fpga,90,0,2023-09-25 15:45:13+00:00,[],None
285,https://github.com/dgklasdn/FPGA.git,2023-09-15 06:49:40+00:00,,0,dgklasdn/FPGA,691913723,Verilog,FPGA,4,0,2023-11-17 08:05:36+00:00,[],None
286,https://github.com/aryanmohansaxena/Asynchronous-FIFO.git,2023-08-29 04:32:54+00:00,,0,aryanmohansaxena/Asynchronous-FIFO,684410982,Verilog,Asynchronous-FIFO,3,0,2023-08-29 04:33:18+00:00,[],None
287,https://github.com/HanumantharaoG9VLSI/major_project_APB_Protocol.git,2023-08-31 11:06:53+00:00,apb protocol verilog code,0,HanumantharaoG9VLSI/major_project_APB_Protocol,685493744,Verilog,major_project_APB_Protocol,4,0,2023-08-31 11:13:23+00:00,[],None
288,https://github.com/HanumantharaoG9VLSI/T_flipflop.git,2023-08-31 09:45:58+00:00,T flipflop verilog code,0,HanumantharaoG9VLSI/T_flipflop,685467249,Verilog,T_flipflop,0,0,2023-08-31 09:46:54+00:00,[],None
289,https://github.com/HanumantharaoG9VLSI/ALU_project3.git,2023-08-31 10:12:40+00:00,ALU projecr3 verilog code,0,HanumantharaoG9VLSI/ALU_project3,685476193,Verilog,ALU_project3,2,0,2023-08-31 10:14:41+00:00,[],None
290,https://github.com/pruthvigithubsai/digital-HDL.git,2023-08-31 13:50:52+00:00,,0,pruthvigithubsai/digital-HDL,685556559,Verilog,digital-HDL,0,0,2023-11-06 17:01:37+00:00,[],None
291,https://github.com/efabless/EF_DAC1001_DI.git,2023-09-03 13:35:18+00:00,A digital controller with a FIFO and bus wrappers for a 10-Bit Switching Capacitor Array  DAC,0,efabless/EF_DAC1001_DI,686644438,Verilog,EF_DAC1001_DI,44,0,2023-10-18 13:21:56+00:00,[],https://api.github.com/licenses/apache-2.0
292,https://github.com/pouman54/ECE_exp2.git,2023-09-10 05:55:38+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2,0,pouman54/ECE_exp2,689537743,Verilog,ECE_exp2,69,0,2023-09-11 01:30:24+00:00,[],None
293,https://github.com/AbdelrahmanKhaled826/FIFO.git,2023-08-30 00:44:14+00:00,,0,AbdelrahmanKhaled826/FIFO,684838814,Verilog,FIFO,4,0,2023-12-18 15:35:31+00:00,[],None
294,https://github.com/JackeyUi/SoC_labs.git,2023-09-14 10:05:28+00:00,For the SoC design labs,0,JackeyUi/SoC_labs,691503387,Verilog,SoC_labs,3758,0,2023-10-21 19:23:47+00:00,[],None
295,https://github.com/leolin0501/soclab.github.io.git,2023-09-16 17:18:50+00:00,,0,leolin0501/soclab.github.io,692503544,Verilog,soclab.github.io,241991,0,2023-11-26 11:46:38+00:00,[],None
296,https://github.com/ThomasRen2077/Tiny_RISC_ISA_Processor.git,2023-09-12 01:51:37+00:00,,0,ThomasRen2077/Tiny_RISC_ISA_Processor,690331584,Verilog,Tiny_RISC_ISA_Processor,176488,0,2024-02-25 07:21:58+00:00,[],None
297,https://github.com/Chia-Yu-Kuo/Graduation-Project-AI-Accelerator.git,2023-09-10 12:40:57+00:00,This project is under the guidance of professor C.-C. Tsai and employs some domain knowledge learning from AI-on-chip course.,0,Chia-Yu-Kuo/Graduation-Project-AI-Accelerator,689634182,Verilog,Graduation-Project-AI-Accelerator,14928,0,2024-03-11 10:04:53+00:00,[],None
298,https://github.com/lucasgpulcinelli/labsd-cpu.git,2023-08-29 21:35:53+00:00,A simple cpu created with quartus for a univeristy discipline,0,lucasgpulcinelli/labsd-cpu,684791709,Verilog,labsd-cpu,782,0,2024-03-18 13:57:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
299,https://github.com/SamaraneGabriel/AC-1.git,2023-09-07 19:00:36+00:00,,0,SamaraneGabriel/AC-1,688631624,Verilog,AC-1,80,0,2023-09-12 22:05:45+00:00,[],None
300,https://github.com/dbrettcom/motor_modules.git,2023-09-15 04:54:47+00:00,verilog modules that control the two motors,0,dbrettcom/motor_modules,691878920,Verilog,motor_modules,12,0,2023-09-15 04:56:11+00:00,[],None
301,https://github.com/wakky92/pipelined-MIPS-processor.git,2023-09-15 09:30:02+00:00,,0,wakky92/pipelined-MIPS-processor,691973351,Verilog,pipelined-MIPS-processor,15,0,2023-09-15 09:36:13+00:00,[],None
302,https://github.com/Yi-Jun-Wang/CO_final.git,2023-09-15 14:39:19+00:00,,0,Yi-Jun-Wang/CO_final,692092112,Verilog,CO_final,1130,0,2023-09-15 14:40:22+00:00,[],None
303,https://github.com/idea-fasoc/platforms.git,2023-09-15 13:45:05+00:00,,2,idea-fasoc/platforms,692069457,Verilog,platforms,73008,0,2023-09-25 15:25:39+00:00,[],https://api.github.com/licenses/apache-2.0
304,https://github.com/mauriya0202/pes_pd.git,2023-09-15 13:55:07+00:00,,0,mauriya0202/pes_pd,692073532,Verilog,pes_pd,260,0,2023-09-18 15:22:12+00:00,[],None
305,https://github.com/avmaris/verilogsemple.git,2023-08-30 21:50:02+00:00,Verilog Code Semple,0,avmaris/verilogsemple,685271951,Verilog,verilogsemple,1,0,2023-08-30 21:53:45+00:00,[],None
306,https://github.com/HanumantharaoG9VLSI/d_flipflop.git,2023-08-31 09:44:15+00:00,D flipflop verilog code,0,HanumantharaoG9VLSI/d_flipflop,685466668,Verilog,d_flipflop,0,0,2023-08-31 09:45:12+00:00,[],None
307,https://github.com/HanumantharaoG9VLSI/4bit_comparator.git,2023-08-31 09:16:41+00:00,comparator verilog code,0,HanumantharaoG9VLSI/4bit_comparator,685457104,Verilog,4bit_comparator,1,0,2023-08-31 09:22:55+00:00,[],None
308,https://github.com/shahdramez2/Traffic-Light-Controller.git,2023-08-31 19:56:09+00:00,,0,shahdramez2/Traffic-Light-Controller,685696517,Verilog,Traffic-Light-Controller,3,0,2023-08-31 20:15:52+00:00,[],None
309,https://github.com/SogolGoodarzi/Restoring-and-Non-Restoring-Division.git,2023-09-03 11:04:11+00:00,,0,SogolGoodarzi/Restoring-and-Non-Restoring-Division,686604531,Verilog,Restoring-and-Non-Restoring-Division,1173,0,2023-09-03 11:17:45+00:00,[],None
310,https://github.com/ShreyasSAdmar/PES_Sequential_Multiplier.git,2023-09-01 09:09:43+00:00,,0,ShreyasSAdmar/PES_Sequential_Multiplier,685899687,Verilog,PES_Sequential_Multiplier,1,0,2023-09-01 09:15:08+00:00,[],None
311,https://github.com/Akshay1000101/pes_sipo.git,2023-09-01 08:58:28+00:00,,0,Akshay1000101/pes_sipo,685895625,Verilog,pes_sipo,4591,0,2023-09-01 09:01:36+00:00,[],None
312,https://github.com/tonynamy/CSE3016.git,2023-09-04 10:57:42+00:00,,0,tonynamy/CSE3016,686978861,Verilog,CSE3016,12464,0,2023-09-04 11:00:10+00:00,[],None
313,https://github.com/ANKURJUEE/UART_TX_RX.git,2023-09-08 14:55:08+00:00,,0,ANKURJUEE/UART_TX_RX,688998350,Verilog,UART_TX_RX,6,0,2023-09-08 15:00:12+00:00,[],None
314,https://github.com/Divya-i/System_Verilog.git,2023-09-07 09:14:55+00:00,,0,Divya-i/System_Verilog,688400150,Verilog,System_Verilog,5719,0,2023-09-07 09:22:28+00:00,[],None
315,https://github.com/zuhouralsaqa/FPGA.git,2023-09-07 09:05:02+00:00,,0,zuhouralsaqa/FPGA,688396386,Verilog,FPGA,3718,0,2023-09-07 09:29:34+00:00,[],None
316,https://github.com/Soniya-Janjuluri/majorproject_UART.git,2023-09-10 14:00:39+00:00,,0,Soniya-Janjuluri/majorproject_UART,689656232,Verilog,majorproject_UART,3,0,2023-09-10 14:01:24+00:00,[],None
317,https://github.com/Ghyaggal/image_processing.git,2023-09-12 00:59:18+00:00,,0,Ghyaggal/image_processing,690317422,Verilog,image_processing,54073,0,2023-09-17 09:16:53+00:00,[],https://api.github.com/licenses/gpl-2.0
318,https://github.com/ahmed-kabil/sequential_8x8_multiplier.git,2023-09-11 21:51:25+00:00,,0,ahmed-kabil/sequential_8x8_multiplier,690270328,Verilog,sequential_8x8_multiplier,103,0,2023-09-11 21:58:56+00:00,[],None
319,https://github.com/ravivarmagsi/googleshuttle_31Aug.git,2023-08-31 05:49:59+00:00,,0,ravivarmagsi/googleshuttle_31Aug,685388177,Verilog,googleshuttle_31Aug,11913,0,2023-08-31 05:51:04+00:00,[],https://api.github.com/licenses/apache-2.0
320,https://github.com/KONETISUPRIYA/miniprojects.git,2023-08-31 10:28:28+00:00,,0,KONETISUPRIYA/miniprojects,685481195,Verilog,miniprojects,483,0,2023-09-13 13:25:37+00:00,[],None
321,https://github.com/yyy395/Digital-System-Design-Experiment.git,2023-09-05 07:54:24+00:00,,0,yyy395/Digital-System-Design-Experiment,687363792,Verilog,Digital-System-Design-Experiment,4223,0,2023-09-05 07:55:41+00:00,[],None
322,https://github.com/Soniya-Janjuluri/FullAdder.git,2023-09-01 12:53:55+00:00,This is fulladder .,0,Soniya-Janjuluri/FullAdder,685978013,Verilog,FullAdder,3,0,2023-09-01 16:32:04+00:00,[],None
323,https://github.com/Vinodkumar8318/PES_AES_algorithm.git,2023-09-01 09:36:34+00:00,,0,Vinodkumar8318/PES_AES_algorithm,685909212,Verilog,PES_AES_algorithm,4,0,2023-09-01 09:44:25+00:00,[],None
324,https://github.com/AzeemRG/pes_traffic.git,2023-09-01 08:48:28+00:00,,0,AzeemRG/pes_traffic,685892196,Verilog,pes_traffic,133,0,2023-09-03 04:08:39+00:00,[],None
325,https://github.com/PoojaR07/pes_lifo_buffer.git,2023-09-01 10:01:07+00:00,,0,PoojaR07/pes_lifo_buffer,685917275,Verilog,pes_lifo_buffer,70,0,2023-10-18 17:57:06+00:00,[],None
326,https://github.com/SanathBhatSM/Verilog_HDL.git,2023-09-06 08:55:23+00:00,,0,SanathBhatSM/Verilog_HDL,687908515,Verilog,Verilog_HDL,2692,0,2023-09-06 08:57:04+00:00,[],None
327,https://github.com/huang1sir/m.git,2023-09-06 14:35:51+00:00,,0,huang1sir/m,688046103,Verilog,m,140520,0,2023-09-06 14:37:08+00:00,[],None
328,https://github.com/cimonik/32-bit-alu.git,2023-09-06 11:59:14+00:00,,0,cimonik/32-bit-alu,687977583,Verilog,32-bit-alu,11913,0,2023-09-06 12:00:31+00:00,[],https://api.github.com/licenses/apache-2.0
329,https://github.com/spurthimalode/pes_intrCntrl.git,2023-09-06 16:51:10+00:00,,0,spurthimalode/pes_intrCntrl,688102758,Verilog,pes_intrCntrl,11,0,2023-09-06 17:06:22+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/AbdelrahmanKhaled826/stream_cipher.git,2023-09-05 22:45:59+00:00,,0,AbdelrahmanKhaled826/stream_cipher,687736145,Verilog,stream_cipher,4,0,2023-09-06 00:35:28+00:00,[],None
331,https://github.com/HassanKhaled11/Asynchronous_FIFO.git,2023-09-13 20:29:07+00:00,,0,HassanKhaled11/Asynchronous_FIFO,691263321,Verilog,Asynchronous_FIFO,4,0,2023-09-13 20:30:54+00:00,[],None
332,https://github.com/shyamsundar-nd/32bit-addar.git,2023-09-10 05:50:54+00:00,,0,shyamsundar-nd/32bit-addar,689536746,Verilog,32bit-addar,1154,0,2023-09-17 06:21:03+00:00,[],None
333,https://github.com/TarunkumarKondala/BCD-to-Binary-Converter.git,2023-09-11 15:21:01+00:00,,0,TarunkumarKondala/BCD-to-Binary-Converter,690125235,Verilog,BCD-to-Binary-Converter,8,0,2023-09-11 15:31:18+00:00,[],None
334,https://github.com/zubrailx/buffer-lru.git,2023-09-03 17:19:49+00:00,,0,zubrailx/buffer-lru,686705585,Verilog,buffer-lru,287,0,2023-09-03 17:29:32+00:00,[],None
335,https://github.com/RanaAyman54/ALSU.git,2023-09-03 23:08:36+00:00,Arithmetic logic shift unit using Verilog and its testbench to verify its functionality.,0,RanaAyman54/ALSU,686781452,Verilog,ALSU,3,0,2023-09-03 23:09:16+00:00,[],None
336,https://github.com/abhinavsen2002/COA_LAB.git,2023-09-04 06:53:24+00:00,kgp-miniRISC processor,0,abhinavsen2002/COA_LAB,686888199,Verilog,COA_LAB,83,0,2023-09-04 06:55:44+00:00,[],None
337,https://github.com/AhmedAwad17-5-2002/DSP.git,2023-09-03 17:10:34+00:00,,0,AhmedAwad17-5-2002/DSP,686703206,Verilog,DSP,2142,0,2023-09-03 17:14:58+00:00,[],None
338,https://github.com/Benisonpin/cteTWLCEO_ISP_01.git,2023-09-04 05:27:00+00:00,,0,Benisonpin/cteTWLCEO_ISP_01,686861726,Verilog,cteTWLCEO_ISP_01,11913,0,2023-09-04 05:28:19+00:00,[],https://api.github.com/licenses/apache-2.0
339,https://github.com/murataltindag/rv32i_microprocessor.git,2023-09-08 19:47:28+00:00,,0,murataltindag/rv32i_microprocessor,689097514,Verilog,rv32i_microprocessor,2375,0,2023-09-08 20:01:54+00:00,[],None
340,https://github.com/abhaykn99/Mastering_Rtl_Realm.git,2023-09-10 22:56:27+00:00,"Welcome to the Vivado RTL Challenge, where we dive into the world of digital design with Xilinx Vivado and embark on a journey of RTL exploration.",0,abhaykn99/Mastering_Rtl_Realm,689793024,Verilog,Mastering_Rtl_Realm,16,0,2023-10-26 14:00:26+00:00,[],None
341,https://github.com/yhwputin/ComputerOrganization-mips.git,2023-09-12 16:48:45+00:00,,0,yhwputin/ComputerOrganization-mips,690679326,Verilog,ComputerOrganization-mips,10124,0,2023-09-12 16:52:57+00:00,[],None
342,https://github.com/mschneiderman21/FPGA_LAB.git,2023-09-11 19:08:22+00:00,FPGA Lab (ECE 128),0,mschneiderman21/FPGA_LAB,690219091,Verilog,FPGA_LAB,40,0,2023-11-27 20:29:17+00:00,[],None
343,https://github.com/isjcliu/PaillierChisel.git,2023-09-08 03:39:52+00:00,,0,isjcliu/PaillierChisel,688759833,Verilog,PaillierChisel,574,0,2023-12-04 09:38:42+00:00,[],https://api.github.com/licenses/unlicense
344,https://github.com/ruthvikkota/RTL-Verilog.git,2023-09-06 13:05:48+00:00,,0,ruthvikkota/RTL-Verilog,688006171,Verilog,RTL-Verilog,5,0,2023-12-12 11:15:13+00:00,[],None
345,https://github.com/Tandeepdas70/Hardware_code.git,2023-09-11 16:43:23+00:00,,0,Tandeepdas70/Hardware_code,690161312,Verilog,Hardware_code,14,0,2024-02-15 16:25:11+00:00,[],None
346,https://github.com/MoefulYe/riscv-lab.git,2023-09-04 13:39:54+00:00,,0,MoefulYe/riscv-lab,687045203,Verilog,riscv-lab,2124,0,2023-11-17 03:18:32+00:00,[],None
347,https://github.com/Sharathsv08/Shift-and-add-multiplier.git,2023-09-12 05:38:44+00:00,,0,Sharathsv08/Shift-and-add-multiplier,690392570,Verilog,Shift-and-add-multiplier,575,0,2023-09-12 05:46:00+00:00,[],None
348,https://github.com/anuragranga/n_bit_Multiplier.git,2023-09-12 07:18:32+00:00,A simple and easy way to build any bit Multiplier in Digital Design Circuits.,0,anuragranga/n_bit_Multiplier,690429277,Verilog,n_bit_Multiplier,18,0,2023-09-12 07:25:03+00:00,[],None
349,https://github.com/Signal-processing-accelerator/Signal_processing_accelerator.git,2023-09-08 12:41:39+00:00,,0,Signal-processing-accelerator/Signal_processing_accelerator,688944246,Verilog,Signal_processing_accelerator,48102,0,2023-09-17 13:39:10+00:00,[],None
350,https://github.com/Syedhasan7/pes_pulse.git,2023-09-02 07:57:49+00:00,,0,Syedhasan7/pes_pulse,686264174,Verilog,pes_pulse,27,0,2023-11-24 13:34:07+00:00,[],https://api.github.com/licenses/mit
351,https://github.com/Likith025/Control_system_for_Automatic_washing_machine.git,2023-09-14 04:39:04+00:00,This involve control system for fully automatic washing machine,0,Likith025/Control_system_for_Automatic_washing_machine,691386958,Verilog,Control_system_for_Automatic_washing_machine,75,0,2023-11-24 16:03:45+00:00,[],None
352,https://github.com/braxton/FPGA-Guessing-Game.git,2023-09-08 22:47:19+00:00,Final project submission for ENG EC 311 at Boston University,0,braxton/FPGA-Guessing-Game,689138772,Verilog,FPGA-Guessing-Game,4,0,2023-09-30 01:01:37+00:00,[],None
353,https://github.com/fleathlushby/tt04-ti-sbox.git,2023-09-08 19:56:41+00:00,,0,fleathlushby/tt04-ti-sbox,689100118,Verilog,tt04-ti-sbox,308,0,2023-09-08 20:03:26+00:00,[],https://api.github.com/licenses/apache-2.0
354,https://github.com/kernekarina/AES128_RTLsynthesis.git,2023-09-13 15:09:37+00:00,"logical and physical synthesis of a 128-bit encryption core, AES128, starting from an RTL available on the OpenCores website and synthesis tools from the company Cadence",0,kernekarina/AES128_RTLsynthesis,691135043,Verilog,AES128_RTLsynthesis,4436,0,2023-09-13 15:34:35+00:00,['verilog'],None
355,https://github.com/Biggestapple/Nec_Reference.git,2023-09-12 09:11:24+00:00,,0,Biggestapple/Nec_Reference,690475007,Verilog,Nec_Reference,49418,0,2023-09-12 09:16:14+00:00,[],None
356,https://github.com/DusaraG/UART-implemetation-on-FPGA.git,2023-09-15 05:57:05+00:00,A simple uart tranceiver programmed on an FPGA using system verilog ,0,DusaraG/UART-implemetation-on-FPGA,691895963,Verilog,UART-implemetation-on-FPGA,3,0,2023-09-15 06:00:31+00:00,[],None
357,https://github.com/YouKnowWho1998/AXI.git,2023-08-31 19:16:51+00:00,,0,YouKnowWho1998/AXI,685683826,Verilog,AXI,727,0,2023-08-31 19:20:52+00:00,[],None
358,https://github.com/achyuthem/Single_cycle_MIPS_processor.git,2023-08-31 16:59:07+00:00,,0,achyuthem/Single_cycle_MIPS_processor,685633566,Verilog,Single_cycle_MIPS_processor,331,0,2023-08-31 17:05:04+00:00,[],None
359,https://github.com/ANKURJUEE/RISC_V_PIPELINE.git,2023-08-31 18:49:05+00:00,,0,ANKURJUEE/RISC_V_PIPELINE,685674558,Verilog,RISC_V_PIPELINE,13,0,2023-09-01 17:05:38+00:00,[],None
360,https://github.com/JBavitha/pes_seqdetect.git,2023-09-01 09:05:46+00:00,,0,JBavitha/pes_seqdetect,685898191,Verilog,pes_seqdetect,8,0,2023-09-01 11:09:30+00:00,[],None
361,https://github.com/HanumantharaoG9VLSI/halfsubtractor.git,2023-08-31 05:10:46+00:00,full subtractor verilog code code,0,HanumantharaoG9VLSI/halfsubtractor,685378301,Verilog,halfsubtractor,1,0,2023-08-31 05:13:01+00:00,[],None
362,https://github.com/HanumantharaoG9VLSI/N_bit_updown_counter.git,2023-08-31 09:49:41+00:00,n bit updoen counter verilog code,0,HanumantharaoG9VLSI/N_bit_updown_counter,685468460,Verilog,N_bit_updown_counter,2,0,2023-08-31 09:51:37+00:00,[],None
363,https://github.com/HanumantharaoG9VLSI/RAM_project2.git,2023-08-31 10:10:35+00:00,ram minor project 2 verilog code,0,HanumantharaoG9VLSI/RAM_project2,685475503,Verilog,RAM_project2,2,0,2023-08-31 10:11:47+00:00,[],None
364,https://github.com/sihuynh7302/verilog_sha256.git,2023-08-30 04:47:50+00:00,,0,sihuynh7302/verilog_sha256,684901459,Verilog,verilog_sha256,5,0,2023-08-30 04:58:23+00:00,[],None
365,https://github.com/webber98008092/lab_sequential.git,2023-08-30 06:54:10+00:00,,0,webber98008092/lab_sequential,684938276,Verilog,lab_sequential,84,0,2023-08-30 07:27:48+00:00,[],https://api.github.com/licenses/mit
366,https://github.com/jazzsajan/ALU.git,2023-08-29 02:26:43+00:00,,0,jazzsajan/ALU,684375657,Verilog,ALU,35,0,2023-08-29 02:30:34+00:00,[],None
367,https://github.com/kevinpinto98/VSD_TCL_Workshop.git,2023-08-29 12:13:00+00:00,,0,kevinpinto98/VSD_TCL_Workshop,684571157,Verilog,VSD_TCL_Workshop,1821,0,2023-08-29 12:22:24+00:00,[],None
368,https://github.com/Abdelrahman-Sherif-Fayez/GithubActions.git,2023-08-30 15:21:57+00:00,This is a demo to try github-actions and making a workflow directory,0,Abdelrahman-Sherif-Fayez/GithubActions,685129824,Verilog,GithubActions,105,0,2023-10-29 09:15:41+00:00,[],None
369,https://github.com/YuHan0215/FPGA.git,2023-09-04 12:51:46+00:00,,0,YuHan0215/FPGA,687026192,Verilog,FPGA,17943,0,2023-09-04 13:21:00+00:00,[],None
370,https://github.com/Ranpo98/FPGA-Based-Game-Design-Implementation.git,2023-09-04 08:53:06+00:00,,0,Ranpo98/FPGA-Based-Game-Design-Implementation,686932045,Verilog,FPGA-Based-Game-Design-Implementation,22958,0,2023-09-04 09:04:49+00:00,[],None
371,https://github.com/Soniya-Janjuluri/HalfSubstractor.git,2023-09-04 03:29:17+00:00,This is half substractor,0,Soniya-Janjuluri/HalfSubstractor,686834495,Verilog,HalfSubstractor,2,0,2023-09-04 03:31:21+00:00,[],None
372,https://github.com/ccasanueva7/Alu.git,2023-09-04 22:50:49+00:00,"Implementation of an arithmetic and logic unit in Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina",0,ccasanueva7/Alu,687219213,Verilog,Alu,2021,0,2023-09-07 20:11:22+00:00,[],None
373,https://github.com/snehakj-2/Alarm_clock.git,2023-09-07 07:20:59+00:00,,0,snehakj-2/Alarm_clock,688356161,Verilog,Alarm_clock,2,0,2023-09-07 07:21:56+00:00,[],None
374,https://github.com/LOVE-PIKACHU/test_git.git,2023-09-06 08:26:23+00:00,conextt test git,0,LOVE-PIKACHU/test_git,687896869,Verilog,test_git,1,0,2023-09-15 09:04:20+00:00,[],None
375,https://github.com/BassantAhmedElbakry/Clock_Divider.git,2023-09-06 12:04:18+00:00,,0,BassantAhmedElbakry/Clock_Divider,687979633,Verilog,Clock_Divider,7,0,2023-09-06 12:05:47+00:00,[],None
376,https://github.com/mohamedEbrahimElsayed/7-segment-project.git,2023-09-06 09:14:15+00:00,verilog code for 7 segment ,0,mohamedEbrahimElsayed/7-segment-project,687915808,Verilog,7-segment-project,1426,0,2023-09-06 09:32:50+00:00,[],None
377,https://github.com/EfelerGibi/DeltaTutorial.git,2023-09-05 16:58:04+00:00,,0,EfelerGibi/DeltaTutorial,687625033,Verilog,DeltaTutorial,11913,0,2023-09-05 16:59:17+00:00,[],https://api.github.com/licenses/apache-2.0
378,https://github.com/ycwrdy/RISC-V-five-stage-pipeline.git,2023-09-04 12:10:43+00:00,Design and hazard solving of five-stage pipeline RISC-V processor structure,0,ycwrdy/RISC-V-five-stage-pipeline,687007442,Verilog,RISC-V-five-stage-pipeline,6,0,2023-09-04 12:59:58+00:00,[],None
379,https://github.com/CroosJJSE/SparkLink_1.0_Task_2.git,2023-09-10 14:19:57+00:00,Implement the functionality of the CD4017 decade counter using Verilog.,0,CroosJJSE/SparkLink_1.0_Task_2,689661853,Verilog,SparkLink_1.0_Task_2,6,0,2023-09-10 15:34:39+00:00,[],None
380,https://github.com/JonniiRingo/My-First-Verilog-Code.git,2023-09-10 05:00:29+00:00,My first XOR gate written in Verilog!!! I waited so many years to learn this. Finally The RTL journey starts ,0,JonniiRingo/My-First-Verilog-Code,689527334,Verilog,My-First-Verilog-Code,1,0,2023-09-10 05:02:08+00:00,[],None
381,https://github.com/Armin-armin/Dadda-Tree-Multiplier.git,2023-09-09 10:52:52+00:00,A 16-bit multiplier design in Dadda Tree architecture written in Verilog ,0,Armin-armin/Dadda-Tree-Multiplier,689290007,Verilog,Dadda-Tree-Multiplier,1189,0,2023-09-09 10:57:24+00:00,[],None
382,https://github.com/v81213/Full-Word-Barrett-Multiplier.git,2023-09-09 11:24:41+00:00,,0,v81213/Full-Word-Barrett-Multiplier,689297831,Verilog,Full-Word-Barrett-Multiplier,5,0,2023-09-09 11:33:30+00:00,[],None
383,https://github.com/stayhard0508/3.git,2023-09-10 08:08:47+00:00,234234,0,stayhard0508/3,689566103,Verilog,3,4,0,2023-09-10 08:12:20+00:00,[],None
384,https://github.com/rajdeepbanik123/simple_alu.git,2023-09-16 10:08:56+00:00,,0,rajdeepbanik123/simple_alu,692382578,Verilog,simple_alu,236,0,2023-09-16 10:10:20+00:00,[],None
385,https://github.com/Srini-web/pes_pd.git,2023-09-16 03:30:21+00:00,,0,Srini-web/pes_pd,692293598,Verilog,pes_pd,7681,0,2023-09-18 02:09:49+00:00,[],None
386,https://github.com/TOBIASZHE/Image_multi_number.git,2023-09-14 14:51:40+00:00,to recognize multiple image number by verilog,0,TOBIASZHE/Image_multi_number,691624011,Verilog,Image_multi_number,37,0,2023-09-14 14:54:39+00:00,[],None
387,https://github.com/ordinaryguy22/16-bit-processor.git,2023-09-13 14:22:13+00:00,A barebones processor made as a semester project for my computer organization course,0,ordinaryguy22/16-bit-processor,691113156,Verilog,16-bit-processor,5,0,2023-09-13 14:28:40+00:00,[],None
388,https://github.com/youmustcreate/lwip_echo_server.git,2023-09-14 06:00:07+00:00,,0,youmustcreate/lwip_echo_server,691409528,Verilog,lwip_echo_server,6428,0,2023-09-14 06:00:29+00:00,[],None
389,https://github.com/HarineeRathod/fifo-design-and-testbench.git,2023-09-14 03:54:16+00:00,,0,HarineeRathod/fifo-design-and-testbench,691375273,Verilog,fifo-design-and-testbench,1,0,2023-09-14 03:56:56+00:00,[],None
390,https://github.com/wsl5300/ALU-Design.git,2023-09-16 15:36:04+00:00,使用 Verilog HDL 與 Icarus Verilog 模擬器，設計 ALU 與除法器。,0,wsl5300/ALU-Design,692474346,Verilog,ALU-Design,1222,0,2023-09-16 15:37:35+00:00,[],None
391,https://github.com/Siradmehr/Logic-Circuits.git,2023-09-16 21:17:22+00:00,,0,Siradmehr/Logic-Circuits,692558957,Verilog,Logic-Circuits,624,0,2023-09-16 21:20:41+00:00,[],None
392,https://github.com/Daniel-Porras/Digital-1-2023-2.git,2023-08-29 00:02:27+00:00,Repositorio destinado a las prácticas del laboratorio de Digital I,0,Daniel-Porras/Digital-1-2023-2,684339471,Verilog,Digital-1-2023-2,4215,0,2023-11-30 02:56:02+00:00,[],None
393,https://github.com/Gcerpa01/COMPE470L.git,2023-08-29 04:52:38+00:00,,0,Gcerpa01/COMPE470L,684417726,Verilog,COMPE470L,71,0,2023-08-30 05:25:06+00:00,[],None
394,https://github.com/gardeneeel/ECE_exp2.git,2023-09-06 15:22:12+00:00,,0,gardeneeel/ECE_exp2,688066491,Verilog,ECE_exp2,105,0,2023-10-27 07:52:11+00:00,[],None
395,https://github.com/not-joosh/HDL.git,2023-09-14 01:39:24+00:00,CpE | HDL Bin,0,not-joosh/HDL,691340437,Verilog,HDL,22692,0,2023-09-23 05:22:31+00:00,[],None
396,https://github.com/kymullin/labone.git,2023-09-07 19:37:16+00:00,,0,kymullin/labone,688643156,Verilog,labone,20917,0,2023-10-20 16:36:19+00:00,[],None
397,https://github.com/nabeehdaouk/ECSE318_RTL_Design_Labs.git,2023-09-08 04:45:24+00:00,Repo for ECSE318 Labs,1,nabeehdaouk/ECSE318_RTL_Design_Labs,688774952,Verilog,ECSE318_RTL_Design_Labs,21160,0,2023-10-27 23:22:40+00:00,[],None
398,https://github.com/TobyYang7/csc3050_toby.git,2023-09-14 09:16:03+00:00,,0,TobyYang7/csc3050_toby,691483692,Verilog,csc3050_toby,6318,0,2023-12-14 15:23:40+00:00,[],None
399,https://github.com/andres-pg9/Sistemas-en-Chip.git,2023-09-14 17:11:45+00:00,Sistemas en Chip con el profesor José Antonio Flores Escobar en ESCOM-IPN,0,andres-pg9/Sistemas-en-Chip,691685357,Verilog,Sistemas-en-Chip,53367,0,2023-09-14 17:12:03+00:00,[],None
400,https://github.com/Superbbbbbb/HUST-Verilog.git,2023-08-30 11:59:54+00:00,,0,Superbbbbbb/HUST-Verilog,685046429,Verilog,HUST-Verilog,7740,0,2023-12-18 16:42:54+00:00,[],None
401,https://github.com/ena-isme/Sogang-Courses.git,2023-09-05 07:24:25+00:00,서강대학교 컴퓨터공학과 수업과 과제 레포지토리입니다.,0,ena-isme/Sogang-Courses,687352486,Verilog,Sogang-Courses,33732,0,2023-10-10 03:06:06+00:00,[],None
402,https://github.com/radigianluca/tagged-token-delivery.git,2023-09-06 19:44:45+00:00,Grey Multithreading in Dynamatic,0,radigianluca/tagged-token-delivery,688169377,,tagged-token-delivery,192683,0,2023-09-06 19:44:45+00:00,[],None
403,https://github.com/PrathikUmbarji/SingleCycleRISCV.git,2023-09-14 17:58:11+00:00,design Single Cycle RISC-V processor using system verilog,0,PrathikUmbarji/SingleCycleRISCV,691703957,Verilog,SingleCycleRISCV,853,0,2024-02-05 17:42:02+00:00,[],None
404,https://github.com/Gauravmk343/RISC-V-microprocessor-implementation.git,2023-09-07 11:15:57+00:00,,0,Gauravmk343/RISC-V-microprocessor-implementation,688445847,Verilog,RISC-V-microprocessor-implementation,1620,0,2023-09-14 17:18:34+00:00,[],None
405,https://github.com/sbr87644/Custom-Stopwatch-and-Timer.git,2023-09-09 01:31:03+00:00,,0,sbr87644/Custom-Stopwatch-and-Timer,689168736,Verilog,Custom-Stopwatch-and-Timer,37,0,2024-01-07 23:33:27+00:00,[],None
406,https://github.com/4n3m4i1/PG_Logic.git,2023-09-15 00:38:59+00:00,Open Source FPGA Development Boards for Education and Deeply Embedded Applications,0,4n3m4i1/PG_Logic,691816581,Verilog,PG_Logic,5722,0,2024-01-02 22:56:05+00:00,[],https://api.github.com/licenses/mit
407,https://github.com/AnonymousCITK/Xilinx.git,2023-09-01 08:48:53+00:00,5th Semester,0,AnonymousCITK/Xilinx,685892314,Verilog,Xilinx,149,0,2024-02-21 05:38:49+00:00,[],None
408,https://github.com/IUST-Computer-Organization/Fall-2023.git,2023-09-07 20:36:52+00:00,Files and Documents for the Class of Fall 2023,0,IUST-Computer-Organization/Fall-2023,688661578,Verilog,Fall-2023,3557,0,2023-12-22 10:10:30+00:00,[],None
409,https://github.com/w772552092/computer-system-practice.git,2023-09-07 08:16:31+00:00,achieved by verilog,0,w772552092/computer-system-practice,688377563,Verilog,computer-system-practice,31,0,2023-09-07 08:20:41+00:00,[],None
410,https://github.com/TylerJaacks/PocketHelloWorld.git,2023-09-10 22:42:44+00:00,,0,TylerJaacks/PocketHelloWorld,689790584,Verilog,PocketHelloWorld,195,0,2023-09-10 22:42:50+00:00,[],None
411,https://github.com/R0B0T003/calc.git,2023-09-11 15:39:11+00:00,,0,R0B0T003/calc,690134174,Verilog,calc,5442,0,2023-09-12 13:17:15+00:00,[],None
412,https://github.com/At0m0verr1de/CS-F342-Computer-Architecture-Lab.git,2023-09-05 22:40:27+00:00,,0,At0m0verr1de/CS-F342-Computer-Architecture-Lab,687734905,Verilog,CS-F342-Computer-Architecture-Lab,2263,0,2023-09-06 04:11:03+00:00,[],None
413,https://github.com/RaulprTech/Pseudo-Softmax-with-parameters.git,2023-09-07 18:53:18+00:00,,0,RaulprTech/Pseudo-Softmax-with-parameters,688629336,Verilog,Pseudo-Softmax-with-parameters,5,0,2023-11-20 09:54:24+00:00,[],None
414,https://github.com/harshasus/sure-trust-course.git,2023-08-31 14:07:46+00:00,,0,harshasus/sure-trust-course,685563555,Verilog,sure-trust-course,1623,0,2023-08-31 14:14:42+00:00,[],None
415,https://github.com/vishnupriyapesu/pes_universal_shift_register.git,2023-09-01 08:51:51+00:00,,0,vishnupriyapesu/pes_universal_shift_register,685893339,Verilog,pes_universal_shift_register,6,0,2023-09-01 09:05:22+00:00,[],None
416,https://github.com/aaronghosh/pes_bupc.git,2023-09-01 08:52:34+00:00,,0,aaronghosh/pes_bupc,685893590,Verilog,pes_bupc,98,0,2023-10-17 19:48:43+00:00,[],None
417,https://github.com/ariya954/FPGA.git,2023-09-02 12:28:43+00:00,,0,ariya954/FPGA,686329537,Verilog,FPGA,122423,0,2023-09-02 12:59:38+00:00,[],None
418,https://github.com/yuheng03712/ICcontest_pre_univ_2022.git,2023-09-04 19:30:50+00:00,,0,yuheng03712/ICcontest_pre_univ_2022,687170310,Verilog,ICcontest_pre_univ_2022,1977,0,2023-09-04 19:31:02+00:00,[],None
419,https://github.com/Huihaojia/CgraDemo.git,2023-09-03 18:09:40+00:00,"This is a Coarse-Grained Reconfigurable Architecture (CGRA) demo, demonstrating its powerful parameterized and pluggable capability.",0,Huihaojia/CgraDemo,686719185,Verilog,CgraDemo,29,0,2023-09-03 18:21:47+00:00,[],None
420,https://github.com/manav4code/MIPS-Multi-Cycle-Datapath.git,2023-09-03 21:14:45+00:00,,0,manav4code/MIPS-Multi-Cycle-Datapath,686761447,Verilog,MIPS-Multi-Cycle-Datapath,9,0,2023-09-03 21:15:56+00:00,[],None
421,https://github.com/sikeclown/my_rtl_designs.git,2023-08-30 18:56:14+00:00,,0,sikeclown/my_rtl_designs,685217059,Verilog,my_rtl_designs,41,0,2023-08-31 06:30:42+00:00,[],https://api.github.com/licenses/cern-ohl-s-2.0
422,https://github.com/HanumantharaoG9VLSI/multiplexer.git,2023-08-31 06:00:33+00:00,multipluxer verilog code ,0,HanumantharaoG9VLSI/multiplexer,685391005,Verilog,multiplexer,1,0,2023-08-31 09:14:55+00:00,[],None
423,https://github.com/HanumantharaoG9VLSI/fullsubtractor.git,2023-08-31 05:13:52+00:00,full subtractor verilog code code,0,HanumantharaoG9VLSI/fullsubtractor,685379073,Verilog,fullsubtractor,1,0,2023-08-31 05:15:11+00:00,[],None
424,https://github.com/HanumantharaoG9VLSI/decoder.git,2023-08-31 05:24:49+00:00,decoder,0,HanumantharaoG9VLSI/decoder,685381881,Verilog,decoder,4,0,2023-08-31 05:31:10+00:00,[],None
425,https://github.com/HanumantharaoG9VLSI/jk_flipflop_verilog.git,2023-08-31 09:47:51+00:00,jk flipflop verilog code,0,HanumantharaoG9VLSI/jk_flipflop_verilog,685467867,Verilog,jk_flipflop_verilog,1,0,2023-08-31 09:48:44+00:00,[],None
426,https://github.com/HanumantharaoG9VLSI/gray_code_counter.git,2023-08-31 09:58:04+00:00,gray code counter verilog code ,0,HanumantharaoG9VLSI/gray_code_counter,685471397,Verilog,gray_code_counter,2,0,2023-08-31 09:59:07+00:00,[],None
427,https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation_Group2.git,2023-08-29 05:28:13+00:00,,2,cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation_Group2,684428753,Verilog,e17-co502-RV32IM-Pipeline-Implementation_Group2,238,0,2023-10-15 11:32:10+00:00,[],None
428,https://github.com/efabless/EF_PIN_MUX.git,2023-08-30 11:43:05+00:00,,0,efabless/EF_PIN_MUX,685040244,Verilog,EF_PIN_MUX,44,0,2023-08-30 12:46:06+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/TinyTapeout/tinytapeout-05-staging.git,2023-09-04 12:57:13+00:00,Tiny Tapeout 05 staging,0,TinyTapeout/tinytapeout-05-staging,687028377,Verilog,tinytapeout-05-staging,191589,0,2023-09-04 13:05:33+00:00,[],https://api.github.com/licenses/apache-2.0
430,https://github.com/imadkhaleel/Udemy-Verilog.git,2023-09-06 16:06:33+00:00,This repository consists of all the action times and practice modeling done in Verilog,0,imadkhaleel/Udemy-Verilog,688084431,Verilog,Udemy-Verilog,2036,0,2023-09-06 16:23:11+00:00,[],None
431,https://github.com/joshamadsen/ECE3300.git,2023-09-07 01:40:39+00:00,,0,joshamadsen/ECE3300,688260284,Verilog,ECE3300,7,0,2023-12-09 14:08:45+00:00,[],None
432,https://github.com/LeeSungChan/uos-jjs.git,2023-09-10 20:18:28+00:00,,0,LeeSungChan/uos-jjs,689761712,Verilog,uos-jjs,10367,0,2023-09-10 20:33:17+00:00,[],None
433,https://github.com/HIRMA-Microcontroller/HIRMAatCADLAB.git,2023-09-14 20:34:38+00:00,,0,HIRMA-Microcontroller/HIRMAatCADLAB,691758438,Verilog,HIRMAatCADLAB,374713,0,2024-01-24 10:56:32+00:00,[],None
434,https://github.com/p810105b/HDL_HW.git,2023-09-01 06:14:43+00:00,,0,p810105b/HDL_HW,685841079,Verilog,HDL_HW,1354,0,2024-01-18 11:09:27+00:00,[],None
435,https://github.com/ahmed-kabil/generic-register-file_str.git,2023-09-10 10:50:38+00:00,,0,ahmed-kabil/generic-register-file_str,689603919,Verilog,generic-register-file_str,8,0,2023-09-10 12:49:43+00:00,[],None
436,https://github.com/dsingla54/pes_pd.git,2023-09-10 10:37:08+00:00,,0,dsingla54/pes_pd,689600716,Verilog,pes_pd,393,0,2023-09-18 19:08:14+00:00,[],None
437,https://github.com/Rabiyabasari/Five_stage_pipelined_RISC-V.git,2023-09-08 16:55:53+00:00,,0,Rabiyabasari/Five_stage_pipelined_RISC-V,689043060,Verilog,Five_stage_pipelined_RISC-V,550,0,2023-09-08 17:34:04+00:00,[],None
438,https://github.com/Gauravmk343/Error-detection-Cyclic-redundancy-check-hardware-implementation-Verilog.git,2023-09-10 08:07:33+00:00,,0,Gauravmk343/Error-detection-Cyclic-redundancy-check-hardware-implementation-Verilog,689565838,Verilog,Error-detection-Cyclic-redundancy-check-hardware-implementation-Verilog,4,0,2023-09-14 16:59:39+00:00,[],None
439,https://github.com/midyakartik/8-bit-ALU_Verilog-main.git,2023-09-08 05:33:21+00:00,,0,midyakartik/8-bit-ALU_Verilog-main,688787683,Verilog,8-bit-ALU_Verilog-main,6,0,2023-09-08 05:33:32+00:00,[],None
440,https://github.com/CroosJJSE/SparkLink_1.0_Task_3.git,2023-09-10 15:56:32+00:00,Implement the functionality of the DM71LS161A a-bit synchronous binary counter using Verilog.,0,CroosJJSE/SparkLink_1.0_Task_3,689690464,Verilog,SparkLink_1.0_Task_3,4,0,2023-09-10 16:25:53+00:00,[],None
441,https://github.com/NigelBrine/openfpga-defender.git,2023-09-10 11:36:33+00:00,,0,NigelBrine/openfpga-defender,689615019,Verilog,openfpga-defender,186,0,2023-09-10 11:36:39+00:00,[],None
442,https://github.com/chandanabgowda/32bitCLA.git,2023-09-10 05:38:34+00:00,,0,chandanabgowda/32bitCLA,689534456,Verilog,32bitCLA,584,0,2023-09-12 08:09:29+00:00,[],None
443,https://github.com/Assem75/RISC-V-SingleCycle.git,2023-09-14 20:07:07+00:00,,0,Assem75/RISC-V-SingleCycle,691749654,Verilog,RISC-V-SingleCycle,1034,0,2023-09-14 20:09:26+00:00,[],None
444,https://github.com/KeshavGulati18/Digital-Car-Parking-System-.git,2023-09-15 18:31:33+00:00,,0,KeshavGulati18/Digital-Car-Parking-System-,692178306,Verilog,Digital-Car-Parking-System-,1374,0,2023-09-15 18:37:47+00:00,[],None
445,https://github.com/Ahmed-Salah-312/VGA_controller.git,2023-09-16 23:58:18+00:00,VGA controller to handles the low-level details of communicating with a monitor over a VGA connector.,0,Ahmed-Salah-312/VGA_controller,692585303,Verilog,VGA_controller,2,0,2023-09-17 00:00:21+00:00,[],None
446,https://github.com/dinuo88/Processor-design-and-practice.git,2023-09-16 11:36:53+00:00,,0,dinuo88/Processor-design-and-practice,692407665,Verilog,Processor-design-and-practice,3191,0,2023-09-16 11:54:48+00:00,[],None
447,https://github.com/Vansh203/2n_to_1_MUX.git,2023-09-03 09:36:14+00:00,,0,Vansh203/2n_to_1_MUX,686584798,Verilog,2n_to_1_MUX,17,0,2023-09-03 09:36:48+00:00,[],None
448,https://github.com/HarshPatel1503/Sync_fifo.git,2023-09-03 11:39:37+00:00,,0,HarshPatel1503/Sync_fifo,686612897,Verilog,Sync_fifo,401,0,2023-09-03 12:15:12+00:00,[],None
449,https://github.com/amirs2312/Digital-Systems-Design.git,2023-09-03 11:38:10+00:00,A collection of code for my digital systems design module. All made in Vivado.,0,amirs2312/Digital-Systems-Design,686612538,Verilog,Digital-Systems-Design,74,0,2023-09-03 11:41:55+00:00,[],None
450,https://github.com/bsrimann/HDL_bits_solutions_last.git,2023-09-03 12:14:47+00:00,,0,bsrimann/HDL_bits_solutions_last,686623362,Verilog,HDL_bits_solutions_last,13,0,2023-09-03 13:47:49+00:00,[],None
451,https://github.com/diadatp/shiny-octo-chainsaw.git,2023-09-08 02:51:17+00:00,,0,diadatp/shiny-octo-chainsaw,688748724,Verilog,shiny-octo-chainsaw,24,0,2023-09-08 03:09:29+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/ionutpasat/CN2.git,2023-09-08 12:10:08+00:00,,0,ionutpasat/CN2,688931647,Verilog,CN2,12,0,2023-09-08 12:11:37+00:00,[],None
453,https://github.com/AidanL2106/TT4_Submission.git,2023-09-08 13:32:12+00:00,,0,AidanL2106/TT4_Submission,688963689,Verilog,TT4_Submission,188,0,2023-09-08 17:23:05+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/Asma-Mohsin/AI_based_design-CyberGuard_Fortifying_Tomorrows_data.git,2023-09-08 08:15:21+00:00,,0,Asma-Mohsin/AI_based_design-CyberGuard_Fortifying_Tomorrows_data,688844015,Verilog,AI_based_design-CyberGuard_Fortifying_Tomorrows_data,95054,0,2023-09-08 08:16:32+00:00,[],https://api.github.com/licenses/apache-2.0
455,https://github.com/mohamedEbrahimElsayed/FIFO-project.git,2023-09-06 11:10:44+00:00,,0,mohamedEbrahimElsayed/FIFO-project,687958600,Verilog,FIFO-project,2,0,2023-09-06 11:14:11+00:00,[],None
456,https://github.com/PROJECT-SLASIC/32-bit-alu.git,2023-09-06 10:27:36+00:00,SLASIC's project,0,PROJECT-SLASIC/32-bit-alu,687943352,Verilog,32-bit-alu,11913,0,2023-09-06 10:28:51+00:00,[],https://api.github.com/licenses/apache-2.0
457,https://github.com/TonyHo722/yosys_study.git,2023-09-12 07:16:26+00:00,,0,TonyHo722/yosys_study,690428385,Verilog,yosys_study,99,0,2023-09-12 07:17:31+00:00,[],None
458,https://github.com/sadiqb999/Arithmetic-Logic-Design-Quartus.git,2023-09-11 03:23:52+00:00,CSE460: VLSI Design,0,sadiqb999/Arithmetic-Logic-Design-Quartus,689850933,Verilog,Arithmetic-Logic-Design-Quartus,283,0,2023-09-11 03:35:26+00:00,[],None
459,https://github.com/xiangwei3490/xiangwei3490.git,2023-08-30 14:55:28+00:00,Config files for my GitHub profile.,0,xiangwei3490/xiangwei3490,685118588,Verilog,xiangwei3490,19362,0,2023-10-14 13:21:21+00:00,"['config', 'github-config']",None
460,https://github.com/Botond24/DigTec-BME.git,2023-09-04 13:18:51+00:00,,0,Botond24/DigTec-BME,687036797,Verilog,DigTec-BME,0,0,2023-09-04 14:07:12+00:00,[],None
461,https://github.com/mlhoustoniii/ECE4305L.git,2023-09-06 06:08:31+00:00,,1,mlhoustoniii/ECE4305L,687846195,Verilog,ECE4305L,8,0,2023-09-06 06:10:48+00:00,[],None
462,https://github.com/mohamedelshafie/UART-design-using-verilog.git,2023-09-06 10:11:57+00:00,,0,mohamedelshafie/UART-design-using-verilog,687937729,Verilog,UART-design-using-verilog,187,0,2023-10-16 21:19:35+00:00,[],None
463,https://github.com/gowthami-codes/up_counter.git,2023-08-31 04:21:30+00:00,,0,gowthami-codes/up_counter,685364154,Verilog,up_counter,1,0,2023-08-31 04:22:29+00:00,[],None
464,https://github.com/yashas-adi/pes_vending_machine.git,2023-09-01 09:19:42+00:00,,0,yashas-adi/pes_vending_machine,685903548,Verilog,pes_vending_machine,2,0,2023-09-01 09:20:10+00:00,[],None
465,https://github.com/FF-Industries/pes_se_M.git,2023-09-01 09:02:11+00:00,,0,FF-Industries/pes_se_M,685896800,Verilog,pes_se_M,72,0,2023-09-06 15:30:27+00:00,[],None
466,https://github.com/kennyayala29/encoder-decoder.git,2023-09-01 08:40:21+00:00,"Create an error correcting system specifically Hamming(7,4) encoder and decoder in Verilog.",0,kennyayala29/encoder-decoder,685889425,Verilog,encoder-decoder,18,0,2023-09-01 08:42:02+00:00,[],None
467,https://github.com/tredden330/fpga.git,2023-09-03 16:10:38+00:00,,0,tredden330/fpga,686686958,Verilog,fpga,35,0,2023-09-03 16:12:41+00:00,[],None
468,https://github.com/Ninot1Quyi/MIPS-five-level-pipeline-CPU-design.git,2023-09-05 06:03:41+00:00,MIPS五级流水线CPU设计,0,Ninot1Quyi/MIPS-five-level-pipeline-CPU-design,687324375,Verilog,MIPS-five-level-pipeline-CPU-design,32883,0,2023-09-05 07:22:00+00:00,[],None
469,https://github.com/IRiDecenT/digital_logic_project.git,2023-09-04 02:32:14+00:00,,0,IRiDecenT/digital_logic_project,686821555,Verilog,digital_logic_project,73639,0,2023-09-21 09:26:47+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/shuvaa712148/Calculator.git,2023-09-08 18:43:12+00:00,,0,shuvaa712148/Calculator,689078596,Verilog,Calculator,2,0,2023-09-08 18:43:22+00:00,[],None
471,https://github.com/LeeAng0513/RISC-V-Processor-Design-RV32IM-.git,2023-09-08 10:43:50+00:00,,0,LeeAng0513/RISC-V-Processor-Design-RV32IM-,688900362,Verilog,RISC-V-Processor-Design-RV32IM-,316,0,2023-09-08 12:21:13+00:00,[],None
472,https://github.com/Yuhua-Y/icc2014.git,2023-09-08 09:40:45+00:00,,0,Yuhua-Y/icc2014,688876759,Verilog,icc2014,10,0,2023-09-08 09:42:58+00:00,[],None
473,https://github.com/CenMert/Delta-Verilog.git,2023-09-13 15:26:24+00:00,,0,CenMert/Delta-Verilog,691142654,Verilog,Delta-Verilog,179,0,2023-09-13 15:55:48+00:00,[],None
474,https://github.com/Graffitio/Harman_FPGA_Ultrasonic.git,2023-09-13 08:39:11+00:00,,0,Graffitio/Harman_FPGA_Ultrasonic,690967479,Verilog,Harman_FPGA_Ultrasonic,6,0,2023-09-13 08:40:20+00:00,[],None
475,https://github.com/Huch0/LogicCircuitDesignAndExperiment.git,2023-09-12 11:40:56+00:00,,0,Huch0/LogicCircuitDesignAndExperiment,690534903,Verilog,LogicCircuitDesignAndExperiment,32756,0,2023-10-31 11:46:18+00:00,[],None
476,https://github.com/Pinigelbard/Clock_divide_by_3.git,2023-09-10 13:41:12+00:00,,0,Pinigelbard/Clock_divide_by_3,689650667,Verilog,Clock_divide_by_3,0,0,2023-09-10 13:41:41+00:00,[],None
477,https://github.com/akashbrijesh/NN_on_FPGA.git,2023-09-10 13:45:22+00:00,A simple neural network for acceleration on FPGA,0,akashbrijesh/NN_on_FPGA,689651840,Verilog,NN_on_FPGA,5,0,2023-09-10 13:51:01+00:00,[],None
478,https://github.com/y-mizukura/COUNT4.git,2023-09-10 16:08:42+00:00,,0,y-mizukura/COUNT4,689694021,Verilog,COUNT4,12,0,2023-09-10 16:08:47+00:00,[],None
479,https://github.com/shuchita1505/Voting_Machine.git,2023-09-10 04:05:06+00:00,,0,shuchita1505/Voting_Machine,689517844,Verilog,Voting_Machine,3,0,2023-09-10 04:06:39+00:00,[],None
480,https://github.com/YHK00103/CO-Lab1-32-bit-ALU.git,2023-09-11 12:57:36+00:00,,0,YHK00103/CO-Lab1-32-bit-ALU,690057301,Verilog,CO-Lab1-32-bit-ALU,804,0,2023-09-11 12:59:10+00:00,[],None
481,https://github.com/riadhbenabdelhamid/PWM_4Channels-chatGPT.git,2023-09-12 12:57:49+00:00,A PWM generator with four channels automatically generated by chatGPT,0,riadhbenabdelhamid/PWM_4Channels-chatGPT,690570313,Verilog,PWM_4Channels-chatGPT,1,0,2023-09-12 12:59:17+00:00,[],None
482,https://github.com/Kalai21-creator/VLSI.git,2023-09-13 05:21:55+00:00,Xilinx Code,0,Kalai21-creator/VLSI,690895475,Verilog,VLSI,25,0,2023-09-13 05:28:22+00:00,[],None
483,https://github.com/kasrakamali/8-bit-Processor.git,2023-09-01 14:05:47+00:00,,0,kasrakamali/8-bit-Processor,686004920,Verilog,8-bit-Processor,4,0,2023-09-01 16:32:02+00:00,[],https://api.github.com/licenses/mit
484,https://github.com/db2260/mp3-decoder.git,2023-09-01 12:35:19+00:00,"First, a PC will decode an MP3, and then send the decoded data to the FPGA which is configured as a 1 bit DAC.",0,db2260/mp3-decoder,685971460,Verilog,mp3-decoder,5,0,2023-09-01 12:36:19+00:00,[],None
485,https://github.com/VipulNeharwal/Digital-Alarm-Clock-DAC-.git,2023-09-02 11:40:35+00:00,,0,VipulNeharwal/Digital-Alarm-Clock-DAC-,686315544,Verilog,Digital-Alarm-Clock-DAC-,3,0,2023-09-02 11:41:01+00:00,[],None
486,https://github.com/DanialFathpour/Verilog_Scripts.git,2023-09-01 09:40:52+00:00,Some Verilog codes with VSCode+IVerilog+GTKWave,0,DanialFathpour/Verilog_Scripts,685910619,Verilog,Verilog_Scripts,13,0,2023-09-29 10:59:11+00:00,[],None
487,https://github.com/Nirmal-Kumar-S/Deep-Neural-Network.git,2023-09-15 06:16:04+00:00,,0,Nirmal-Kumar-S/Deep-Neural-Network,691902166,Verilog,Deep-Neural-Network,3410,0,2023-09-15 06:26:29+00:00,[],None
488,https://github.com/JimmyGan1012/EE150A_Lab3.git,2023-09-14 16:39:49+00:00,,0,JimmyGan1012/EE150A_Lab3,691672187,Verilog,EE150A_Lab3,17553,0,2023-09-14 16:39:58+00:00,[],None
489,https://github.com/Superbbbbbb/HUST-Project-of-Hardware-System.git,2023-08-30 12:40:27+00:00,,0,Superbbbbbb/HUST-Project-of-Hardware-System,685061276,Verilog,HUST-Project-of-Hardware-System,75313,0,2023-12-18 16:36:27+00:00,[],None
490,https://github.com/irfanyucesan/EE2003-Digital-Design-Lab-Projects.git,2023-09-16 13:23:09+00:00,Marmara EEE- EE2003 Digital Design Lab Projects,0,irfanyucesan/EE2003-Digital-Design-Lab-Projects,692435841,Verilog,EE2003-Digital-Design-Lab-Projects,3,0,2023-09-16 13:49:23+00:00,[],None
491,https://github.com/TakuHiwa/Log_Thesis.git,2023-09-14 03:41:49+00:00,,0,TakuHiwa/Log_Thesis,691372203,Verilog,Log_Thesis,638,0,2023-09-26 04:13:04+00:00,[],None
492,https://github.com/eigengravy/cs-f215.git,2023-09-06 05:25:55+00:00,Repo containing coursework for CS F215 Digital Design,0,eigengravy/cs-f215,687834116,Verilog,cs-f215,11,0,2024-01-21 17:47:38+00:00,[],None
493,https://github.com/AniketKumarC007/8Bit-Microprocessor.git,2023-08-31 15:31:48+00:00,,0,AniketKumarC007/8Bit-Microprocessor,685598101,Verilog,8Bit-Microprocessor,7,0,2023-08-31 15:32:13+00:00,[],None
494,https://github.com/YanChengHuang/IC_learning.git,2023-08-29 03:00:23+00:00,,0,YanChengHuang/IC_learning,684384890,Verilog,IC_learning,294620,0,2024-02-19 07:08:08+00:00,[],None
495,https://github.com/sodyn99/verilog.git,2023-09-07 03:59:01+00:00,,0,sodyn99/verilog,688295370,Verilog,verilog,2435,0,2023-09-07 04:03:56+00:00,[],None
496,https://github.com/ahmed-nader-ahmed/verilog_blocks.git,2023-08-29 10:41:32+00:00,This repository contains the logic blocks written in verilog,0,ahmed-nader-ahmed/verilog_blocks,684537167,Verilog,verilog_blocks,16,0,2023-08-29 10:42:46+00:00,[],None
497,https://github.com/thistle-witch/openFPGA-GBA.git,2023-08-29 16:30:58+00:00,,0,thistle-witch/openFPGA-GBA,684681365,Verilog,openFPGA-GBA,369,0,2023-08-29 16:37:07+00:00,[],None
498,https://github.com/wsl5300/Vending-Machine.git,2023-09-16 07:46:06+00:00,利用有限狀態機的方法模擬出自動販賣機。,0,wsl5300/Vending-Machine,692347486,Verilog,Vending-Machine,15,0,2023-09-16 07:57:59+00:00,[],None
499,https://github.com/FlavioRobertoTavares/Projeto-3-SD.git,2023-09-16 22:44:56+00:00,,1,FlavioRobertoTavares/Projeto-3-SD,692574222,Verilog,Projeto-3-SD,5690,0,2023-09-16 22:59:39+00:00,[],None
500,https://github.com/varun18913/Transmitter-design-with-verilog.git,2023-08-31 01:27:16+00:00,"The transmitter of a Digital Communication system has been designed using verilog which is performing CRC,FEC and interleaver",0,varun18913/Transmitter-design-with-verilog,685322203,Verilog,Transmitter-design-with-verilog,8,0,2023-08-31 01:35:16+00:00,[],None
501,https://github.com/FF-Industries/DSD_AHP_RISC_V.git,2023-09-09 14:40:12+00:00,,0,FF-Industries/DSD_AHP_RISC_V,689353480,Verilog,DSD_AHP_RISC_V,21878,0,2023-12-04 13:45:41+00:00,[],None
502,https://github.com/mrdunker/System_design_with_FPGA.git,2023-09-10 17:33:27+00:00,Some Sample Verilog codes,0,mrdunker/System_design_with_FPGA,689718834,Verilog,System_design_with_FPGA,31,0,2023-12-19 07:02:42+00:00,[],None
503,https://github.com/Pavanpm199/Hamming_code.git,2023-08-29 17:25:52+00:00,,0,Pavanpm199/Hamming_code,684705520,Verilog,Hamming_code,7,0,2023-08-29 17:27:16+00:00,[],None
504,https://github.com/ahmedheikal173/SPI.git,2023-08-29 03:24:58+00:00,Serial Peripheral Interface Communication Protocol,0,ahmedheikal173/SPI,684391644,Verilog,SPI,4,0,2023-08-29 03:26:10+00:00,[],None
505,https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-36.git,2023-09-02 05:43:26+00:00,Moore Sequence Detector NonOverlapping,0,rajitha0119/100-DAYS-OF-RTL--DAY-36,686234458,Verilog,100-DAYS-OF-RTL--DAY-36,128,0,2023-09-02 05:44:51+00:00,[],None
506,https://github.com/ScreamingPigeon/softcore-processor.git,2023-09-04 22:07:43+00:00,,0,ScreamingPigeon/softcore-processor,687210169,Verilog,softcore-processor,1,0,2023-09-04 22:10:23+00:00,[],None
507,https://github.com/Vansh203/4_Bits_Synchronous_Counter.git,2023-09-03 09:37:15+00:00,,0,Vansh203/4_Bits_Synchronous_Counter,686585039,Verilog,4_Bits_Synchronous_Counter,21,0,2023-09-03 09:37:41+00:00,[],None
508,https://github.com/Benisonpin/isp_TWLCEO.git,2023-09-03 11:00:00+00:00,,0,Benisonpin/isp_TWLCEO,686603627,Verilog,isp_TWLCEO,11913,0,2023-09-03 11:01:16+00:00,[],https://api.github.com/licenses/apache-2.0
509,https://github.com/guttatus/verilog-examples.git,2023-09-03 13:11:24+00:00,code examples of verilog,0,guttatus/verilog-examples,686638288,Verilog,verilog-examples,9,0,2023-09-03 13:11:58+00:00,[],None
510,https://github.com/GauthamMulay/pes_pipemultiplier.git,2023-09-05 11:15:48+00:00,,0,GauthamMulay/pes_pipemultiplier,687440825,Verilog,pes_pipemultiplier,17,0,2023-10-25 09:27:30+00:00,[],None
511,https://github.com/Chiao2002/DCCDLAB_HW.git,2023-09-05 08:10:50+00:00,,0,Chiao2002/DCCDLAB_HW,687369812,Verilog,DCCDLAB_HW,16503,0,2023-09-13 13:31:27+00:00,[],None
512,https://github.com/rajivbishwokarma/tensil_mnist_morse.git,2023-09-06 02:51:41+00:00,Files for the Element 14 final blog. ,0,rajivbishwokarma/tensil_mnist_morse,687795727,Verilog,tensil_mnist_morse,14078,0,2023-09-06 04:11:32+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW3_alive_test.git,2023-09-06 15:16:57+00:00,,0,mbalestrini/caravel_wrapped_hack_soc_MPW3_alive_test,688064292,Verilog,caravel_wrapped_hack_soc_MPW3_alive_test,2933,0,2023-09-06 15:22:33+00:00,[],None
514,https://github.com/nanoluka/gesrec.git,2023-09-07 21:18:33+00:00,,0,nanoluka/gesrec,688672767,Verilog,gesrec,11913,0,2023-09-07 21:19:55+00:00,[],https://api.github.com/licenses/apache-2.0
515,https://github.com/Hyp3Boy/arch.git,2023-09-08 01:00:04+00:00,Computer architecture,0,Hyp3Boy/arch,688722331,Verilog,arch,8976,0,2023-09-08 01:00:47+00:00,[],None
516,https://github.com/Ervin-Ranjan/verilog_codes.git,2023-09-05 06:16:43+00:00,My verilog codes,0,Ervin-Ranjan/verilog_codes,687328662,Verilog,verilog_codes,3,0,2023-09-05 06:20:41+00:00,[],None
517,https://github.com/Aatish-Om/pes_1_4_demux.git,2023-09-03 18:37:47+00:00,,0,Aatish-Om/pes_1_4_demux,686726574,Verilog,pes_1_4_demux,8288,0,2023-10-21 14:39:39+00:00,[],None
518,https://github.com/TarcizioLafaiete/IntroducaoSistemasLogicos.git,2023-09-01 18:34:43+00:00,Repositorio destinado aos trabalhos de Introdução de Sistemas Logicos,0,TarcizioLafaiete/IntroducaoSistemasLogicos,686099075,Verilog,IntroducaoSistemasLogicos,131,0,2023-11-03 15:44:41+00:00,[],None
519,https://github.com/jagadishpillala/Sequence_detector.git,2023-09-02 04:55:19+00:00,,0,jagadishpillala/Sequence_detector,686225216,Verilog,Sequence_detector,2,0,2023-09-02 05:05:17+00:00,[],None
520,https://github.com/mo-faruque/MIPS_Processor.git,2023-09-06 19:14:05+00:00,,0,mo-faruque/MIPS_Processor,688158396,Verilog,MIPS_Processor,1270,0,2023-09-06 19:15:56+00:00,[],None
521,https://github.com/Yuhua-Y/icc2021_college.git,2023-09-08 09:50:58+00:00,,0,Yuhua-Y/icc2021_college,688880730,Verilog,icc2021_college,5,0,2023-09-08 09:51:17+00:00,[],None
522,https://github.com/MrBulgogi/FPGA-projects.git,2023-09-11 11:57:44+00:00,Collection of Verilog assignments,0,MrBulgogi/FPGA-projects,690030079,Verilog,FPGA-projects,3832,0,2023-09-11 12:52:40+00:00,[],None
523,https://github.com/YHK00103/CO-Lab2-Single-Cycle-CPU-Simple-Edition.git,2023-09-11 13:49:02+00:00,,0,YHK00103/CO-Lab2-Single-Cycle-CPU-Simple-Edition,690081132,Verilog,CO-Lab2-Single-Cycle-CPU-Simple-Edition,849,0,2023-09-11 13:56:04+00:00,[],None
524,https://github.com/nbhup/Contra.git,2023-09-11 04:20:09+00:00,First level of Contra in SystemVerilog,0,nbhup/Contra,689863878,Verilog,Contra,36588,0,2023-09-11 05:03:57+00:00,[],https://api.github.com/licenses/mit
525,https://github.com/chandanabgowda/Encoder.git,2023-09-12 17:09:06+00:00,"An encoder in digital electronics is a device or circuit that converts one form of data or signal into another, usually for the purpose of simplifying signal processing or data transmission. Encoders are commonly used in a variety of applications, including digital communication systems, control systems, and digital logic circuits.",0,chandanabgowda/Encoder,690687911,Verilog,Encoder,1,0,2023-09-12 17:10:16+00:00,[],None
526,https://github.com/mahdihemasian/Advance-Computer-Structure.git,2023-09-12 19:03:29+00:00,,0,mahdihemasian/Advance-Computer-Structure,690732639,Verilog,Advance-Computer-Structure,22,0,2023-09-28 20:02:20+00:00,[],None
527,https://github.com/pjb325/ECE-128-Lab-2.git,2023-09-12 19:07:38+00:00,,0,pjb325/ECE-128-Lab-2,690734218,Verilog,ECE-128-Lab-2,7,0,2023-09-12 19:15:10+00:00,[],None
528,https://github.com/Sharathsv08/Frequency-divide-by-two.git,2023-09-13 04:06:32+00:00,,0,Sharathsv08/Frequency-divide-by-two,690875157,Verilog,Frequency-divide-by-two,2,0,2023-09-13 04:09:13+00:00,[],None
529,https://github.com/CroosJJSE/combinational_ALU.git,2023-09-08 11:40:20+00:00,lets build a combinational parameterized ALU,0,CroosJJSE/combinational_ALU,688919945,Verilog,combinational_ALU,3,0,2023-09-08 12:06:53+00:00,[],None
530,https://github.com/Omarafifi1/synchronous-FIFO.git,2023-09-14 16:44:38+00:00,"A synchronous FIFO refers to a FIFO design where data values are written sequentially into a memory array using a clock signal, and the data values are sequentially read out from the memory array using the same clock signal. FIFO's are used to safely pass data between two asynchronous clock domains.",0,Omarafifi1/synchronous-FIFO,691674162,Verilog,synchronous-FIFO,39,0,2023-09-14 16:49:15+00:00,[],None
531,https://github.com/Shion-KR/Verilog_WEEK02.git,2023-09-10 12:17:50+00:00,전자전기컴퓨터공학부 전자전기컴퓨터설계실험 II 2주차 실험 (Pre.),0,Shion-KR/Verilog_WEEK02,689626916,Verilog,Verilog_WEEK02,9,0,2023-09-10 12:30:21+00:00,[],None
532,https://github.com/AhmedOsama2000/Data_Memory_System.git,2023-09-09 13:06:11+00:00,Data Memory System consist of a data cache with direct mapping methods,0,AhmedOsama2000/Data_Memory_System,689326293,Verilog,Data_Memory_System,66,0,2023-09-09 13:11:39+00:00,[],None
533,https://github.com/G-M-Kim/Capstone_prj1_2023.git,2023-09-10 02:30:37+00:00,Pipeline CPU with Systolic array based on RISC-V architecture.,0,G-M-Kim/Capstone_prj1_2023,689502840,Verilog,Capstone_prj1_2023,2560,0,2023-09-10 02:33:31+00:00,[],None
534,https://github.com/Howie354/AXI_4.0.git,2023-09-11 14:00:31+00:00,基于AXI 4.0协议的主从机设计,0,Howie354/AXI_4.0,690086492,Verilog,AXI_4.0,415,0,2023-09-11 14:03:11+00:00,[],None
535,https://github.com/evilcat311/CPET561.git,2023-09-11 19:07:06+00:00,,0,evilcat311/CPET561,690218658,Verilog,CPET561,87436,0,2023-09-11 19:09:04+00:00,[],None
536,https://github.com/Sanraj-Lachhiramka/Traffic_Light_in_Fpga.git,2023-09-15 09:19:21+00:00,,0,Sanraj-Lachhiramka/Traffic_Light_in_Fpga,691969281,Verilog,Traffic_Light_in_Fpga,3360,0,2023-09-15 09:21:36+00:00,[],None
537,https://github.com/freepengui/MAMBA-asym.git,2023-09-15 04:05:01+00:00,asymmetric mascot,0,freepengui/MAMBA-asym,691866506,Verilog,MAMBA-asym,137701,0,2023-09-15 15:11:37+00:00,[],None
538,https://github.com/Balmiki4/Architecture.git,2023-09-14 21:14:16+00:00,,0,Balmiki4/Architecture,691769805,Verilog,Architecture,6,0,2023-09-14 21:23:09+00:00,[],None
539,https://github.com/MohamedDawod29/Elevator.git,2023-08-30 12:59:32+00:00,,0,MohamedDawod29/Elevator,685068739,Verilog,Elevator,114,0,2023-08-30 13:00:08+00:00,[],None
540,https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-34.git,2023-08-30 16:57:52+00:00,UNIVERSAL SHIFT REGISTER,0,rajitha0119/100-DAYS-OF-RTL--DAY-34,685171071,Verilog,100-DAYS-OF-RTL--DAY-34,242,0,2023-08-30 16:59:43+00:00,[],None
541,https://github.com/KONETISUPRIYA/MAJORPROJECT-KSUPRIYA.git,2023-08-31 13:32:42+00:00,MAJORPROJECT,0,KONETISUPRIYA/MAJORPROJECT-KSUPRIYA,685549093,Verilog,MAJORPROJECT-KSUPRIYA,63,0,2023-08-31 13:41:52+00:00,[],None
542,https://github.com/neilyes52/SoCLab.git,2023-08-31 14:03:22+00:00,,0,neilyes52/SoCLab,685561681,Verilog,SoCLab,89,0,2023-08-31 14:08:15+00:00,[],None
543,https://github.com/Hemanth798/Trafficlight_Controller-Using-Verilog-.git,2023-08-31 10:57:06+00:00,,0,Hemanth798/Trafficlight_Controller-Using-Verilog-,685490531,Verilog,Trafficlight_Controller-Using-Verilog-,2,0,2023-08-31 11:13:47+00:00,[],None
544,https://github.com/Rexysauce/verilog-projects.git,2023-08-30 19:37:18+00:00,These are mini verilog project dumps,0,Rexysauce/verilog-projects,685231763,Verilog,verilog-projects,3,0,2023-09-02 01:57:30+00:00,[],None
545,https://github.com/Pranav1723/pes_rca.git,2023-09-01 09:18:59+00:00,16 bit Ripple Carry Adder in Verilog along with it's testbench and the RTL to GLS procedure for the same. It also contains documentation for the physical design procedure as well,0,Pranav1723/pes_rca,685903313,Verilog,pes_rca,91,0,2023-11-04 04:21:04+00:00,[],None
546,https://github.com/ege-turan/ask_receive_v2.git,2023-08-31 20:53:08+00:00,FPGA Microwave Link Receive System,0,ege-turan/ask_receive_v2,685713185,Verilog,ask_receive_v2,28,0,2023-08-31 20:54:57+00:00,[],None
547,https://github.com/Anirudh-Sridharr/PES_Dfilter.git,2023-09-01 16:05:55+00:00,,0,Anirudh-Sridharr/PES_Dfilter,686049660,Verilog,PES_Dfilter,11,0,2023-10-18 16:59:51+00:00,[],None
548,https://github.com/lalithlochanr/pes_fibonacci.git,2023-09-01 13:58:29+00:00,,0,lalithlochanr/pes_fibonacci,686002207,Verilog,pes_fibonacci,104,0,2023-09-01 14:05:54+00:00,[],None
549,https://github.com/EfelerGibi/DeltaCaravelTutorial.git,2023-08-31 16:42:17+00:00,,0,EfelerGibi/DeltaCaravelTutorial,685626290,Verilog,DeltaCaravelTutorial,11913,0,2023-09-13 13:25:57+00:00,[],https://api.github.com/licenses/apache-2.0
550,https://github.com/YashChavda777/full_adder.git,2023-09-01 06:48:04+00:00,,0,YashChavda777/full_adder,685852048,Verilog,full_adder,1,0,2023-09-01 06:48:59+00:00,[],None
551,https://github.com/Djil0-az/Comp-Arch-and-Assembly-FPGA.git,2023-08-31 01:47:50+00:00,,0,Djil0-az/Comp-Arch-and-Assembly-FPGA,685327057,Verilog,Comp-Arch-and-Assembly-FPGA,34,0,2023-08-31 01:49:11+00:00,[],None
552,https://github.com/jeffdi/demo_5.git,2023-09-01 18:47:41+00:00,,0,jeffdi/demo_5,686102808,Verilog,demo_5,11913,0,2023-09-01 18:48:54+00:00,[],https://api.github.com/licenses/apache-2.0
553,https://github.com/KenLo51/RISC-V-RV32I.git,2023-09-06 13:09:23+00:00,計算機組織與結構練習,0,KenLo51/RISC-V-RV32I,688007728,Verilog,RISC-V-RV32I,40,0,2024-03-04 13:28:52+00:00,"['risc-v', 'rv32i']",None
554,https://github.com/Chia-Yu-Kuo/IC-Contest-cell-based.git,2023-09-10 12:19:55+00:00,"There are some code we programming during the day before IC-Contest 2023, and groups includ university(E) and graduate(B)",0,Chia-Yu-Kuo/IC-Contest-cell-based,689627559,Verilog,IC-Contest-cell-based,20179,0,2024-03-10 14:08:51+00:00,[],None
555,https://github.com/uptoamir/Logic-Circuits.git,2023-09-16 08:00:49+00:00,"Logic Circuits Lab Project, Fall 2018",0,uptoamir/Logic-Circuits,692350965,Verilog,Logic-Circuits,6,0,2023-09-16 08:01:48+00:00,[],None
556,https://github.com/karthik5102001/Verilog-HDL-.git,2023-09-14 15:22:43+00:00,,0,karthik5102001/Verilog-HDL-,691639706,Verilog,Verilog-HDL-,1656,0,2024-04-08 20:09:55+00:00,[],None
557,https://github.com/Likhit-622207/FPGAspeaks.git,2023-09-16 04:42:31+00:00,This is for a certified FPGA programme ,0,Likhit-622207/FPGAspeaks,692307140,Verilog,FPGAspeaks,5,0,2023-09-28 10:06:47+00:00,[],None
558,https://github.com/joecha5/TDD_P1.git,2023-09-14 13:23:19+00:00,Pryecto 1 de Taller de Diseño Digital,0,joecha5/TDD_P1,691582436,Verilog,TDD_P1,18,0,2023-09-14 14:18:21+00:00,[],None
559,https://github.com/yingqianch/test.git,2023-09-15 14:48:02+00:00,,0,yingqianch/test,692095787,Verilog,test,6,0,2023-09-16 10:03:00+00:00,[],None
560,https://github.com/rajdeepbanik123/sequence_detector.git,2023-09-16 10:04:13+00:00,,0,rajdeepbanik123/sequence_detector,692381365,Verilog,sequence_detector,426,0,2023-09-16 10:08:15+00:00,[],None
561,https://github.com/efabless/EF_ACMP_DI.git,2023-09-05 17:13:31+00:00,A digital Interface for the EF_R2RVC Analog Comparator,0,efabless/EF_ACMP_DI,687631532,Verilog,EF_ACMP_DI,25,0,2023-09-05 18:10:23+00:00,[],https://api.github.com/licenses/apache-2.0
562,https://github.com/junichiroshiraya/OpenLaneTest01.git,2023-09-05 13:30:05+00:00,OpenLane,0,junichiroshiraya/OpenLaneTest01,687497761,Verilog,OpenLaneTest01,11913,0,2023-11-30 16:05:21+00:00,[],https://api.github.com/licenses/apache-2.0
563,https://github.com/S-Vighnesh/pes_3bit_rc.git,2023-09-01 16:38:14+00:00,,0,S-Vighnesh/pes_3bit_rc,686060815,Verilog,pes_3bit_rc,11034,0,2023-12-04 17:38:55+00:00,[],https://api.github.com/licenses/mit
564,https://github.com/webber98008092/lab_combination.git,2023-08-30 11:09:00+00:00,,0,webber98008092/lab_combination,685027974,Verilog,lab_combination,38,0,2023-08-30 11:24:39+00:00,[],https://api.github.com/licenses/mit
565,https://github.com/sg1711/lemming_2D.git,2023-08-30 11:06:32+00:00,,0,sg1711/lemming_2D,685027159,Verilog,lemming_2D,3,0,2023-08-31 04:31:56+00:00,[],None
566,https://github.com/SougataDe1/SURETRUST_PROJECTS.git,2023-08-31 12:35:29+00:00,,0,SougataDe1/SURETRUST_PROJECTS,685526023,Verilog,SURETRUST_PROJECTS,749,0,2023-08-31 12:43:43+00:00,[],None
567,https://github.com/SR-Rishab/pes_divider.git,2023-09-01 08:54:18+00:00,Design of 32-bit unsigned divider,0,SR-Rishab/pes_divider,685894179,Verilog,pes_divider,2046,0,2023-09-01 09:00:45+00:00,[],https://api.github.com/licenses/gpl-3.0
568,https://github.com/aishwarya-2511/pes_sync_fifo.git,2023-09-01 09:06:27+00:00,,0,aishwarya-2511/pes_sync_fifo,685898445,Verilog,pes_sync_fifo,5912,0,2023-09-01 09:12:36+00:00,[],None
569,https://github.com/Anirudh-Ravi123/pes_elevator.git,2023-09-01 08:48:15+00:00,,0,Anirudh-Ravi123/pes_elevator,685892127,Verilog,pes_elevator,80,0,2023-09-01 08:48:47+00:00,[],None
570,https://github.com/jchin2/EESPFAL.git,2023-09-01 03:59:09+00:00,,0,jchin2/EESPFAL,685808194,Verilog,EESPFAL,11913,0,2023-09-01 04:00:28+00:00,[],https://api.github.com/licenses/apache-2.0
571,https://github.com/navidnt/Advanced_Computer_Architecture.git,2023-09-09 10:13:55+00:00,,0,navidnt/Advanced_Computer_Architecture,689280601,Verilog,Advanced_Computer_Architecture,42,0,2023-09-09 10:30:32+00:00,[],None
572,https://github.com/Pinigelbard/shift_register.git,2023-09-11 09:20:29+00:00,,0,Pinigelbard/shift_register,689966254,Verilog,shift_register,0,0,2023-09-11 09:21:04+00:00,[],None
573,https://github.com/hego2022/Risc-V.git,2023-09-05 16:43:27+00:00,,0,hego2022/Risc-V,687617723,Verilog,Risc-V,453,0,2023-09-05 16:48:50+00:00,[],None
574,https://github.com/fuweiting/CO_Lab4_Pipeline_CPU.git,2023-09-05 16:50:02+00:00,,0,fuweiting/CO_Lab4_Pipeline_CPU,687621443,Verilog,CO_Lab4_Pipeline_CPU,13,0,2023-09-05 16:50:56+00:00,[],None
575,https://github.com/Therust123/fir_optimised.git,2023-09-12 06:50:53+00:00,,0,Therust123/fir_optimised,690418101,Verilog,fir_optimised,1,0,2023-09-12 06:52:38+00:00,[],None
576,https://github.com/developedby/dds-group10.git,2023-09-08 10:34:15+00:00,NTNU Design of Digital Systems 1 - 2023/2 - Group 10,1,developedby/dds-group10,688896947,Verilog,dds-group10,43038,0,2023-09-12 07:02:17+00:00,[],None
577,https://github.com/phanhuyan/sobel_detection_on_fpga.git,2023-09-08 16:40:55+00:00,,0,phanhuyan/sobel_detection_on_fpga,689037715,Verilog,sobel_detection_on_fpga,9180,0,2023-09-08 16:44:52+00:00,[],None
578,https://github.com/mariam606/RISCV_Simulator_Verilog.git,2023-09-08 16:33:28+00:00, The goal of this project is to implement a functional RISC-V simulator capable of tracing the  execution of RV32I instructions.,0,mariam606/RISCV_Simulator_Verilog,689034897,Verilog,RISCV_Simulator_Verilog,66,0,2023-09-09 05:25:42+00:00,[],None
579,https://github.com/UESTCGG/Xilinx-Template-Comment.git,2023-09-10 10:33:43+00:00,塞林斯IP、原语模板的使用注释,0,UESTCGG/Xilinx-Template-Comment,689599925,Verilog,Xilinx-Template-Comment,4,0,2023-09-10 11:06:27+00:00,[],None
580,https://github.com/chandanabgowda/prime-number.git,2023-09-12 16:14:12+00:00,"Prime number detection logic in Verilog, given an 8bit number as input. The logic should return a 1 if it is prime and zero otherwise.",0,chandanabgowda/prime-number,690663932,Verilog,prime-number,4,0,2023-09-12 16:15:08+00:00,[],None
581,https://github.com/chandanabgowda/4Bit_fulladder.git,2023-09-12 16:52:57+00:00,"A 4-bit full adder can add two 4-bit binary numbers and produce a 5-bit result, which includes a sum and a carry-out bit for each bit position. To create a 4-bit full adder, you'll need to cascade four full adders together to handle each bit position.",0,chandanabgowda/4Bit_fulladder,690681232,Verilog,4Bit_fulladder,3,0,2023-09-12 16:53:55+00:00,[],None
582,https://github.com/chandanabgowda/D_Flipflop.git,2023-09-12 17:05:31+00:00,"A D flip-flop, also known as a data or delay flip-flop, is a fundamental building block in digital logic circuits. It is a type of sequential logic element that stores one bit of data and can change its state based on a clock signal and an input data signal (commonly labeled as ""D""). ",0,chandanabgowda/D_Flipflop,690686404,Verilog,D_Flipflop,1,0,2023-09-12 17:06:19+00:00,[],None
583,https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-37.git,2023-09-03 16:50:47+00:00,Moore Sequence Detector Overlapping,0,rajitha0119/100-DAYS-OF-RTL--DAY-37,686697814,Verilog,100-DAYS-OF-RTL--DAY-37,1,0,2023-09-03 16:53:53+00:00,[],None
584,https://github.com/HanumantharaoG9VLSI/encoder.git,2023-08-31 09:40:34+00:00,encoder verilog code,0,HanumantharaoG9VLSI/encoder,685465447,Verilog,encoder,1,0,2023-08-31 09:42:00+00:00,[],None
585,https://github.com/CyanW0202/System_Verilog2023.git,2023-08-30 20:38:59+00:00,Storage to my lab,0,CyanW0202/System_Verilog2023,685251811,Verilog,System_Verilog2023,7,0,2023-08-30 20:45:45+00:00,[],None
586,https://github.com/Arth19/ProjetoVA2.git,2023-09-02 17:04:57+00:00,Projeto da Segunda Avaliação da Disciplina de Arquitetura e Organização de Computadores,0,Arth19/ProjetoVA2,686401352,Verilog,ProjetoVA2,9,0,2023-09-02 17:08:40+00:00,[],None
587,https://github.com/meenakshi311/RTL-design-for-RISCV-ISA.git,2023-09-01 17:10:10+00:00,RTL design of RISC-V ISA using Verilog HDL,0,meenakshi311/RTL-design-for-RISCV-ISA,686071684,Verilog,RTL-design-for-RISCV-ISA,620,0,2023-09-01 17:28:04+00:00,[],None
588,https://github.com/silencexw/ldqm_SoC.git,2023-09-04 01:38:22+00:00,SoC for nscscc,0,silencexw/ldqm_SoC,686809770,Verilog,ldqm_SoC,14625,0,2023-09-04 01:39:54+00:00,[],None
589,https://github.com/Jacky-Lzx/HDLBits_exercise.git,2023-09-01 12:06:24+00:00,,0,Jacky-Lzx/HDLBits_exercise,685960315,Verilog,HDLBits_exercise,3,0,2023-09-01 12:07:14+00:00,[],None
590,https://github.com/Shubhashree359/johnson_counter.git,2023-09-01 16:16:11+00:00,john_shubha_counter,0,Shubhashree359/johnson_counter,686053274,Verilog,johnson_counter,109,0,2023-09-01 16:23:27+00:00,[],None
591,https://github.com/lauchinyuan/SDRAM_Verilog_Ctrl.git,2023-09-05 12:13:08+00:00,Simple SDRAM controller written in Verilog hardware description language,0,lauchinyuan/SDRAM_Verilog_Ctrl,687464781,Verilog,SDRAM_Verilog_Ctrl,1176,0,2023-09-05 14:43:32+00:00,[],None
592,https://github.com/wonseop1/MU0_project.git,2023-09-05 14:41:40+00:00,,0,wonseop1/MU0_project,687530123,Verilog,MU0_project,4,0,2023-09-05 14:43:22+00:00,[],None
593,https://github.com/mohamedEbrahimElsayed/ALSU-project.git,2023-09-06 09:49:41+00:00,,0,mohamedEbrahimElsayed/ALSU-project,687929557,Verilog,ALSU-project,3,0,2023-09-06 09:57:42+00:00,[],None
594,https://github.com/Anndress07/branch_predictor.git,2023-09-06 21:37:29+00:00,,1,Anndress07/branch_predictor,688202505,Verilog,branch_predictor,83,0,2023-09-07 06:43:09+00:00,[],None
595,https://github.com/IIntzes/tt4_um_prng.git,2023-09-07 17:54:57+00:00,,0,IIntzes/tt4_um_prng,688609149,Verilog,tt4_um_prng,460,0,2023-09-07 19:40:49+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/Benisonpin/cte_Caravel_user_project.git,2023-09-08 07:43:22+00:00,,0,Benisonpin/cte_Caravel_user_project,688832191,Verilog,cte_Caravel_user_project,11913,0,2023-09-08 07:44:43+00:00,[],https://api.github.com/licenses/apache-2.0
597,https://github.com/fleathlushby/tt04-TI_S-Box.git,2023-09-08 06:35:11+00:00,Threshold Implementation based S-Box (Substitution Box) of the AES (Advanced Encryption Standard) submitted for Tiny Tapeout-04,0,fleathlushby/tt04-TI_S-Box,688806831,Verilog,tt04-TI_S-Box,381,0,2023-09-08 15:25:09+00:00,[],https://api.github.com/licenses/apache-2.0
598,https://github.com/Yuhua-Y/icc2016.git,2023-09-08 09:44:21+00:00,,0,Yuhua-Y/icc2016,688878195,Verilog,icc2016,5,0,2023-09-08 09:44:43+00:00,[],None
599,https://github.com/Yuhua-Y/icc2022.git,2023-09-08 09:52:00+00:00,,0,Yuhua-Y/icc2022,688881139,Verilog,icc2022,5,0,2023-09-08 09:52:24+00:00,[],None
600,https://github.com/Yuhua-Y/icc2015.git,2023-09-08 09:53:47+00:00,,0,Yuhua-Y/icc2015,688881862,Verilog,icc2015,10,0,2023-09-08 09:54:11+00:00,[],None
601,https://github.com/Yuhua-Y/FFT.git,2023-09-08 09:54:41+00:00,,0,Yuhua-Y/FFT,688882214,Verilog,FFT,544,0,2023-09-08 09:55:33+00:00,[],None
602,https://github.com/choiyj1203/ECE_exp2.git,2023-09-09 03:05:10+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,choiyj1203/ECE_exp2,689185181,Verilog,ECE_exp2,34,0,2023-09-10 13:32:43+00:00,[],None
603,https://github.com/kshong11/ECE_exp2.git,2023-09-10 06:30:45+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,kshong11/ECE_exp2,689544909,Verilog,ECE_exp2,1343,0,2023-09-10 12:22:05+00:00,[],None
604,https://github.com/XueXinping18/ece550.git,2023-09-14 22:15:43+00:00,Course project to implement a MIPS processor.,0,XueXinping18/ece550,691785097,Verilog,ece550,44,0,2024-01-08 15:30:03+00:00,[],None
605,https://github.com/bhatbharath/basic_programs.git,2023-09-12 11:50:06+00:00,,0,bhatbharath/basic_programs,690538830,Verilog,basic_programs,93,0,2024-02-17 17:54:49+00:00,[],None
606,https://github.com/ericlai0323/Verilog_Practice.git,2023-09-16 05:12:13+00:00,Verilog code for the courses,0,ericlai0323/Verilog_Practice,692313146,Verilog,Verilog_Practice,25433,0,2023-12-06 07:56:47+00:00,[],None
607,https://github.com/RAOUMERTC73/verilog_project.git,2023-09-15 12:58:02+00:00,,0,RAOUMERTC73/verilog_project,692049225,Verilog,verilog_project,2347,0,2024-02-06 13:40:42+00:00,[],None
608,https://github.com/aidanrhind/UofU_HLS_Acceleration.git,2023-08-31 17:31:45+00:00,"University of Utah Senior Capstone Project focusing on the creation of Dataflow architecture accelerators for MLP, CNN, and DNN on AMD-XILINX FPGAs using Vitis-HLS, FINN, and Brevitas. ",0,aidanrhind/UofU_HLS_Acceleration,685646392,Verilog,UofU_HLS_Acceleration,29025,0,2024-03-13 05:40:45+00:00,[],None
609,https://github.com/MohamedEmad34/Sequential8x8_multiplier.git,2023-09-09 07:59:38+00:00,,0,MohamedEmad34/Sequential8x8_multiplier,689246943,Verilog,Sequential8x8_multiplier,123,0,2023-09-09 08:23:29+00:00,[],None
610,https://github.com/ajayjaiswal12nov/Verilog_Practice.git,2023-09-09 08:49:09+00:00,,0,ajayjaiswal12nov/Verilog_Practice,689258889,Verilog,Verilog_Practice,12,0,2023-09-09 08:52:38+00:00,[],None
611,https://github.com/windowsuser404/Comporg_assignments.git,2023-09-09 22:05:33+00:00,My comporg assignments,0,windowsuser404/Comporg_assignments,689461246,Verilog,Comporg_assignments,2,0,2023-10-01 05:31:09+00:00,[],None
612,https://github.com/wholala/verilog.git,2023-09-09 12:26:09+00:00,,0,wholala/verilog,689315698,Verilog,verilog,0,0,2023-09-09 12:38:14+00:00,[],None
613,https://github.com/namberino/chips-v.git,2023-09-10 10:46:32+00:00,Components in Verilog,0,namberino/chips-v,689602895,Verilog,chips-v,3,0,2023-09-10 10:48:45+00:00,[],None
614,https://github.com/HanumantharaoG9VLSI/mod_N_counter.git,2023-08-31 09:52:22+00:00,mod N counter verilog code,0,HanumantharaoG9VLSI/mod_N_counter,685469449,Verilog,mod_N_counter,3,0,2023-08-31 09:55:52+00:00,[],None
615,https://github.com/HanumantharaoG9VLSI/universal_shift_register_project1.git,2023-08-31 10:08:08+00:00,this is minor project 1 universal shift register ,0,HanumantharaoG9VLSI/universal_shift_register_project1,685474650,Verilog,universal_shift_register_project1,3,0,2023-08-31 10:09:20+00:00,[],None
616,https://github.com/Ruhinaazshaik/PROJECTS.git,2023-08-31 09:28:31+00:00,All vlsi projects are available here,0,Ruhinaazshaik/PROJECTS,685461331,Verilog,PROJECTS,1581,0,2023-08-31 10:06:01+00:00,[],None
617,https://github.com/Hema-m-01/verilog_projects.git,2023-08-31 14:33:21+00:00,,0,Hema-m-01/verilog_projects,685574249,Verilog,verilog_projects,364,0,2023-08-31 14:34:36+00:00,[],None
618,https://github.com/db2260/digital-oscilloscope.git,2023-09-04 14:45:03+00:00,"1. FIFO-based design, 2.  RAM-based design, 3. Trigger mechanism",0,db2260/digital-oscilloscope,687072126,Verilog,digital-oscilloscope,13,0,2023-09-04 14:45:43+00:00,[],None
619,https://github.com/francabrera0/ALU_module.git,2023-09-04 21:23:25+00:00,,0,francabrera0/ALU_module,687200645,Verilog,ALU_module,166,0,2023-09-16 21:02:02+00:00,[],None
620,https://github.com/tianya0001/OpenMIPS.git,2023-09-01 10:43:07+00:00,,0,tianya0001/OpenMIPS,685930374,Verilog,OpenMIPS,535,0,2023-09-04 01:47:32+00:00,[],None
621,https://github.com/cristiancristescu5/AMD_AutumnPractice.git,2023-09-05 12:37:46+00:00,,0,cristiancristescu5/AMD_AutumnPractice,687475748,Verilog,AMD_AutumnPractice,381,0,2023-09-27 12:25:25+00:00,[],None
622,https://github.com/Nsralla/traffic-light-design-for-two-roads.git,2023-09-12 09:45:55+00:00,,0,Nsralla/traffic-light-design-for-two-roads,690489793,Verilog,traffic-light-design-for-two-roads,7,0,2023-09-12 09:47:22+00:00,[],None
623,https://github.com/yuheng03712/ICcontest_univ_pre_2018.git,2023-09-03 09:20:40+00:00,,0,yuheng03712/ICcontest_univ_pre_2018,686581345,Verilog,ICcontest_univ_pre_2018,1620,0,2023-09-03 09:23:51+00:00,[],None
624,https://github.com/Om-Dhawan/Vending_Machine.git,2023-09-03 13:54:12+00:00,,0,Om-Dhawan/Vending_Machine,686649525,Verilog,Vending_Machine,6,0,2023-09-03 14:00:29+00:00,[],None
625,https://github.com/2397786244/toy_rv32i.git,2023-09-02 16:36:59+00:00,multi cycle RV32I toy cpu,0,2397786244/toy_rv32i,686394011,Verilog,toy_rv32i,52,0,2023-09-02 16:40:32+00:00,[],None
626,https://github.com/Khalid-Hesham/UART_TX.git,2023-09-02 03:19:54+00:00,,0,Khalid-Hesham/UART_TX,686208420,Verilog,UART_TX,48,0,2023-09-13 13:27:43+00:00,[],None
627,https://github.com/kapi36/Synchronous_FIFO.git,2023-09-03 05:49:13+00:00,Designed synchronous_FIFO using verilog with help of icrus_verilog and gtkwave on ubuntu,0,kapi36/Synchronous_FIFO,686536714,Verilog,Synchronous_FIFO,5,0,2023-09-03 05:53:35+00:00,[],None
628,https://github.com/SogolGoodarzi/MIPS-Processor.git,2023-09-03 11:20:21+00:00,,0,SogolGoodarzi/MIPS-Processor,686608364,Verilog,MIPS-Processor,1062,0,2023-09-03 11:27:54+00:00,[],None
629,https://github.com/Khalid-Hesham/Clock-Divider.git,2023-09-04 10:33:17+00:00,,0,Khalid-Hesham/Clock-Divider,686969831,Verilog,Clock-Divider,59,0,2023-09-04 10:34:32+00:00,[],None
630,https://github.com/lild4d4/re-run-tt03_ac3e-usm_ro-based_tempsens.git,2023-09-04 01:18:22+00:00,,0,lild4d4/re-run-tt03_ac3e-usm_ro-based_tempsens,686805637,Verilog,re-run-tt03_ac3e-usm_ro-based_tempsens,134,0,2023-09-04 01:20:23+00:00,[],https://api.github.com/licenses/apache-2.0
631,https://github.com/mohos455/Spartan6-DSP48A1-With-Verilog.git,2023-09-11 10:47:58+00:00,,0,mohos455/Spartan6-DSP48A1-With-Verilog,690001108,Verilog,Spartan6-DSP48A1-With-Verilog,3,0,2023-09-11 10:49:37+00:00,[],None
632,https://github.com/vnarayana-455/vlsi-suretrust.git,2023-08-31 08:37:14+00:00,,0,vnarayana-455/vlsi-suretrust,685442908,Verilog,vlsi-suretrust,15,0,2023-08-31 09:10:54+00:00,[],None
633,https://github.com/ahmed-elhoseiny/Cache-Controller-Implementation-with-Write-Through-Policy-.git,2023-08-30 14:23:05+00:00,"In this project, we will work on implementing a simple caching system for the RISC-V  processor. For simplicity, we will integrate the caching system with the single-cycle  implementation.",1,ahmed-elhoseiny/Cache-Controller-Implementation-with-Write-Through-Policy-,685104406,Verilog,Cache-Controller-Implementation-with-Write-Through-Policy-,7127,0,2023-09-01 07:25:34+00:00,[],None
634,https://github.com/achyuthem/Pipelined_MIPS_processor.git,2023-08-31 17:18:12+00:00,,0,achyuthem/Pipelined_MIPS_processor,685641384,Verilog,Pipelined_MIPS_processor,296,0,2023-08-31 17:20:00+00:00,[],None
635,https://github.com/Momoi2309/LDH-Project.git,2023-08-29 14:19:53+00:00,Proiect Limbaje Descriere Hardware,0,Momoi2309/LDH-Project,684625437,Verilog,LDH-Project,13,0,2023-08-29 14:22:34+00:00,[],None
636,https://github.com/Kavinnnnnn/chck.git,2023-08-29 12:02:34+00:00,,0,Kavinnnnnn/chck,684567016,Verilog,chck,258,0,2023-08-29 12:05:11+00:00,[],None
637,https://github.com/MohamedKhaleeed/AES-128.git,2023-08-31 03:29:28+00:00,128-bits Advanced Encryption Standard.,0,MohamedKhaleeed/AES-128,685352086,Verilog,AES-128,38,0,2023-08-31 03:31:32+00:00,[],None
638,https://github.com/venaikkaran/527_PnR_Optimizer.git,2023-09-13 03:19:29+00:00,Auto-optimizes plane and route of openMSP430 using simple binary search after checking timing reports.,0,venaikkaran/527_PnR_Optimizer,690863568,Verilog,527_PnR_Optimizer,5136,0,2023-09-13 03:23:52+00:00,[],None
639,https://github.com/saisanwariya/SimpleSwitch-FIFO-FirstinFirstout.git,2023-09-14 17:24:48+00:00,,0,saisanwariya/SimpleSwitch-FIFO-FirstinFirstout,691690631,Verilog,SimpleSwitch-FIFO-FirstinFirstout,3,0,2023-09-14 17:24:52+00:00,[],None
640,https://github.com/Negin-Safari/RISCV-Multi-Cycle.git,2023-09-14 20:43:04+00:00,This is a design and Verilog code of RISC-V processor which includes a limited parts of instructions.,0,Negin-Safari/RISCV-Multi-Cycle,691760958,Verilog,RISCV-Multi-Cycle,639,0,2023-09-14 20:48:32+00:00,[],None
641,https://github.com/Mohamedfares10/2_Sequance_Detector_Checker.git,2023-09-15 15:23:36+00:00,,0,Mohamedfares10/2_Sequance_Detector_Checker,692110197,Verilog,2_Sequance_Detector_Checker,10,0,2023-09-15 15:30:09+00:00,[],None
642,https://github.com/SudarshanKashyapThorve/v-sample.git,2023-09-07 02:18:53+00:00,,0,SudarshanKashyapThorve/v-sample,688270437,Verilog,v-sample,0,0,2023-09-07 02:21:25+00:00,[],None
643,https://github.com/IoannisIn/tt_lfsr_test.git,2023-09-07 04:13:40+00:00,,0,IoannisIn/tt_lfsr_test,688298840,Verilog,tt_lfsr_test,442,0,2023-09-07 04:13:54+00:00,[],https://api.github.com/licenses/apache-2.0
644,https://github.com/Ethan-Greenwald/ECE385.git,2023-09-07 14:42:47+00:00,,0,Ethan-Greenwald/ECE385,688533214,Verilog,ECE385,85900,0,2023-09-07 14:50:34+00:00,[],None
645,https://github.com/spandoescode/4x4SystolicArray.git,2023-09-07 23:18:58+00:00,,0,spandoescode/4x4SystolicArray,688699517,Verilog,4x4SystolicArray,83,0,2023-09-07 23:26:05+00:00,[],None
646,https://github.com/Tocalon/ContadorVLSI.git,2023-09-12 18:23:56+00:00,,0,Tocalon/ContadorVLSI,690717775,Verilog,ContadorVLSI,2663,0,2023-09-13 00:19:08+00:00,[],None
647,https://github.com/AbdullahMahmoudGhazal/PWM.git,2023-09-16 10:17:25+00:00,,0,AbdullahMahmoudGhazal/PWM,692384765,Verilog,PWM,4030,0,2023-09-16 10:54:21+00:00,[],None
648,https://github.com/kugelvlitz/CE-4303_lab1.git,2023-09-13 20:59:23+00:00,,0,kugelvlitz/CE-4303_lab1,691272361,Verilog,CE-4303_lab1,146777,0,2023-10-01 02:21:15+00:00,[],None
649,https://github.com/torjaquintero/cursoverilog.git,2023-09-05 15:09:46+00:00,Curso de programación en lenguaje Verilog,0,torjaquintero/cursoverilog,687542416,Verilog,cursoverilog,20,0,2023-09-05 15:12:14+00:00,[],None
650,https://github.com/Jerry20000730/ECE550.git,2023-09-16 00:56:49+00:00,Duke ECE550 Recitation + Project,0,Jerry20000730/ECE550,692267512,Verilog,ECE550,8066,0,2023-12-03 13:00:31+00:00,[],None
651,https://github.com/AhmedOsama2000/Single_Cycle.git,2023-08-30 19:57:37+00:00,RV31I Single Cycle Microprocessor,0,AhmedOsama2000/Single_Cycle,685238718,Verilog,Single_Cycle,231,0,2023-08-31 00:35:41+00:00,[],None
652,https://github.com/psuggate/freega.git,2023-09-15 02:06:30+00:00,,0,psuggate/freega,691837768,Verilog,freega,13235,0,2023-09-15 02:08:30+00:00,[],https://api.github.com/licenses/gpl-2.0
653,https://github.com/akarxxx1030/pes_karatsuba_multiplier.git,2023-09-05 06:30:36+00:00,This repo includes all the files related to the design of a 32-bit multiplier invigorated with the Karatsuba Algorithm on Hardware Description Language SystemVerilog. ,0,akarxxx1030/pes_karatsuba_multiplier,687333180,Verilog,pes_karatsuba_multiplier,24632,0,2023-11-26 16:08:19+00:00,[],None
654,https://github.com/NesRod/Laboratorios_Digital.git,2023-08-31 03:24:47+00:00,,2,NesRod/Laboratorios_Digital,685351013,Verilog,Laboratorios_Digital,14185,0,2023-12-01 15:59:13+00:00,[],None
655,https://github.com/EchoArchipelago/ECE_exp2.git,2023-09-08 03:41:28+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,EchoArchipelago/ECE_exp2,688760165,Verilog,ECE_exp2,67,0,2023-09-10 13:23:43+00:00,[],None
656,https://github.com/Sohansik02/Core-Projects.git,2023-08-29 12:02:53+00:00,Core Projects Having Arduino and Verilog,0,Sohansik02/Core-Projects,684567122,Verilog,Core-Projects,228,0,2023-08-29 12:21:16+00:00,[],None
657,https://github.com/AD-lite24/Computer-Architechture-Lab.git,2023-08-31 09:36:01+00:00,All the verilog codes written for the course Computer Architechture,0,AD-lite24/Computer-Architechture-Lab,685463871,Verilog,Computer-Architechture-Lab,83,0,2023-08-31 10:03:29+00:00,[],None
658,https://github.com/anaglodariu/BeverageMachine.git,2023-09-04 13:51:35+00:00,An implementation of a beverage machine using VHDL,0,anaglodariu/BeverageMachine,687050278,Verilog,BeverageMachine,5,0,2023-09-04 13:53:07+00:00,[],None
659,https://github.com/vaishbv/pes_comparator.git,2023-09-05 02:22:40+00:00,,0,vaishbv/pes_comparator,687268049,Verilog,pes_comparator,1,0,2023-09-05 02:24:31+00:00,[],None
660,https://github.com/Devid123349/32-bit_processor.git,2023-08-31 17:58:29+00:00,,0,Devid123349/32-bit_processor,685656637,Verilog,32-bit_processor,3,0,2023-08-31 18:11:08+00:00,[],None
661,https://github.com/ShilpaResearch15/ModuloSquarer.git,2023-09-04 07:31:21+00:00,,0,ShilpaResearch15/ModuloSquarer,686901452,Verilog,ModuloSquarer,3,0,2023-09-04 07:35:38+00:00,[],None
662,https://github.com/weirdo367/work_space.git,2023-09-04 09:36:43+00:00,,0,weirdo367/work_space,686948772,Verilog,work_space,1,0,2023-09-04 09:50:29+00:00,[],None
663,https://github.com/UltramarineW/MIPS-CPU-SingleCycle.git,2023-09-04 15:08:39+00:00,https://hit-coa.gitlab.io/hit-cdp-lab/testcase/lab3.html,0,UltramarineW/MIPS-CPU-SingleCycle,687081496,Verilog,MIPS-CPU-SingleCycle,400,0,2023-10-04 06:17:23+00:00,[],None
664,https://github.com/MohamedEmad34/Traffic_Light_Controller.git,2023-09-05 08:02:35+00:00,,0,MohamedEmad34/Traffic_Light_Controller,687366692,Verilog,Traffic_Light_Controller,121,0,2023-09-05 08:05:37+00:00,[],None
665,https://github.com/shreyakotagal/pes_graycode.git,2023-09-01 09:01:17+00:00,,0,shreyakotagal/pes_graycode,685896551,Verilog,pes_graycode,27,0,2023-09-01 10:04:39+00:00,[],None
666,https://github.com/kushal2710/pes_car_ps.git,2023-09-01 09:39:07+00:00,,0,kushal2710/pes_car_ps,685910048,Verilog,pes_car_ps,8357,0,2023-09-01 09:39:47+00:00,[],None
667,https://github.com/Lo-kesh4/PES_bfloat_adder.git,2023-09-01 08:58:27+00:00,,0,Lo-kesh4/PES_bfloat_adder,685895620,Verilog,PES_bfloat_adder,2693,0,2023-10-20 15:24:05+00:00,[],https://api.github.com/licenses/mit
668,https://github.com/Tawfeeq2507/pes_ringcounter.git,2023-09-01 09:04:13+00:00,,0,Tawfeeq2507/pes_ringcounter,685897540,Verilog,pes_ringcounter,13729,0,2023-10-15 08:06:25+00:00,[],None
669,https://github.com/Khaja01/pes_add.git,2023-09-01 08:54:19+00:00,,0,Khaja01/pes_add,685894189,Verilog,pes_add,1,0,2023-09-01 09:03:19+00:00,[],None
670,https://github.com/daniels6738/ProjetoArqMIPS32.git,2023-09-02 13:45:43+00:00,Projeto de implementação de um processador monociclo de arquitetura MIPS de 32 bits,0,daniels6738/ProjetoArqMIPS32,686348732,Verilog,ProjetoArqMIPS32,49665,0,2023-09-05 02:10:40+00:00,[],None
671,https://github.com/bhartidharm/Floating-Point.git,2023-08-31 13:04:12+00:00,Proposed Fused Floating-Point Two-term Sum-of-Squares Unit Architecture using Xilinx vivado,0,bhartidharm/Floating-Point,685537382,Verilog,Floating-Point,1901,0,2023-09-07 16:17:34+00:00,[],None
672,https://github.com/Tiago-o-Oliveira/Mips-CPU-Verilog.git,2023-09-03 14:13:41+00:00,Implementation of a MIPS CPU in VerilogHDL,0,Tiago-o-Oliveira/Mips-CPU-Verilog,686654827,Verilog,Mips-CPU-Verilog,54,0,2023-09-15 11:43:43+00:00,[],https://api.github.com/licenses/gpl-3.0
673,https://github.com/eyemann/pes_wm.git,2023-09-02 05:35:44+00:00,,0,eyemann/pes_wm,686232987,Verilog,pes_wm,37,0,2023-09-02 05:41:31+00:00,[],None
674,https://github.com/Soniya-Janjuluri/HALF_ADDER.git,2023-08-31 15:28:28+00:00,"This is the halfadder using three modelling styles (dataflow,behavioral,structural)",0,Soniya-Janjuluri/HALF_ADDER,685596758,Verilog,HALF_ADDER,3,0,2023-08-31 15:39:37+00:00,[],None
675,https://github.com/amalnr96/riscv.git,2023-09-06 14:12:25+00:00,,0,amalnr96/riscv,688035757,Verilog,riscv,2,0,2023-09-06 16:07:37+00:00,[],None
676,https://github.com/jirunmin/-.git,2023-09-08 02:14:50+00:00,,0,jirunmin/-,688740045,Verilog,-,10083,0,2023-09-08 02:17:06+00:00,[],None
677,https://github.com/BassantAhmedElbakry/Up_Down_Counter.git,2023-09-07 11:12:42+00:00,,0,BassantAhmedElbakry/Up_Down_Counter,688444580,Verilog,Up_Down_Counter,6,0,2023-09-07 11:13:23+00:00,[],None
678,https://github.com/jlo-tech/Subleq.git,2023-09-10 20:08:57+00:00,,0,jlo-tech/Subleq,689759411,Verilog,Subleq,16,0,2023-09-11 08:31:04+00:00,[],None
679,https://github.com/lnikol00/image-resizing.git,2023-09-10 21:59:43+00:00,Image resizing using verilog. It is done by copying 1 pixel of input image into 4 pixels of output image .Input is taken as hex file and output is bmp image.,0,lnikol00/image-resizing,689782891,Verilog,image-resizing,10062,0,2023-09-16 14:43:20+00:00,[],None
680,https://github.com/joe-ben-pierce/cse320_lab2.git,2023-09-10 00:27:00+00:00,,0,joe-ben-pierce/cse320_lab2,689484847,Verilog,cse320_lab2,2,0,2023-09-10 00:28:04+00:00,[],None
681,https://github.com/Gyanam01/CRC_Coding-in-verilog.git,2023-09-14 11:41:48+00:00,,1,Gyanam01/CRC_Coding-in-verilog,691539694,Verilog,CRC_Coding-in-verilog,1941,0,2023-09-14 11:43:03+00:00,[],None
682,https://github.com/saveenk50/HDL_Bits.git,2023-09-14 05:43:12+00:00,,0,saveenk50/HDL_Bits,691404345,Verilog,HDL_Bits,5,0,2023-09-14 07:05:28+00:00,[],None
683,https://github.com/YashChavda777/SR-Latch.git,2023-09-16 16:42:38+00:00,,0,YashChavda777/SR-Latch,692493284,Verilog,SR-Latch,1,0,2023-09-16 16:44:26+00:00,[],None
684,https://github.com/dinokang/Async_FIFO.git,2023-09-15 05:46:42+00:00,,0,dinokang/Async_FIFO,691892697,Verilog,Async_FIFO,4,0,2023-09-15 06:01:04+00:00,[],https://api.github.com/licenses/unlicense
685,https://github.com/xiayu87/nocgen-dyn.git,2023-09-11 05:12:50+00:00,,0,xiayu87/nocgen-dyn,689877026,Verilog,nocgen-dyn,50,0,2023-09-11 05:14:37+00:00,[],None
686,https://github.com/HellRain57/verilog_tasks.git,2023-09-15 07:04:09+00:00,,0,HellRain57/verilog_tasks,691918926,Verilog,verilog_tasks,12,0,2023-09-15 07:07:39+00:00,[],None
687,https://github.com/KKiranR/Pes_pd.git,2023-09-15 09:51:13+00:00,,1,KKiranR/Pes_pd,691981186,Verilog,Pes_pd,355,0,2023-09-15 11:02:03+00:00,[],None
688,https://github.com/Jedi1308/ARM-Processor.git,2023-09-15 03:29:54+00:00,My custom ARM processor,0,Jedi1308/ARM-Processor,691858390,Verilog,ARM-Processor,30,0,2023-09-15 03:44:25+00:00,[],https://api.github.com/licenses/mit
689,https://github.com/efabless/EF_PSRAM_CTRL_V2.git,2023-09-02 06:06:18+00:00,,0,efabless/EF_PSRAM_CTRL_V2,686239063,Verilog,EF_PSRAM_CTRL_V2,38,0,2023-09-02 07:31:39+00:00,[],https://api.github.com/licenses/apache-2.0
690,https://github.com/abhi-ab19/Digital-Lock.git,2023-08-30 16:20:38+00:00,"It is required to implement a digital lock that will accept a specific bit sequence  “101100” through an input button “b_in” serially in synchronism with the negative edge of an input clock, and will generate an “unlock” signal “1” as output; for any other bit sequence the “unlock” signal will remain at logic “0”.",0,abhi-ab19/Digital-Lock,685153969,Verilog,Digital-Lock,4,0,2023-08-30 16:22:13+00:00,[],None
691,https://github.com/amadeusjustinn/team-pipt.git,2023-08-29 04:48:47+00:00,,0,amadeusjustinn/team-pipt,684416453,Verilog,team-pipt,2135,0,2023-08-30 01:36:43+00:00,[],https://api.github.com/licenses/mit
692,https://github.com/chandermani209/Traffic_light_controller.git,2023-08-30 18:03:22+00:00,,0,chandermani209/Traffic_light_controller,685197199,Verilog,Traffic_light_controller,3,0,2023-08-30 18:06:49+00:00,[],None
693,https://github.com/ESP32DE/R128S2_tmp.git,2023-08-29 00:14:47+00:00,Allwinner R128-S2,0,ESP32DE/R128S2_tmp,684342473,Verilog,R128S2_tmp,91836,0,2023-08-30 05:19:54+00:00,[],None
694,https://github.com/Danny0204/SOC_Final_practice.git,2023-08-29 06:32:26+00:00,,0,Danny0204/SOC_Final_practice,684448634,Verilog,SOC_Final_practice,38866,0,2023-09-01 12:00:58+00:00,[],None
695,https://github.com/sec-int/tmvp_vliw_simd.git,2023-08-29 06:51:01+00:00,,0,sec-int/tmvp_vliw_simd,684454946,Verilog,tmvp_vliw_simd,44,0,2023-11-01 17:02:42+00:00,[],None
696,https://github.com/MelvinMo/HDL_Course_Archive.git,2023-08-30 05:27:29+00:00,This repository houses my work from the undergraduate hardware description language course in Verilog and the utilization of tools such as ModelSim and Xilinx ISE.,0,MelvinMo/HDL_Course_Archive,684912213,Verilog,HDL_Course_Archive,2318,0,2023-09-02 16:03:45+00:00,"['fpga', 'modelsim', 'verilog-hdl', 'xilinx-ise']",None
697,https://github.com/pabloromogz/Tank_Mayhem.git,2023-08-29 14:56:48+00:00,Repository for 2nd Year Information Processing Coursework,0,pabloromogz/Tank_Mayhem,684641836,Verilog,Tank_Mayhem,16875,0,2023-08-29 14:59:49+00:00,[],None
698,https://github.com/nourhussin/learn_verilog.git,2023-08-29 19:24:59+00:00,,0,nourhussin/learn_verilog,684750846,Verilog,learn_verilog,8,0,2023-08-29 20:47:05+00:00,[],None
699,https://github.com/ANKURJUEE/processor_designing.git,2023-08-30 21:14:23+00:00,,0,ANKURJUEE/processor_designing,685262010,Verilog,processor_designing,59,0,2023-08-30 22:26:21+00:00,[],None
700,https://github.com/LeoLiangjianbin/caravel_project_0.git,2023-08-31 07:04:19+00:00,,0,LeoLiangjianbin/caravel_project_0,685411210,Verilog,caravel_project_0,11913,0,2023-08-31 07:05:24+00:00,[],https://api.github.com/licenses/apache-2.0
701,https://github.com/tkuwheel/robot_experiment_homework.git,2023-09-08 08:17:22+00:00,robot experiment,0,tkuwheel/robot_experiment_homework,688844794,Verilog,robot_experiment_homework,1122,0,2023-09-12 09:10:11+00:00,[],https://api.github.com/licenses/gpl-3.0
702,https://github.com/GodDa0227/ICLab_2021.git,2023-09-13 14:24:19+00:00,,0,GodDa0227/ICLab_2021,691114129,Verilog,ICLab_2021,5403,0,2023-09-13 15:28:05+00:00,[],None
703,https://github.com/MahmoudSZahran/BASICS.git,2023-09-13 15:34:21+00:00,,0,MahmoudSZahran/BASICS,691146030,Verilog,BASICS,60,0,2023-09-13 23:35:24+00:00,[],None
704,https://github.com/jy3736/hdl2023fall-pub.git,2023-09-07 07:07:20+00:00,,0,jy3736/hdl2023fall-pub,688350978,Verilog,hdl2023fall-pub,1605,0,2023-09-27 14:53:02+00:00,[],None
705,https://github.com/YucehanDemir/Basys3-ile-Servo-Kontrolu.git,2023-09-11 16:58:50+00:00,Basys3 kartında Switch-Led-Buton kullanarak Verlilog kodu ile servo kotrolü ,0,YucehanDemir/Basys3-ile-Servo-Kontrolu,690167762,Verilog,Basys3-ile-Servo-Kontrolu,956,0,2023-09-15 18:41:46+00:00,[],None
706,https://github.com/anuragranga/Multiplier_8bit.git,2023-09-11 17:22:45+00:00,An 8-bit Multiplier is designed in 3 ways starting from the conventional method to easy ones!,0,anuragranga/Multiplier_8bit,690177260,Verilog,Multiplier_8bit,2,0,2023-09-11 17:23:32+00:00,[],None
707,https://github.com/AshitSahu0212/Design_of_a_vending_machine_using_Verilog_HDL.git,2023-09-11 17:54:35+00:00,"Designed and implemented a Mealy Finite State‐based Vend‐ ing Machine using Verilog HDL, enabling automatic product dispensing, change return, and cancellation handling. Demon‐ strated strong understanding of state machines principles.",0,AshitSahu0212/Design_of_a_vending_machine_using_Verilog_HDL,690190575,Verilog,Design_of_a_vending_machine_using_Verilog_HDL,134,0,2023-09-11 18:57:09+00:00,[],None
708,https://github.com/anthonymillerr/CMPE125.git,2023-09-01 06:05:05+00:00,Digital Design II Verilog (VHDL) // San Jose State University,0,anthonymillerr/CMPE125,685838328,Verilog,CMPE125,15,0,2023-11-22 02:30:19+00:00,[],None
709,https://github.com/VardhanSuroshi/Vedic-Multiplier-From-RTL2GDS.git,2023-09-04 17:02:07+00:00,"GitHub repository dedicated to VLSI ASIC Design using open-source tools! A simple Vedic Multiplier is Forged, through the entire RTL to GDS process that meets various PPA",0,VardhanSuroshi/Vedic-Multiplier-From-RTL2GDS,687122463,Verilog,Vedic-Multiplier-From-RTL2GDS,6923,0,2024-01-23 18:54:50+00:00,"['physical-design', 'rtl-gds', 'vlsi', 'vlsi-design']",None
710,https://github.com/stefanioja/MIPS-processor.git,2023-09-08 18:52:03+00:00,,0,stefanioja/MIPS-processor,689081383,Verilog,MIPS-processor,31,0,2024-02-20 17:48:17+00:00,[],None
711,https://github.com/jellic23/ECE_exp2.git,2023-09-09 14:51:10+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과,0,jellic23/ECE_exp2,689356679,Verilog,ECE_exp2,74,0,2023-09-10 12:25:14+00:00,[],None
712,https://github.com/Vinit5893/HDL_Bits.git,2023-09-04 17:25:24+00:00,Completing HDL Bits Verilog challenge.,0,Vinit5893/HDL_Bits,687130555,Verilog,HDL_Bits,35,0,2023-09-04 17:48:17+00:00,[],None
713,https://github.com/Mr-Sheep/CS233-MISC.git,2023-09-07 20:42:23+00:00,some random code snippets used in CS233,0,Mr-Sheep/CS233-MISC,688663082,Verilog,CS233-MISC,5019,0,2024-03-15 11:50:47+00:00,[],None
714,https://github.com/mahiru23/FPGA_Eatbean.git,2023-09-01 12:39:51+00:00,,0,mahiru23/FPGA_Eatbean,685972963,Verilog,FPGA_Eatbean,32,0,2023-09-01 12:43:57+00:00,[],None
715,https://github.com/efabless/EF_ADCS1008NC.git,2023-09-04 11:36:23+00:00,,0,efabless/EF_ADCS1008NC,686992802,Verilog,EF_ADCS1008NC,17796,0,2023-11-30 16:18:59+00:00,[],None
716,https://github.com/will-hut/Prototypical.git,2023-09-15 23:52:22+00:00,A USB FPGA-based Hub75 LED matrix driver,1,will-hut/Prototypical,692256614,Verilog,Prototypical,17887,0,2024-04-07 23:02:20+00:00,[],None
717,https://github.com/hank09901/112_Spring_DSD.git,2023-09-16 12:42:32+00:00,,0,hank09901/112_Spring_DSD,692424757,Verilog,112_Spring_DSD,10554,0,2024-03-21 13:25:56+00:00,[],None
718,https://github.com/dishak14/pes_4bcounter.git,2023-09-01 08:57:58+00:00,,0,dishak14/pes_4bcounter,685895482,Verilog,pes_4bcounter,66,0,2023-09-01 09:05:23+00:00,[],None
719,https://github.com/devinatkin/tt05-cookiemonster.git,2023-09-14 02:29:24+00:00,An initial attempt at a movable feast machine. Targeting a seriously feature reduced set. ,0,devinatkin/tt05-cookiemonster,691353454,Verilog,tt05-cookiemonster,12260,0,2023-11-15 02:44:32+00:00,[],https://api.github.com/licenses/apache-2.0
720,https://github.com/wsl5300/Pipelined-CPU.git,2023-09-16 18:09:57+00:00,,0,wsl5300/Pipelined-CPU,692517026,Verilog,Pipelined-CPU,1186,0,2023-09-16 18:11:19+00:00,[],None
721,https://github.com/Sharathsv08/32-bit-carry-look-ahead-adder.git,2023-09-12 05:30:48+00:00,32-bit carry-look-ahead adder,0,Sharathsv08/32-bit-carry-look-ahead-adder,690390166,Verilog,32-bit-carry-look-ahead-adder,579,0,2023-09-12 05:35:42+00:00,[],None
722,https://github.com/AshitSahu0212/MIPS_based_RISC_Processor.git,2023-09-11 16:27:00+00:00,Implemented a 5 stage MIPS based RISC processor to execute a subset of instructions using Verilog HDL with aim of increas‐ ing the overall performance of the processor.,0,AshitSahu0212/MIPS_based_RISC_Processor,690154559,Verilog,MIPS_based_RISC_Processor,3,0,2023-09-11 21:14:34+00:00,[],None
723,https://github.com/sunnywindow/DS18B20.git,2023-09-12 12:20:16+00:00,,0,sunnywindow/DS18B20,690552611,Verilog,DS18B20,44857,0,2023-09-12 12:24:11+00:00,[],None
724,https://github.com/Talha-Moghul/VerilogFundamentals.git,2023-09-12 12:03:50+00:00,,0,Talha-Moghul/VerilogFundamentals,690544932,Verilog,VerilogFundamentals,3,0,2023-09-12 12:05:55+00:00,[],None
725,https://github.com/sunnywindow/FSM_vendring.git,2023-09-12 11:40:24+00:00,,0,sunnywindow/FSM_vendring,690534689,Verilog,FSM_vendring,23259,0,2023-09-12 12:16:27+00:00,[],None
726,https://github.com/geotrieu/rad-sim-adder-verilog.git,2023-09-11 23:29:27+00:00,Verilog-based design for the RAD-Sim Adder example design,0,geotrieu/rad-sim-adder-verilog,690293535,Verilog,rad-sim-adder-verilog,27,0,2023-09-11 23:29:47+00:00,[],None
727,https://github.com/KONETISUPRIYA/verilog-codes.git,2023-08-31 05:22:57+00:00,,0,KONETISUPRIYA/verilog-codes,685381414,Verilog,verilog-codes,1405,0,2023-08-31 08:17:39+00:00,[],None
728,https://github.com/mattyCharitan/Verilog.git,2023-08-31 10:39:27+00:00,,0,mattyCharitan/Verilog,685484626,Verilog,Verilog,155,0,2023-08-31 10:40:08+00:00,[],None
729,https://github.com/HanumantharaoG9VLSI/fulladder_verilog.git,2023-08-31 04:20:56+00:00,full adder verilog code code,0,HanumantharaoG9VLSI/fulladder_verilog,685363963,Verilog,fulladder_verilog,3,0,2023-08-31 04:30:08+00:00,[],None
730,https://github.com/f-hal/fft-4-tt.git,2023-08-31 15:35:24+00:00,A simple FFT calculator based on the radix-2 Cooley–Tukey FFT algorithm for Tiny Tapeout 4,0,f-hal/fft-4-tt,685599567,Verilog,fft-4-tt,25,0,2023-08-31 18:26:41+00:00,[],https://api.github.com/licenses/apache-2.0
731,https://github.com/harshasus/Sure-trust-G9-VLSI-FRONT-END-course.git,2023-08-31 17:01:35+00:00,,0,harshasus/Sure-trust-G9-VLSI-FRONT-END-course,685634608,Verilog,Sure-trust-G9-VLSI-FRONT-END-course,4211,0,2023-08-31 17:01:56+00:00,[],None
732,https://github.com/ege-turan/ask_transmit_v2.git,2023-08-31 20:50:32+00:00,FPGA Microwave Link Transmit System,0,ege-turan/ask_transmit_v2,685712413,Verilog,ask_transmit_v2,28,0,2023-08-31 20:52:24+00:00,[],None
733,https://github.com/Jingzhi-cyber/Central-Processing-Unit-design-and-simulation.git,2023-09-01 14:13:43+00:00,,0,Jingzhi-cyber/Central-Processing-Unit-design-and-simulation,686008089,Verilog,Central-Processing-Unit-design-and-simulation,9,0,2023-09-01 14:23:56+00:00,[],None
734,https://github.com/Sbj3333/pes_freq_divider.git,2023-09-01 09:19:30+00:00,,0,Sbj3333/pes_freq_divider,685903483,Verilog,pes_freq_divider,4,0,2023-09-01 15:13:36+00:00,[],None
735,https://github.com/Karthik-6362/pes_alu.git,2023-09-01 09:00:01+00:00,,0,Karthik-6362/pes_alu,685896126,Verilog,pes_alu,309,0,2023-09-01 09:01:26+00:00,[],None
736,https://github.com/vandhana01/pes_3bit_rc.git,2023-09-05 06:42:05+00:00,,0,vandhana01/pes_3bit_rc,687336963,Verilog,pes_3bit_rc,81,0,2023-09-16 04:10:12+00:00,[],https://api.github.com/licenses/mit
737,https://github.com/Pavan2280/pes_binary_to_gray.git,2023-09-05 14:12:02+00:00,,0,Pavan2280/pes_binary_to_gray,687516395,Verilog,pes_binary_to_gray,9188,0,2023-09-05 14:12:50+00:00,[],https://api.github.com/licenses/mit
738,https://github.com/amandeep2326/PWM-Shifter.git,2023-09-05 18:51:25+00:00,Implemented a 8 bit shift register compatible with PWM Outputs using Verilog HDL.,0,amandeep2326/PWM-Shifter,687668351,Verilog,PWM-Shifter,1,0,2023-09-05 18:54:15+00:00,[],None
739,https://github.com/AbdullahMahmoudGhazal/ALU.git,2023-09-05 19:39:14+00:00,,0,AbdullahMahmoudGhazal/ALU,687684875,Verilog,ALU,194,0,2023-09-05 20:01:06+00:00,[],None
740,https://github.com/PJM0213/Verilog_FULLADDER.git,2023-08-30 02:08:33+00:00,,0,PJM0213/Verilog_FULLADDER,684860006,Verilog,Verilog_FULLADDER,2,0,2023-08-30 02:09:55+00:00,[],None
741,https://github.com/Khalid-Hesham/UART_RX.git,2023-09-02 21:27:33+00:00,,0,Khalid-Hesham/UART_RX,686458310,Verilog,UART_RX,59,0,2023-09-02 21:42:33+00:00,[],None
742,https://github.com/Mplaban/MIN-Execution-Unit-RTL-.git,2023-09-04 17:51:01+00:00,The aim was to design the execution unit of the MIN (CISC) Processor with a given set of Instructions . Write a testbench to test the execution of an Instruction using Verilog Code. Software used for the project was QuestaSim,0,Mplaban/MIN-Execution-Unit-RTL-,687139179,Verilog,MIN-Execution-Unit-RTL-,362,0,2023-09-04 17:53:31+00:00,[],None
743,https://github.com/ariya954/Computer_Architecture.git,2023-09-02 07:17:32+00:00,,0,ariya954/Computer_Architecture,686254929,Verilog,Computer_Architecture,8017,0,2023-09-02 07:28:22+00:00,[],None
744,https://github.com/verilogmayur/basicverilog.git,2023-09-02 18:12:46+00:00,,0,verilogmayur/basicverilog,686417804,Verilog,basicverilog,3,0,2023-09-02 18:17:50+00:00,[],None
745,https://github.com/pitt-photonics/caravel_repo.git,2023-09-02 19:26:19+00:00,,0,pitt-photonics/caravel_repo,686434104,Verilog,caravel_repo,11913,0,2023-09-02 19:27:36+00:00,[],https://api.github.com/licenses/apache-2.0
746,https://github.com/Howie354/ARBITER.git,2023-09-11 13:49:47+00:00,多种仲裁器的实现方式尝试,0,Howie354/ARBITER,690081456,Verilog,ARBITER,7,0,2023-09-11 13:55:27+00:00,[],None
747,https://github.com/Gauravmk343/Hardware-Implementation-UART-communication-protocol-verilog.git,2023-09-07 10:24:28+00:00,,0,Gauravmk343/Hardware-Implementation-UART-communication-protocol-verilog,688427112,Verilog,Hardware-Implementation-UART-communication-protocol-verilog,9,0,2023-09-11 16:17:51+00:00,[],None
748,https://github.com/MosTransistor/loop_arbiter.git,2023-09-08 15:22:50+00:00,"[Verilog] loop arbiter, round-robin's expanded design",0,MosTransistor/loop_arbiter,689008903,Verilog,loop_arbiter,7,0,2023-09-13 20:00:34+00:00,[],None
749,https://github.com/anjalish05/Processor-Architecture.git,2023-09-15 11:37:31+00:00,,0,anjalish05/Processor-Architecture,692018874,Verilog,Processor-Architecture,3809,0,2023-09-15 11:41:51+00:00,[],None
750,https://github.com/yassershokr/Traffic_Light_controller.git,2023-09-13 16:47:19+00:00,,0,yassershokr/Traffic_Light_controller,691177654,Verilog,Traffic_Light_controller,3,0,2023-09-13 18:57:52+00:00,[],None
751,https://github.com/SALAHEAG/AI.git,2023-09-13 19:12:15+00:00,,0,SALAHEAG/AI,691236574,Verilog,AI,221571,0,2023-09-14 16:13:36+00:00,[],https://api.github.com/licenses/apache-2.0
752,https://github.com/FoolgryGamer/my_riscv.git,2023-09-13 05:14:23+00:00,,0,FoolgryGamer/my_riscv,690893265,Verilog,my_riscv,16,0,2023-09-13 16:40:23+00:00,[],None
753,https://github.com/TarunkumarKondala/Name-scroller.git,2023-09-10 06:20:21+00:00,,0,TarunkumarKondala/Name-scroller,689542647,Verilog,Name-scroller,12665,0,2023-09-10 06:25:01+00:00,[],None
754,https://github.com/chloewangmeow/SoC.git,2023-09-16 13:47:36+00:00,System on chip,0,chloewangmeow/SoC,692442716,Verilog,SoC,3464,0,2023-10-22 12:53:58+00:00,[],None
755,https://github.com/p-medeiros/Sap1_Verilog.git,2023-09-15 12:33:00+00:00,,0,p-medeiros/Sap1_Verilog,692038818,Verilog,Sap1_Verilog,28516,0,2023-09-22 02:51:03+00:00,[],None
756,https://github.com/Gurusatwik/SAP1-processor.git,2023-09-05 08:29:15+00:00,,0,Gurusatwik/SAP1-processor,687376935,Verilog,SAP1-processor,6,0,2023-09-13 13:31:28+00:00,[],https://api.github.com/licenses/mit
757,https://github.com/Soniya-Janjuluri/moore.git,2023-09-10 13:56:39+00:00,,0,Soniya-Janjuluri/moore,689655081,Verilog,moore,1,0,2023-09-10 13:57:50+00:00,[],None
758,https://github.com/yasmincsme/TEC498_CONTROLADOR.git,2023-09-13 17:57:18+00:00,,0,yasmincsme/TEC498_CONTROLADOR,691208377,Verilog,TEC498_CONTROLADOR,282,0,2023-09-13 18:09:19+00:00,[],None
759,https://github.com/sherry186/Digital-Systems-Design-and-Laboratory-2023.git,2023-09-03 12:59:31+00:00,,0,sherry186/Digital-Systems-Design-and-Laboratory-2023,686635228,Verilog,Digital-Systems-Design-and-Laboratory-2023,4186,0,2023-12-05 06:14:31+00:00,[],None
760,https://github.com/AleksaZatezalo/ComputerDesign.git,2023-09-13 01:47:13+00:00,,0,AleksaZatezalo/ComputerDesign,690839926,Verilog,ComputerDesign,9,0,2023-09-13 02:00:41+00:00,[],https://api.github.com/licenses/mit
761,https://github.com/drujensen/tiny16.git,2023-09-04 05:19:45+00:00,A custom 16 bit ISA for the TinyFPGA BX resembling risc-v and c6502.,0,drujensen/tiny16,686859829,Verilog,tiny16,292,0,2023-11-17 21:54:10+00:00,[],https://api.github.com/licenses/apache-2.0
762,https://github.com/yagnavivek/PES_ADD_SUB_32.git,2023-09-04 15:07:39+00:00,,0,yagnavivek/PES_ADD_SUB_32,687081143,Verilog,PES_ADD_SUB_32,26,0,2024-01-08 16:19:38+00:00,[],None
763,https://github.com/Rajarshii/mips-cpu.git,2023-09-13 02:15:34+00:00,MIPS machine implementation,0,Rajarshii/mips-cpu,690847158,Verilog,mips-cpu,47,0,2023-12-02 05:00:15+00:00,[],https://api.github.com/licenses/gpl-3.0
764,https://github.com/DishanChulawnasa/FaultTrackingFrameworkForRISC-VArchitecture.git,2023-09-07 09:24:35+00:00,Developing a fault-tracking framework for RISC-V Architecture : Designing a fault injection and tracking framework for reliability analysis of open-source hardware based on RISC-V. ,0,DishanChulawnasa/FaultTrackingFrameworkForRISC-VArchitecture,688404127,Verilog,FaultTrackingFrameworkForRISC-VArchitecture,22602,0,2023-12-20 11:39:06+00:00,[],None
765,https://github.com/ruei7916/SOC-Design.git,2023-09-16 15:31:04+00:00,,0,ruei7916/SOC-Design,692472940,Verilog,SOC-Design,5660,0,2023-10-23 14:30:35+00:00,[],None
766,https://github.com/p810105b/Simple_processor.git,2023-09-01 08:23:51+00:00,,0,p810105b/Simple_processor,685883787,Verilog,Simple_processor,420,0,2023-09-01 08:37:31+00:00,[],https://api.github.com/licenses/mit
767,https://github.com/YangLingSanShan/BUAA-CO-2206.git,2023-09-06 13:11:44+00:00,BUAA 2023 CO ,0,YangLingSanShan/BUAA-CO-2206,688008679,Verilog,BUAA-CO-2206,98,0,2023-09-06 13:37:00+00:00,[],None
768,https://github.com/Chia-Yu-Kuo/FPGA-Project.git,2023-09-10 08:50:17+00:00,There are some project from course of FIELD PROGRAMMABLE GATE ARRAY (FPGA) DESIGN and INTRODUCTION TO DIGITAL IC DESIGN,0,Chia-Yu-Kuo/FPGA-Project,689575791,Verilog,FPGA-Project,28283,0,2024-03-10 14:08:26+00:00,[],None
769,https://github.com/dlmiles/tt04-muldiv4.git,2023-09-08 05:19:52+00:00,TinyTapeout Multiply/Divide Unit,0,dlmiles/tt04-muldiv4,688784080,Verilog,tt04-muldiv4,35187,0,2023-09-08 05:22:44+00:00,[],https://api.github.com/licenses/apache-2.0
770,https://github.com/panzerstadt/verilog-wip.git,2023-09-03 11:20:59+00:00,,0,panzerstadt/verilog-wip,686608504,Verilog,verilog-wip,4,0,2023-09-03 11:21:29+00:00,[],None
771,https://github.com/Hema-m-01/final_project.git,2023-09-03 14:03:10+00:00,,0,Hema-m-01/final_project,686651941,Verilog,final_project,69,0,2023-09-03 14:06:11+00:00,[],None
772,https://github.com/Omarafifi1/swap.git,2023-09-03 14:12:18+00:00,"this project is to make the memory swap two locations if the input swap is pressed , it is done using finite state machine.",0,Omarafifi1/swap,686654455,Verilog,swap,84,0,2023-09-03 14:13:09+00:00,[],None
773,https://github.com/Srini-web/pes_fb_piso.git,2023-09-01 09:04:59+00:00,,0,Srini-web/pes_fb_piso,685897850,Verilog,pes_fb_piso,118,0,2023-09-02 02:34:42+00:00,[],None
774,https://github.com/AhmedAwad17-5-2002/Parking_Sys_Using_SV.git,2023-09-03 13:08:04+00:00,,0,AhmedAwad17-5-2002/Parking_Sys_Using_SV,686637417,Verilog,Parking_Sys_Using_SV,726,0,2023-09-03 14:31:14+00:00,[],None
775,https://github.com/wonseop1/MU0_idx_project.git,2023-09-05 13:58:44+00:00,,0,wonseop1/MU0_idx_project,687510123,Verilog,MU0_idx_project,6,0,2023-09-05 14:39:57+00:00,[],None
776,https://github.com/aildsonf/mips.git,2023-09-05 04:39:42+00:00,Implementação de MIPS (subconjunto da ISA) em Verilog,0,aildsonf/mips,687301730,Verilog,mips,17,0,2023-09-05 13:55:35+00:00,[],https://api.github.com/licenses/mit
777,https://github.com/PROJECT-SLASIC/caravel_user_project.git,2023-09-06 06:17:23+00:00,,0,PROJECT-SLASIC/caravel_user_project,687849104,Verilog,caravel_user_project,11913,0,2023-09-06 06:18:37+00:00,[],https://api.github.com/licenses/apache-2.0
778,https://github.com/Abhinandan-Singh-Baghel/aes.git,2023-09-04 20:22:49+00:00,,0,Abhinandan-Singh-Baghel/aes,687185751,Verilog,aes,6,0,2023-09-04 20:23:49+00:00,[],None
779,https://github.com/Akarsh-Hegde/pes_clk_divider.git,2023-09-05 02:56:25+00:00,,0,Akarsh-Hegde/pes_clk_divider,687276408,Verilog,pes_clk_divider,3,0,2023-09-05 02:57:27+00:00,[],None
780,https://github.com/francoriba/ALU_Basys3.git,2023-09-04 23:40:28+00:00,"Implementation of an arithmetic and logic unit in Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina",0,francoriba/ALU_Basys3,687228828,Verilog,ALU_Basys3,1325,0,2023-11-04 17:28:44+00:00,"['alu', 'computer-architecture', 'fcefyn', 'unc']",None
781,https://github.com/Veda1809/pes_pwm.git,2023-09-04 13:22:28+00:00,,0,Veda1809/pes_pwm,687038262,Verilog,pes_pwm,8748,0,2023-09-13 13:30:34+00:00,[],https://api.github.com/licenses/mit
782,https://github.com/Z-o-o-d/verilog_learn_hdlbits.01xz.net.git,2023-09-07 05:04:21+00:00,,0,Z-o-o-d/verilog_learn_hdlbits.01xz.net,688311535,Verilog,verilog_learn_hdlbits.01xz.net,18,0,2023-09-07 05:18:17+00:00,[],None
783,https://github.com/Howie354/APB.git,2023-09-11 13:38:25+00:00,一个简单的基于APB协议的主从机数据交互,0,Howie354/APB,690076300,Verilog,APB,13,0,2023-09-11 13:42:48+00:00,[],None
784,https://github.com/Howie354/FIFO.git,2023-09-11 13:30:08+00:00,三种异步FIFO的实现,0,Howie354/FIFO,690072294,Verilog,FIFO,9,0,2023-09-11 13:30:58+00:00,[],None
785,https://github.com/Yousif-Abuzeid/Spartan-6-DSP---DSP48A1---.git,2023-09-11 23:17:55+00:00,Verilog design for DSP48A1,0,Yousif-Abuzeid/Spartan-6-DSP---DSP48A1---,690290979,Verilog,Spartan-6-DSP---DSP48A1---,526,0,2023-09-11 23:18:06+00:00,[],None
786,https://github.com/wang-hsiu-cheng/DigitalLogicDesignExp_verilog.git,2023-09-11 16:24:10+00:00,,0,wang-hsiu-cheng/DigitalLogicDesignExp_verilog,690153319,Verilog,DigitalLogicDesignExp_verilog,48,0,2023-09-15 17:29:43+00:00,[],None
787,https://github.com/MahmoudLotfy10/Traffic_Light_controller.git,2023-09-12 13:38:10+00:00,Design for traffic light controller,0,MahmoudLotfy10/Traffic_Light_controller,690589155,Verilog,Traffic_Light_controller,126,0,2023-09-12 13:42:34+00:00,[],None
788,https://github.com/MahmoudSZahran/Sequential_8x8_multiplier.git,2023-09-13 22:47:46+00:00,,0,MahmoudSZahran/Sequential_8x8_multiplier,691300548,Verilog,Sequential_8x8_multiplier,23,0,2023-09-13 23:24:28+00:00,[],None
789,https://github.com/alaarabie/digital_design.git,2023-09-14 09:01:07+00:00,,0,alaarabie/digital_design,691478159,Verilog,digital_design,93,0,2023-09-14 09:04:57+00:00,[],None
790,https://github.com/MahmoudSZahran/SPI-Protocol-Implementation-using-SystemVerilog-HDL.git,2023-09-13 15:10:11+00:00,,0,MahmoudSZahran/SPI-Protocol-Implementation-using-SystemVerilog-HDL,691135337,Verilog,SPI-Protocol-Implementation-using-SystemVerilog-HDL,7,0,2023-09-13 15:38:57+00:00,[],None
791,https://github.com/hnminh1908/Caravel-Project.git,2023-09-09 06:17:07+00:00,,0,hnminh1908/Caravel-Project,689222830,Verilog,Caravel-Project,11909,0,2023-09-09 06:18:24+00:00,[],https://api.github.com/licenses/apache-2.0
792,https://github.com/mohamedelsayed14/Verilog-Training-Projects.git,2023-09-07 08:16:05+00:00,,0,mohamedelsayed14/Verilog-Training-Projects,688377411,Verilog,Verilog-Training-Projects,823,0,2023-09-07 08:20:09+00:00,[],None
793,https://github.com/Wangxianke123/HDLbits_solution.git,2023-09-15 03:00:49+00:00,solution of HDLBits,0,Wangxianke123/HDLbits_solution,691851406,Verilog,HDLbits_solution,26,0,2023-09-15 03:27:13+00:00,[],None
794,https://github.com/9964ERESH/8-BIT-MULTIPLIER-.git,2023-09-15 03:57:35+00:00,,0,9964ERESH/8-BIT-MULTIPLIER-,691864836,Verilog,8-BIT-MULTIPLIER-,3,0,2023-09-15 03:59:37+00:00,[],None
795,https://github.com/Ogatarina-sq/PIDcontrol-auto-tracking-car.git,2023-08-30 07:20:51+00:00,,0,Ogatarina-sq/PIDcontrol-auto-tracking-car,684947335,Verilog,PIDcontrol-auto-tracking-car,965,0,2023-08-30 07:31:18+00:00,[],None
796,https://github.com/onkarsm22/Asynchronous_FIFO.git,2023-08-29 07:01:09+00:00,,0,onkarsm22/Asynchronous_FIFO,684458543,Verilog,Asynchronous_FIFO,3,0,2023-08-29 07:02:49+00:00,[],None
797,https://github.com/EdigaSuseela407/CourseFile.git,2023-08-30 10:10:01+00:00,,0,EdigaSuseela407/CourseFile,685008027,Verilog,CourseFile,96,0,2023-08-30 10:13:18+00:00,[],None
798,https://github.com/HanumantharaoG9VLSI/fsm_sequence_detercors_project5.git,2023-08-31 10:19:29+00:00,it contains mealy and moore sequence detectors verilog code,0,HanumantharaoG9VLSI/fsm_sequence_detercors_project5,685478373,Verilog,fsm_sequence_detercors_project5,1,0,2023-08-31 10:22:18+00:00,[],None
799,https://github.com/divyajalikoppa/Verilog.git,2023-08-31 07:23:47+00:00,verilog hdl codes,0,divyajalikoppa/Verilog,685417946,Verilog,Verilog,5,0,2023-08-31 17:19:12+00:00,[],None
800,https://github.com/chokkapuvandana/32-bit-floatingpoint-ALU.git,2023-08-31 18:13:08+00:00,,0,chokkapuvandana/32-bit-floatingpoint-ALU,685661997,Verilog,32-bit-floatingpoint-ALU,7,0,2023-08-31 18:15:10+00:00,[],None
801,https://github.com/saikrishnagujju/32-Bit-Floating_Point-ALU.git,2023-08-31 18:12:30+00:00,,0,saikrishnagujju/32-Bit-Floating_Point-ALU,685661756,Verilog,32-Bit-Floating_Point-ALU,7,0,2023-08-31 18:14:36+00:00,[],None
802,https://github.com/shayan-taheri/CYENG225_MicrocontrollerEssentialsForCyberApplications.git,2023-08-29 18:02:12+00:00,,0,shayan-taheri/CYENG225_MicrocontrollerEssentialsForCyberApplications,684720000,Verilog,CYENG225_MicrocontrollerEssentialsForCyberApplications,10855,0,2023-08-29 18:04:14+00:00,[],None
803,https://github.com/Abdoemad220/ALSU.git,2023-08-31 21:56:53+00:00,,0,Abdoemad220/ALSU,685729033,Verilog,ALSU,2,0,2023-08-31 21:58:34+00:00,[],None
804,https://github.com/chandanabgowda/Full_Adder.git,2023-09-12 16:43:02+00:00,"A full adder is a digital circuit that performs addition of three binary digits: A, B, and a carry-in (Cin). It produces two outputs: Sum (S) and Carry-out (Cout). A full adder takes into account the carry generated by adding two binary numbers and adds it to a third number.",0,chandanabgowda/Full_Adder,690676840,Verilog,Full_Adder,4,0,2023-09-12 16:44:16+00:00,[],None
805,https://github.com/Armin-armin/Image-Smoother-Verilog.git,2023-09-09 11:07:11+00:00,"A Verilog project which receives the bits of an image, applies smoothing effect, and produces the bits of the output image.",0,Armin-armin/Image-Smoother-Verilog,689293431,Verilog,Image-Smoother-Verilog,918,0,2023-09-09 11:15:23+00:00,[],None
806,https://github.com/Armin-armin/RISC-V-RV32I.git,2023-09-09 10:34:41+00:00,Verilog source and test files for a 32-bit RISC-V processor.,0,Armin-armin/RISC-V-RV32I,689285584,Verilog,RISC-V-RV32I,1108,0,2023-09-09 10:42:20+00:00,[],None
807,https://github.com/StuLiMing/CPU_1.git,2023-09-13 14:13:38+00:00,一个用Verilog实现的简单的CPU，能够运行MIPS指令集的一个简单的子集,0,StuLiMing/CPU_1,691109356,Verilog,CPU_1,6,0,2023-09-13 14:42:58+00:00,[],None
808,https://github.com/XH-Liao/elevator.git,2023-09-15 20:19:07+00:00,電梯面板設計,0,XH-Liao/elevator,692211157,Verilog,elevator,9,0,2023-09-15 20:35:42+00:00,[],https://api.github.com/licenses/apache-2.0
809,https://github.com/ajmj98/rtl_codes.git,2023-09-15 17:07:02+00:00,,0,ajmj98/rtl_codes,692148976,Verilog,rtl_codes,170,0,2023-09-15 17:21:14+00:00,[],None
810,https://github.com/jason611130/verilog_ASE.git,2023-09-04 02:35:05+00:00,Learning verilog,0,jason611130/verilog_ASE,686822153,Verilog,verilog_ASE,6,0,2023-11-29 10:39:29+00:00,[],None
811,https://github.com/ZSteam77/Cisc-CPU.git,2023-09-02 09:21:24+00:00,,0,ZSteam77/Cisc-CPU,686282888,Verilog,Cisc-CPU,10565,0,2023-12-07 00:28:09+00:00,[],None
812,https://github.com/khsong07/ECE_exp2.git,2023-09-07 02:26:06+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,khsong07/ECE_exp2,688272298,Verilog,ECE_exp2,67,0,2023-09-10 08:16:01+00:00,[],None
813,https://github.com/HAS-USP/PCS3115.git,2023-09-03 23:43:59+00:00,Repositório do grupo 13 para a disciplina PCS3115 - Sistemas Digitais I,0,HAS-USP/PCS3115,686786898,Verilog,PCS3115,26008,0,2024-01-01 17:03:10+00:00,[],None
814,https://github.com/circuitpotato/32bit_ARMv3_Processor.git,2023-09-01 10:56:28+00:00,,0,circuitpotato/32bit_ARMv3_Processor,685934935,Verilog,32bit_ARMv3_Processor,14066,0,2024-02-06 10:40:35+00:00,[],None
815,https://github.com/spurthimalode/1-8Demux_RTL-to-GDSII.git,2023-09-06 14:16:00+00:00,,0,spurthimalode/1-8Demux_RTL-to-GDSII,688037263,Verilog,1-8Demux_RTL-to-GDSII,41,0,2024-03-07 18:17:50+00:00,[],https://api.github.com/licenses/apache-2.0
816,https://github.com/Chia-Yu-Kuo/Hardware-design.git,2023-09-10 09:04:17+00:00,"There are some project from courses of INTRODUCTION TO VLSI CAD, INTRODUCTION TO DIGITAL IC DESIGN, VLSI SYSTEM DESIGN amd INTRODUCTION TO FLAT PANEL DISPLAY",0,Chia-Yu-Kuo/Hardware-design,689579048,Verilog,Hardware-design,29442,0,2024-03-10 14:08:04+00:00,[],None
817,https://github.com/Jytesh/DCD_lab.git,2023-09-14 06:21:24+00:00,Collection of DCD Lab Verilog Experiments for NIT Warangal,0,Jytesh/DCD_lab,691416870,Verilog,DCD_lab,1289,0,2023-09-14 06:24:01+00:00,[],None
818,https://github.com/AliAhmed0000/Spartan6-DSP48A1.git,2023-09-02 02:34:15+00:00,,0,AliAhmed0000/Spartan6-DSP48A1,686200808,Verilog,Spartan6-DSP48A1,6,0,2023-09-02 02:37:16+00:00,[],None
819,https://github.com/kimbeomjoon99/CSE3016.git,2023-09-03 06:19:39+00:00,,0,kimbeomjoon99/CSE3016,686542752,Verilog,CSE3016,31388,0,2023-09-03 06:23:55+00:00,[],None
820,https://github.com/deepanshi919/8_bit_Microprocessor.git,2023-08-31 08:06:03+00:00,,0,deepanshi919/8_bit_Microprocessor,685431980,Verilog,8_bit_Microprocessor,219,0,2023-08-31 08:11:18+00:00,[],None
821,https://github.com/HanumantharaoG9VLSI/binary_to_gray_code_converter.git,2023-08-31 09:23:57+00:00,binary to gray code converter,0,HanumantharaoG9VLSI/binary_to_gray_code_converter,685459692,Verilog,binary_to_gray_code_converter,1,0,2023-08-31 09:25:28+00:00,[],None
822,https://github.com/HanumantharaoG9VLSI/ring_counter.git,2023-08-31 10:03:34+00:00,ring counter verilog code,0,HanumantharaoG9VLSI/ring_counter,685473145,Verilog,ring_counter,2,0,2023-08-31 10:04:57+00:00,[],None
823,https://github.com/multi-megaman/Arquitetura-projeto-2.git,2023-08-29 18:39:35+00:00,Implementação do MIPS monociclo utilizando Verilog,0,multi-megaman/Arquitetura-projeto-2,684734394,Verilog,Arquitetura-projeto-2,196157,0,2023-08-29 18:39:48+00:00,[],None
824,https://github.com/HanumantharaoG9VLSI/ripple_carry_adder.git,2023-08-31 05:16:22+00:00,ripple carry adder,0,HanumantharaoG9VLSI/ripple_carry_adder,685379823,Verilog,ripple_carry_adder,1,0,2023-08-31 05:19:09+00:00,[],None
825,https://github.com/yashasadi/pes_vending_machine.git,2023-09-01 08:52:47+00:00,,0,yashasadi/pes_vending_machine,685893650,Verilog,pes_vending_machine,4,0,2023-09-01 08:54:42+00:00,[],None
826,https://github.com/vishnupriyapesu/pes_usr.git,2023-09-01 09:29:26+00:00,,0,vishnupriyapesu/pes_usr,685906867,Verilog,pes_usr,112,0,2023-09-01 09:31:12+00:00,[],None
827,https://github.com/NandeeshaSwamy/pes_igc_design.git,2023-09-01 09:55:36+00:00,,0,NandeeshaSwamy/pes_igc_design,685915501,Verilog,pes_igc_design,49,0,2023-11-04 12:57:33+00:00,[],None
828,https://github.com/HassanKhaled11/Synchronizers.git,2023-09-09 02:22:06+00:00,,0,HassanKhaled11/Synchronizers,689177687,Verilog,Synchronizers,301,0,2023-09-09 02:26:24+00:00,[],None
829,https://github.com/abhi09v/TCL-Scripting.git,2023-08-29 05:52:55+00:00,,0,abhi09v/TCL-Scripting,684436151,Verilog,TCL-Scripting,14725,0,2023-08-29 06:19:52+00:00,[],None
830,https://github.com/DongbeomSon/AIHA_CONV_ACC.git,2023-08-29 05:49:37+00:00,2023 AIHA lab // Graduation products,0,DongbeomSon/AIHA_CONV_ACC,684435142,Verilog,AIHA_CONV_ACC,815,0,2023-08-29 06:10:12+00:00,[],https://api.github.com/licenses/apache-2.0
831,https://github.com/TruongPNguyen/color-recognizer.git,2023-09-06 01:09:58+00:00,,0,TruongPNguyen/color-recognizer,687769919,Verilog,color-recognizer,3840,0,2023-09-06 01:59:26+00:00,[],None
832,https://github.com/muxinyu1/buzzer-demo.git,2023-09-06 07:22:14+00:00,蜂鸣器demo,0,muxinyu1/buzzer-demo,687871932,Verilog,buzzer-demo,40,0,2023-09-06 07:29:18+00:00,"['fpga', 'verilog', 'vivado', 'xilinx']",None
833,https://github.com/nguyendaithien/COde_verilog_tham_khao.git,2023-09-07 15:55:40+00:00,,0,nguyendaithien/COde_verilog_tham_khao,688563664,Verilog,COde_verilog_tham_khao,2894,0,2023-09-07 16:18:35+00:00,[],None
834,https://github.com/nanfangouyang/booth.git,2023-09-06 06:00:15+00:00,,0,nanfangouyang/booth,687843695,Verilog,booth,3,0,2023-09-06 06:01:14+00:00,[],None
835,https://github.com/mohamedelsayed14/GPU-Accelerator-3D-Graphics-Hardware-Accelerator-.git,2023-09-07 07:51:17+00:00,,0,mohamedelsayed14/GPU-Accelerator-3D-Graphics-Hardware-Accelerator-,688367920,Verilog,GPU-Accelerator-3D-Graphics-Hardware-Accelerator-,9869,0,2023-09-07 07:54:47+00:00,[],None
836,https://github.com/iyervarsha12/MIPS-4-Stage-Pipelined-Processor.git,2023-09-09 15:33:37+00:00,,0,iyervarsha12/MIPS-4-Stage-Pipelined-Processor,689369119,Verilog,MIPS-4-Stage-Pipelined-Processor,206,0,2023-09-09 15:34:35+00:00,[],https://api.github.com/licenses/mit
837,https://github.com/usman1515/tt05_my_design.git,2023-09-15 20:40:39+00:00,,0,usman1515/tt05_my_design,692216718,Verilog,tt05_my_design,12,0,2023-09-15 20:40:44+00:00,[],https://api.github.com/licenses/apache-2.0
838,https://github.com/rudrajyotiroy/Lift_Controller.git,2023-09-14 19:54:46+00:00,,0,rudrajyotiroy/Lift_Controller,691745575,Verilog,Lift_Controller,8037,0,2023-09-14 19:54:55+00:00,[],None
839,https://github.com/PlywoodMonkey/CSEE4270-Design-of-Digital-Systems.git,2023-09-14 17:29:30+00:00,,0,PlywoodMonkey/CSEE4270-Design-of-Digital-Systems,691692444,Verilog,CSEE4270-Design-of-Digital-Systems,2274,0,2023-10-31 18:15:18+00:00,[],None
840,https://github.com/alexxandert/CarParkingSystem-Verilog.git,2023-09-14 18:53:40+00:00,"A digital car parking system to optimize and monitor parking spaces efficiently using Verilog. Developed finite state machine (FSM) models for parking slot allocation and monitoring.. Implemented features like real-time parking space availability tracking, auto-allocation of parking spots, and over-capacity alerts.",0,alexxandert/CarParkingSystem-Verilog,691724965,Verilog,CarParkingSystem-Verilog,419,0,2023-10-26 19:56:50+00:00,[],None
841,https://github.com/saisanwariya/pipeline-stalls-for-Fast-CPU.git,2023-09-14 17:51:35+00:00,,0,saisanwariya/pipeline-stalls-for-Fast-CPU,691701438,Verilog,pipeline-stalls-for-Fast-CPU,3061,0,2023-09-14 17:52:24+00:00,[],None
842,https://github.com/changde0628/HDLbits_solution.git,2023-08-31 08:20:13+00:00,Record the code of Verilog in HDLbits,0,changde0628/HDLbits_solution,685436947,Verilog,HDLbits_solution,4,0,2023-08-31 16:17:05+00:00,[],https://api.github.com/licenses/mit
843,https://github.com/NishitaNJ/pes_R2_4BM.git,2023-09-01 17:33:12+00:00,,0,NishitaNJ/pes_R2_4BM,686079398,Verilog,pes_R2_4BM,68,0,2023-10-16 15:32:50+00:00,[],None
844,https://github.com/bharath19-gs/UART.git,2023-09-02 14:13:14+00:00,,0,bharath19-gs/UART,686356082,Verilog,UART,11913,0,2023-09-02 14:14:24+00:00,[],https://api.github.com/licenses/apache-2.0
845,https://github.com/Ayman-Mostafa2002/Spartan6-DSP48A1.git,2023-08-30 05:00:19+00:00,"The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math-intensive applications.",0,Ayman-Mostafa2002/Spartan6-DSP48A1,684905286,Verilog,Spartan6-DSP48A1,147,0,2023-08-30 05:02:00+00:00,[],None
846,https://github.com/SpeedyPetey/CPU-Design.git,2023-09-05 13:59:35+00:00,,0,SpeedyPetey/CPU-Design,687510469,Verilog,CPU-Design,11,0,2023-09-05 14:01:22+00:00,[],None
847,https://github.com/rudra-101/8-bit-vedic-multiplier.git,2023-09-05 14:31:17+00:00,,0,rudra-101/8-bit-vedic-multiplier,687525365,Verilog,8-bit-vedic-multiplier,242,0,2023-09-05 14:36:49+00:00,[],None
848,https://github.com/YHK00103/CO-Lab3-Single-Cycle-CPU-Complete-Edition.git,2023-09-11 14:02:03+00:00,,0,YHK00103/CO-Lab3-Single-Cycle-CPU-Complete-Edition,690087238,Verilog,CO-Lab3-Single-Cycle-CPU-Complete-Edition,1369,0,2023-09-11 14:05:12+00:00,[],None
849,https://github.com/kirsjo/ECE128-Lab2.git,2023-09-15 16:23:04+00:00,"Verilog, Constraints file, and testbench from lab 2. Builds a 1-bit full adder on a Basys 3 board.",0,kirsjo/ECE128-Lab2,692132715,Verilog,ECE128-Lab2,2,0,2023-09-15 16:46:55+00:00,[],None
850,https://github.com/asaraf7/ULQC_LDO.git,2023-09-15 13:42:36+00:00,"Repository for UNIC-CASS 2023, Design Submission by Team ULQC_LDO, from Indian Institute of Technology Kharagpur",0,asaraf7/ULQC_LDO,692068377,Verilog,ULQC_LDO,11909,0,2023-09-15 13:44:02+00:00,[],https://api.github.com/licenses/apache-2.0
851,https://github.com/jtremesay/openrail.git,2023-09-13 16:39:01+00:00,,0,jtremesay/openrail,691173913,Verilog,openrail,59,0,2023-09-13 16:40:05+00:00,[],None
852,https://github.com/sinkanishk/Computer-Architecture-Lab.git,2023-09-13 16:22:33+00:00,,0,sinkanishk/Computer-Architecture-Lab,691166492,Verilog,Computer-Architecture-Lab,3700,0,2023-09-13 16:31:29+00:00,[],None
853,https://github.com/Vikas965164/8_Bit_ALU.git,2023-09-13 17:34:18+00:00,,0,Vikas965164/8_Bit_ALU,691199093,Verilog,8_Bit_ALU,141,0,2023-11-05 12:08:52+00:00,[],None
854,https://github.com/Abdelrhmankaram/Verilog-Car_Garage.git,2023-09-10 08:58:22+00:00,,0,Abdelrhmankaram/Verilog-Car_Garage,689577701,Verilog,Verilog-Car_Garage,553,0,2023-09-13 19:10:58+00:00,[],None
855,https://github.com/Sharathsv08/mod-16-counter.git,2023-09-13 04:24:17+00:00,,0,Sharathsv08/mod-16-counter,690879447,Verilog,mod-16-counter,2,0,2023-09-13 04:25:54+00:00,[],None
856,https://github.com/aastha0603/32-Bit-Floating-Point-Arithmetic-Logic-Unit.git,2023-08-30 20:21:16+00:00,,0,aastha0603/32-Bit-Floating-Point-Arithmetic-Logic-Unit,685246381,Verilog,32-Bit-Floating-Point-Arithmetic-Logic-Unit,7,0,2023-11-29 19:52:25+00:00,[],None
857,https://github.com/stayhard0508/ECE_exp2.git,2023-09-10 08:37:46+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,stayhard0508/ECE_exp2,689572935,Verilog,ECE_exp2,99,0,2023-09-10 13:18:52+00:00,[],None
858,https://github.com/Flanagan-Lab-Neutron-Detector/nr1b-sqt56-bridge.git,2023-08-29 18:36:19+00:00,NR1B-SQT56 QSPI to Parallel Asynchronous NOR Bridge,0,Flanagan-Lab-Neutron-Detector/nr1b-sqt56-bridge,684733146,Verilog,nr1b-sqt56-bridge,185,0,2024-01-02 01:41:48+00:00,[],None
859,https://github.com/OmniaMohamed12/Cache-Controller-Implementation-with-Write-Through-Policy.git,2023-09-04 16:32:56+00:00,Cache Controller Implementation with Write-Through Policy using verilog ,0,OmniaMohamed12/Cache-Controller-Implementation-with-Write-Through-Policy,687112327,Verilog,Cache-Controller-Implementation-with-Write-Through-Policy,488,0,2024-01-23 14:45:34+00:00,[],None
860,https://github.com/2uger/uart.git,2023-09-04 09:17:27+00:00,,0,2uger/uart,686941496,Verilog,uart,2429,0,2023-11-19 10:23:53+00:00,"['cocotb', 'uart', 'verilog', 'fpga', 'hardware', 'uart-verilog', 'xilinx-fpga']",None
861,https://github.com/Thumbs-up-emoji/DD.git,2023-09-07 05:53:39+00:00,Verilog stuff,0,Thumbs-up-emoji/DD,688325305,Verilog,DD,94,0,2023-09-13 07:53:04+00:00,[],None
862,https://github.com/RajKohale/FPGAspeaks.git,2023-08-31 17:33:24+00:00,This is my first project.,0,RajKohale/FPGAspeaks,685647025,Verilog,FPGAspeaks,339,0,2023-10-20 08:39:06+00:00,[],None
863,https://github.com/vivek8904/pes_fmul.git,2023-09-01 09:32:12+00:00,Fraction Multiplication,0,vivek8904/pes_fmul,685907747,Verilog,pes_fmul,11,0,2023-09-01 09:33:04+00:00,[],None
864,https://github.com/0marAmr/Pipelined_MIPS_Processor.git,2023-09-16 13:58:27+00:00,,0,0marAmr/Pipelined_MIPS_Processor,692445875,Verilog,Pipelined_MIPS_Processor,751,0,2023-09-16 13:59:15+00:00,[],None
865,https://github.com/n4tlf/Quartus_Waveshare.git,2023-09-14 03:37:58+00:00,N4TLF fixes for Waveshare module on John's Z80 FPGA SBC,0,n4tlf/Quartus_Waveshare,691371327,Verilog,Quartus_Waveshare,2229,0,2023-09-14 03:38:06+00:00,[],None
866,https://github.com/YashChavda777/Decoder-2x4.git,2023-09-13 16:45:26+00:00,,0,YashChavda777/Decoder-2x4,691176839,Verilog,Decoder-2x4,1,0,2023-09-13 16:45:57+00:00,[],None
867,https://github.com/Sarunesh/Verilog.git,2023-09-14 06:27:14+00:00,"In this repos, I've included the codes that're written by me using Verilog HDL. ",0,Sarunesh/Verilog,691418905,Verilog,Verilog,195,0,2023-09-14 06:37:06+00:00,[],None
868,https://github.com/9964ERESH/32-BIT--CARRY-LOOK-ADDER.git,2023-09-15 03:49:03+00:00,,0,9964ERESH/32-BIT--CARRY-LOOK-ADDER,691862945,Verilog,32-BIT--CARRY-LOOK-ADDER,830,0,2023-09-15 03:54:33+00:00,[],None
869,https://github.com/roncedupon/Transformer.git,2023-09-16 09:43:57+00:00,,0,roncedupon/Transformer,692376282,Verilog,Transformer,2046,0,2023-09-16 09:49:13+00:00,[],None
870,https://github.com/psg-titech/apris-2023-experiments.git,2023-09-15 12:42:09+00:00,Resources for the experiments in APRIS 2023. ,0,psg-titech/apris-2023-experiments,692042568,Verilog,apris-2023-experiments,5625,0,2023-10-21 02:22:13+00:00,[],None
871,https://github.com/riscvsi/serverul.git,2023-09-15 14:23:55+00:00,,0,riscvsi/serverul,692085751,Verilog,serverul,9042,0,2023-09-15 14:25:44+00:00,[],None
872,https://github.com/PrettyMisaka/gowin_fpga_study.git,2023-09-10 03:12:29+00:00,,0,PrettyMisaka/gowin_fpga_study,689509403,Verilog,gowin_fpga_study,42695,0,2023-11-11 16:33:54+00:00,[],None
873,https://github.com/harshasus/hfadder.git,2023-08-30 19:03:12+00:00,,0,harshasus/hfadder,685219660,Verilog,hfadder,28,0,2023-08-31 14:04:53+00:00,[],None
874,https://github.com/suchuankai/RISC-V-PipelineCPU.git,2023-09-01 01:57:42+00:00,RISC-V Five-Stage Pipeline CPU Implemented by SystemVerilog,0,suchuankai/RISC-V-PipelineCPU,685780971,Verilog,RISC-V-PipelineCPU,11590,0,2023-09-02 04:23:20+00:00,[],None
875,https://github.com/mauriya0202/pes_crc16_parallel.git,2023-09-01 14:02:38+00:00,,0,mauriya0202/pes_crc16_parallel,686003696,Verilog,pes_crc16_parallel,109,0,2023-09-01 14:08:27+00:00,[],None
876,https://github.com/ANKURJUEE/mips-32-bit-5-stage-pipelined-processor.git,2023-08-31 14:57:27+00:00,,0,ANKURJUEE/mips-32-bit-5-stage-pipelined-processor,685584158,Verilog,mips-32-bit-5-stage-pipelined-processor,17,0,2023-08-31 15:34:03+00:00,[],None
877,https://github.com/HanumantharaoG9VLSI/twisted_ring_counter.git,2023-08-31 10:05:48+00:00,12twisted ring counter verilog code,0,HanumantharaoG9VLSI/twisted_ring_counter,685473884,Verilog,twisted_ring_counter,2,0,2023-08-31 10:06:49+00:00,[],None
878,https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-35.git,2023-08-31 11:38:47+00:00,Moore FSM,0,rajitha0119/100-DAYS-OF-RTL--DAY-35,685505031,Verilog,100-DAYS-OF-RTL--DAY-35,125,0,2023-08-31 11:41:00+00:00,[],None
879,https://github.com/PJM0213/Verilog_Decoder.git,2023-08-31 05:19:41+00:00,,0,PJM0213/Verilog_Decoder,685380602,Verilog,Verilog_Decoder,1,0,2023-08-31 05:20:04+00:00,[],None
880,https://github.com/Hyunkil76/Velilog_Stopwatch.git,2023-09-02 02:00:55+00:00,,0,Hyunkil76/Velilog_Stopwatch,686195128,Verilog,Velilog_Stopwatch,1296,0,2023-09-02 02:09:15+00:00,[],None
881,https://github.com/valmyr/VeriRISC_CPU_Design.git,2023-09-02 18:29:30+00:00,O modelo VeriRISC é um processador com conjunto de instruções muito reduzido codificado no Verilog HDL.,0,valmyr/VeriRISC_CPU_Design,686421687,Verilog,VeriRISC_CPU_Design,712,0,2023-09-02 19:24:18+00:00,[],None
882,https://github.com/Tushars-97/Implementing-Asynchronous-FIFO-Using-Verilog.git,2023-08-29 05:59:09+00:00,,0,Tushars-97/Implementing-Asynchronous-FIFO-Using-Verilog,684438154,Verilog,Implementing-Asynchronous-FIFO-Using-Verilog,3,0,2023-08-29 06:00:32+00:00,[],None
883,https://github.com/yhx88huge/project.git,2023-08-29 02:05:52+00:00,,0,yhx88huge/project,684370202,Verilog,project,2794,0,2023-08-29 02:46:07+00:00,[],None
884,https://github.com/sohamgokhale/Connect4-Scoreboard.git,2023-09-07 10:20:18+00:00,Scoreboard module for Verilog Connect four game.,0,sohamgokhale/Connect4-Scoreboard,688425534,Verilog,Connect4-Scoreboard,7,0,2023-09-07 10:22:50+00:00,[],None
885,https://github.com/dip-0011/divider_ckt.git,2023-09-07 18:36:49+00:00,Binary division circuit using repeated subtraction,0,dip-0011/divider_ckt,688624081,Verilog,divider_ckt,5,0,2023-09-07 18:38:53+00:00,[],None
886,https://github.com/Omarafifi1/ALSU.git,2023-09-03 13:36:15+00:00,arithmetic logic shift unit ,0,Omarafifi1/ALSU,686644708,Verilog,ALSU,323,0,2023-09-03 13:48:30+00:00,[],None
887,https://github.com/Ibroad/My_Verilog_Module.git,2023-09-05 03:39:07+00:00,A repo storing all used and verified module for a fast design,0,Ibroad/My_Verilog_Module,687286949,Verilog,My_Verilog_Module,2,0,2023-09-05 03:48:35+00:00,[],None
888,https://github.com/kgw08003/HDL_coding.git,2023-09-04 10:27:08+00:00,,0,kgw08003/HDL_coding,686967808,Verilog,HDL_coding,6,0,2023-09-04 10:28:50+00:00,[],None
889,https://github.com/nrc2/SD_Project2.git,2023-09-03 02:26:38+00:00,Calculadora - Projeto UFPE ,0,nrc2/SD_Project2,686504738,Verilog,SD_Project2,16012,0,2023-09-03 02:29:58+00:00,[],None
890,https://github.com/rabieifk/efabless_project.git,2023-09-08 20:17:59+00:00,,0,rabieifk/efabless_project,689106125,Verilog,efabless_project,11909,0,2023-09-08 20:19:16+00:00,[],https://api.github.com/licenses/apache-2.0
891,https://github.com/Howie354/UART.git,2023-09-10 05:43:44+00:00,一个简单的基于uart协议的主从机数据交互,0,Howie354/UART,689535437,Verilog,UART,5,0,2023-09-11 08:04:47+00:00,[],None
892,https://github.com/yuchengwang1121/Verilog_Classic_Problems.git,2023-09-10 09:55:36+00:00,,0,yuchengwang1121/Verilog_Classic_Problems,689591022,Verilog,Verilog_Classic_Problems,869,0,2023-09-10 19:07:50+00:00,[],None
893,https://github.com/pkuligowski/riscv_tests.git,2023-09-09 20:39:31+00:00,Testing RISC-V,0,pkuligowski/riscv_tests,689445804,Verilog,riscv_tests,37,0,2023-09-09 20:44:12+00:00,[],https://api.github.com/licenses/apache-2.0
894,https://github.com/Soniya-Janjuluri/moorenon.git,2023-09-10 13:58:13+00:00,,0,Soniya-Janjuluri/moorenon,689655565,Verilog,moorenon,1,0,2023-09-10 13:59:07+00:00,[],None
895,https://github.com/KATTA-00/RV32IM-Pipeline-Processor.git,2023-09-10 13:21:13+00:00,,0,KATTA-00/RV32IM-Pipeline-Processor,689645140,Verilog,RV32IM-Pipeline-Processor,5,0,2023-09-10 13:21:23+00:00,[],None
896,https://github.com/Vijayn25/HDLbits.git,2023-09-12 10:29:07+00:00,,0,Vijayn25/HDLbits,690506871,Verilog,HDLbits,21,0,2023-09-12 10:31:14+00:00,[],None
897,https://github.com/R0B0T003/traffic_light_control.git,2023-09-12 14:28:53+00:00,,0,R0B0T003/traffic_light_control,690614479,Verilog,traffic_light_control,415,0,2023-09-12 14:33:03+00:00,[],None
898,https://github.com/urish/tt05-3x2-tiles-test.git,2023-09-13 11:05:01+00:00,Testing the 3x2 tiles size for tt05,0,urish/tt05-3x2-tiles-test,691026784,Verilog,tt05-3x2-tiles-test,16,0,2023-09-13 11:08:32+00:00,[],https://api.github.com/licenses/apache-2.0
899,https://github.com/venkateshn19/Verilog-codes.git,2023-09-04 19:04:35+00:00,,0,venkateshn19/Verilog-codes,687162459,Verilog,Verilog-codes,39,0,2023-09-04 19:05:27+00:00,[],None
900,https://github.com/fuweiting/CO_Lab2_32-bit_ALU.git,2023-09-05 16:47:01+00:00,,0,fuweiting/CO_Lab2_32-bit_ALU,687619905,Verilog,CO_Lab2_32-bit_ALU,280,0,2023-09-05 16:48:49+00:00,[],None
901,https://github.com/m0jks/corundum.git,2023-09-05 16:46:01+00:00,,0,m0jks/corundum,687619362,Verilog,corundum,8868,0,2023-09-05 16:50:41+00:00,[],
902,https://github.com/IUST-Computer-Organization/Spring-2023.git,2023-09-07 20:34:07+00:00,Files and Documents for the Class of Spring 2023,0,IUST-Computer-Organization/Spring-2023,688660754,Verilog,Spring-2023,16470,0,2023-09-18 22:42:07+00:00,[],None
903,https://github.com/aricneto/projeto-ihs-old.git,2023-09-06 00:56:01+00:00,Projeto para a disciplina IHS - 2023.1,0,aricneto/projeto-ihs-old,687766571,Verilog,projeto-ihs-old,1483,0,2023-09-16 03:24:50+00:00,[],https://api.github.com/licenses/gpl-3.0
904,https://github.com/lhclbt/ECE4750lab.git,2023-09-06 06:53:40+00:00,,0,lhclbt/ECE4750lab,687861417,Verilog,ECE4750lab,59,0,2023-09-06 07:00:34+00:00,[],None
905,https://github.com/IoannisIn/tt4_test.git,2023-09-06 13:03:00+00:00,,0,IoannisIn/tt4_test,688005041,Verilog,tt4_test,35,0,2023-09-06 13:05:37+00:00,[],https://api.github.com/licenses/apache-2.0
906,https://github.com/hard-won/Mapreduce_verilog.git,2023-09-06 09:15:50+00:00,,0,hard-won/Mapreduce_verilog,687916485,Verilog,Mapreduce_verilog,106,0,2023-09-06 09:18:26+00:00,[],None
907,https://github.com/byu-ecen522r-vlsi-cad/labs-jgoeders.git,2023-09-11 18:46:25+00:00,labs-jgoeders created by GitHub Classroom,0,byu-ecen522r-vlsi-cad/labs-jgoeders,690211052,Verilog,labs-jgoeders,386,0,2023-10-16 18:57:35+00:00,[],None
908,https://github.com/Kowarder/FPGA.git,2023-09-15 13:35:11+00:00,,0,Kowarder/FPGA,692065283,Verilog,FPGA,321,0,2023-10-30 20:54:47+00:00,[],None
909,https://github.com/p810105b/FPGA_Lab.git,2023-09-01 06:28:02+00:00,,0,p810105b/FPGA_Lab,685845195,Verilog,FPGA_Lab,1236,0,2024-02-10 06:15:10+00:00,[],None
910,https://github.com/xmy01/xmy01.git,2023-09-06 11:10:12+00:00,,0,xmy01/xmy01,687958400,Verilog,xmy01,134,0,2024-03-04 13:10:27+00:00,[],None
911,https://github.com/Benisonpin/isp_cteTWLCEO.git,2023-09-04 03:46:08+00:00,,1,Benisonpin/isp_cteTWLCEO,686838408,Verilog,isp_cteTWLCEO,320997,0,2023-09-20 17:39:47+00:00,[],https://api.github.com/licenses/apache-2.0
912,https://github.com/Gowda07/pes_smartlocksystem.git,2023-09-01 16:18:19+00:00,,0,Gowda07/pes_smartlocksystem,686054081,Verilog,pes_smartlocksystem,48,0,2023-09-07 10:16:34+00:00,[],None
913,https://github.com/woni1213/KAERI-TRBDS3.git,2023-08-31 09:16:10+00:00,4 Ch ADC 장비의 ADC IC 변경한 버전,0,woni1213/KAERI-TRBDS3,685456939,Verilog,KAERI-TRBDS3,13,0,2023-08-31 09:16:50+00:00,[],None
914,https://github.com/HanumantharaoG9VLSI/adder_cum_subtractor.git,2023-08-31 09:26:52+00:00,adder cum subtractor,0,HanumantharaoG9VLSI/adder_cum_subtractor,685460799,Verilog,adder_cum_subtractor,0,0,2023-08-31 09:37:10+00:00,[],None
915,https://github.com/voniu/E203_spi_enhance.git,2023-08-31 03:50:17+00:00,e203 spi 的增强版，支持同时收发,0,voniu/E203_spi_enhance,685356813,Verilog,E203_spi_enhance,11,0,2023-08-31 05:41:07+00:00,[],None
916,https://github.com/YashChavda777/Half_adder.git,2023-09-01 06:10:25+00:00,"I've uploaded a half adder using Verilog on GitHub, along with its testbench. A half adder is a basic digital circuit that adds two binary numbers. The Verilog code defines how this circuit works, and the testbench helps check if it's functioning correctly. You can find the code and testbench on my GitHub repository for further reference and use.",0,YashChavda777/Half_adder,685839887,Verilog,Half_adder,2,0,2023-09-01 06:14:10+00:00,[],None
917,https://github.com/ananya343B/Bidirectional-counter.git,2023-09-01 08:56:45+00:00,,0,ananya343B/Bidirectional-counter,685895079,Verilog,Bidirectional-counter,87,0,2023-09-01 09:18:09+00:00,[],None
918,https://github.com/ShashidharReddy01/pes_cache_compression.git,2023-09-01 08:52:18+00:00,,0,ShashidharReddy01/pes_cache_compression,685893489,Verilog,pes_cache_compression,162,0,2023-09-01 08:59:14+00:00,[],None
919,https://github.com/Navya-tayi/pes_prince_block_cipher.git,2023-09-02 05:05:47+00:00,,0,Navya-tayi/pes_prince_block_cipher,686227154,Verilog,pes_prince_block_cipher,27,0,2023-09-13 13:27:49+00:00,[],None
920,https://github.com/apoorvaaaa5/pes_uarxtxp.git,2023-09-01 12:15:19+00:00,,0,apoorvaaaa5/pes_uarxtxp,685963828,Verilog,pes_uarxtxp,89,0,2023-09-01 12:23:22+00:00,[],None
921,https://github.com/Tech-mohankrishna/pes_bcdbin.git,2023-09-01 08:54:21+00:00,This repository deals with BCD to binary conversion using iverilog as a simulator and yosys as a synthesis tool.,0,Tech-mohankrishna/pes_bcdbin,685894204,Verilog,pes_bcdbin,66,0,2023-09-01 16:05:20+00:00,"['gtkwave', 'hdl', 'iverilog', 'verilog', 'yosys']",None
922,https://github.com/HassanKhaled11/Clock_Divider.git,2023-09-04 23:34:37+00:00,,0,HassanKhaled11/Clock_Divider,687227736,Verilog,Clock_Divider,2,0,2023-09-09 02:28:48+00:00,[],None
923,https://github.com/MosTransistor/round-robin_arbiter.git,2023-09-05 01:05:48+00:00,[Verilog] round-robin arbiter which support parameterized configuration request number,0,MosTransistor/round-robin_arbiter,687249103,Verilog,round-robin_arbiter,15,0,2023-09-08 15:23:11+00:00,[],None
924,https://github.com/HassanKhaled11/UART-Universal-Asynchronous-Reciever-Transmitter.git,2023-09-03 15:13:33+00:00,,0,HassanKhaled11/UART-Universal-Asynchronous-Reciever-Transmitter,686671291,Verilog,UART-Universal-Asynchronous-Reciever-Transmitter,45,0,2023-09-13 20:28:00+00:00,[],None
925,https://github.com/nlshipp/PSoc5_FifoTest.git,2023-09-04 05:49:55+00:00,,0,nlshipp/PSoc5_FifoTest,686867943,Verilog,PSoc5_FifoTest,58,0,2023-09-04 05:50:30+00:00,[],None
926,https://github.com/Drake-mcg21/Cache.git,2023-09-04 13:55:26+00:00,,0,Drake-mcg21/Cache,687051866,Verilog,Cache,456,0,2023-09-04 13:58:22+00:00,[],None
927,https://github.com/lucasgsantos018/Eletronica.git,2023-09-03 03:36:39+00:00,,0,lucasgsantos018/Eletronica,686515223,Verilog,Eletronica,3,0,2023-09-03 03:37:11+00:00,[],None
928,https://github.com/chanhong513/Digital-Circuit-Design.git,2023-09-12 06:46:11+00:00,,0,chanhong513/Digital-Circuit-Design,690416288,Verilog,Digital-Circuit-Design,24,0,2023-09-12 06:51:53+00:00,[],None
929,https://github.com/chandanabgowda/8BIT-MULTIPLIER.git,2023-09-12 07:22:47+00:00,,0,chandanabgowda/8BIT-MULTIPLIER,690431036,Verilog,8BIT-MULTIPLIER,1593,0,2023-09-12 08:03:23+00:00,[],None
930,https://github.com/camilacareggio/alu-fpga.git,2023-09-11 00:10:13+00:00,TP1 de Arquitectura de Computadoras: Implementación de una ALU en Verilog,0,camilacareggio/alu-fpga,689807055,Verilog,alu-fpga,645,0,2023-09-28 17:42:24+00:00,[],None
931,https://github.com/yashas-adi/pes_SISO.git,2023-09-06 06:08:28+00:00,,0,yashas-adi/pes_SISO,687846183,Verilog,pes_SISO,9,0,2023-09-06 06:15:30+00:00,[],None
932,https://github.com/ram2k1/32Bit_Butterfly.git,2023-09-06 09:50:00+00:00,,0,ram2k1/32Bit_Butterfly,687929692,Verilog,32Bit_Butterfly,1,0,2023-09-06 09:51:47+00:00,[],None
933,https://github.com/chosen-ox/5-stage-Pipelined-CPU.git,2023-09-10 10:37:16+00:00,,0,chosen-ox/5-stage-Pipelined-CPU,689600756,Verilog,5-stage-Pipelined-CPU,623,0,2023-09-10 10:43:22+00:00,[],None
934,https://github.com/basemhesham/Verilog_HDL.git,2023-09-10 22:01:27+00:00,,0,basemhesham/Verilog_HDL,689783204,Verilog,Verilog_HDL,791,0,2023-09-10 22:02:57+00:00,[],None
935,https://github.com/yfjobs97/Testable-Design-Homework.git,2023-09-10 19:56:15+00:00,"Testable Design Class Homework in Verilog and VHDL, Pattern generated by TetraMax",0,yfjobs97/Testable-Design-Homework,689756402,Verilog,Testable-Design-Homework,85563,0,2023-10-10 03:59:20+00:00,[],None
936,https://github.com/WongFoo001/SCIOP.git,2023-09-09 21:25:02+00:00,Single-cycle in-order risc-v processor ,0,WongFoo001/SCIOP,689454364,Verilog,SCIOP,0,0,2023-09-09 21:26:52+00:00,[],None
937,https://github.com/DangoD0/mips-cpu.git,2023-09-09 15:10:45+00:00,使用verilog编写mips架构的cpu，支持多周期和中断,0,DangoD0/mips-cpu,689362478,Verilog,mips-cpu,176,0,2023-09-09 15:42:07+00:00,[],None
938,https://github.com/Adib-Rezaei/Computer-Architecture-Lab-ARM-Implementation.git,2023-09-09 18:33:32+00:00,"A Verilog implementation of an ARM series processor supporting: Forwarding, SRAM, and Cache.",0,Adib-Rezaei/Computer-Architecture-Lab-ARM-Implementation,689417979,Verilog,Computer-Architecture-Lab-ARM-Implementation,44,0,2023-09-09 18:56:10+00:00,[],None
939,https://github.com/CroosJJSE/SparkLink_1.0_Task_1.git,2023-09-10 14:10:01+00:00,Implement the functionality of a 4-bit full adder using Verilog.,0,CroosJJSE/SparkLink_1.0_Task_1,689658958,Verilog,SparkLink_1.0_Task_1,4,0,2023-09-10 14:17:57+00:00,[],None
940,https://github.com/YHK00103/CO-Lab5-Advanced-Pipelined-CPU.git,2023-09-11 14:35:21+00:00,,0,YHK00103/CO-Lab5-Advanced-Pipelined-CPU,690103737,Verilog,CO-Lab5-Advanced-Pipelined-CPU,533,0,2023-09-11 14:36:30+00:00,[],None
941,https://github.com/Seyviour/log-fp8.git,2023-09-15 22:15:15+00:00,Exploration of logarithm-based FP8 computation in hardware ,0,Seyviour/log-fp8,692238451,Verilog,log-fp8,24,0,2023-09-24 05:25:47+00:00,[],None
942,https://github.com/kilowiski/verilog_2021.git,2023-09-15 18:45:57+00:00,Some old stuff I made back in 2021,0,kilowiski/verilog_2021,692183063,Verilog,verilog_2021,10,0,2023-09-15 18:49:37+00:00,[],None
943,https://github.com/Veda1809/risc_v.git,2023-09-14 12:52:45+00:00,,0,Veda1809/risc_v,691569063,Verilog,risc_v,19,0,2023-09-14 12:57:07+00:00,[],https://api.github.com/licenses/mit
944,https://github.com/ruei-chen/logical-design.git,2023-09-14 12:23:58+00:00,,0,ruei-chen/logical-design,691556329,Verilog,logical-design,524,0,2023-09-14 12:25:09+00:00,[],None
945,https://github.com/Hardikagrwl03/CSE-Bubble-Processor.git,2023-09-14 11:16:54+00:00,,0,Hardikagrwl03/CSE-Bubble-Processor,691529952,Verilog,CSE-Bubble-Processor,9,0,2023-09-14 11:18:21+00:00,[],None
946,https://github.com/Negin-Safari/Convolution-Accelerator.git,2023-09-14 19:55:23+00:00,This is a flexible compact accelerator made for convolution hardware implementation. ,0,Negin-Safari/Convolution-Accelerator,691745770,Verilog,Convolution-Accelerator,1502,0,2023-09-14 20:02:15+00:00,[],None
947,https://github.com/webber98008092/Soc_webber.git,2023-08-30 07:39:05+00:00,,0,webber98008092/Soc_webber,684953591,Verilog,Soc_webber,33,0,2023-08-30 11:07:43+00:00,[],https://api.github.com/licenses/mit
948,https://github.com/shayan-taheri/CYENG351_EmbeddedSecureNetworking.git,2023-08-29 18:07:32+00:00,,0,shayan-taheri/CYENG351_EmbeddedSecureNetworking,684722017,Verilog,CYENG351_EmbeddedSecureNetworking,14532,0,2023-08-29 18:08:28+00:00,[],None
949,https://github.com/corbbo/verilog_exercicios.git,2023-09-08 12:33:38+00:00,,0,corbbo/verilog_exercicios,688941380,Verilog,verilog_exercicios,0,0,2023-09-08 12:35:27+00:00,[],None
950,https://github.com/2X-ercha/riscv64_cpu_design_try.git,2023-09-08 12:01:13+00:00,try to design a cpu which support riscv64,0,2X-ercha/riscv64_cpu_design_try,688928141,Verilog,riscv64_cpu_design_try,21,0,2023-09-08 12:02:58+00:00,[],None
951,https://github.com/fuweiting/CO_Lab3_Single_cycle_CPU.git,2023-09-05 16:48:13+00:00,,0,fuweiting/CO_Lab3_Single_cycle_CPU,687620561,Verilog,CO_Lab3_Single_cycle_CPU,262,0,2023-09-05 16:49:14+00:00,[],None
952,https://github.com/Yuhua-Y/SET.git,2023-09-08 09:56:47+00:00,,0,Yuhua-Y/SET,688883115,Verilog,SET,4,0,2023-09-08 09:57:04+00:00,[],None
953,https://github.com/ChrisLalloMiami/Verilog-SPI-Master.git,2023-09-07 03:02:15+00:00,"A master interface for the SPI protocol, implemented in Verilog. Uses the Vivado Clocking Wizard to generate a common 100 MHz clock for serial clock matching with slaves.",0,ChrisLalloMiami/Verilog-SPI-Master,688281523,Verilog,Verilog-SPI-Master,5,0,2023-09-07 03:02:52+00:00,[],None
954,https://github.com/Shehab-Hegab/Washing_Machine_Automatic_HDL.git,2023-09-05 17:20:57+00:00,,0,Shehab-Hegab/Washing_Machine_Automatic_HDL,687634380,Verilog,Washing_Machine_Automatic_HDL,3047,0,2023-09-05 17:22:46+00:00,[],None
955,https://github.com/Hemanth798/AHB-TO-APB.git,2023-09-09 04:05:25+00:00,,0,Hemanth798/AHB-TO-APB,689195846,Verilog,AHB-TO-APB,5,0,2023-09-09 04:08:32+00:00,[],None
956,https://github.com/SayanRit123/traffic_light_control_using_FPGA.git,2023-09-08 16:17:45+00:00,,0,SayanRit123/traffic_light_control_using_FPGA,689029111,Verilog,traffic_light_control_using_FPGA,2,0,2023-09-08 16:19:38+00:00,[],None
957,https://github.com/xXNarstickXx/E-Digital-I-2023-2-G3M-G6L-EQ1.git,2023-08-30 23:06:14+00:00,,2,xXNarstickXx/E-Digital-I-2023-2-G3M-G6L-EQ1,685290549,Verilog,E-Digital-I-2023-2-G3M-G6L-EQ1,872,0,2023-12-01 13:03:28+00:00,[],None
958,https://github.com/sherry186/Computer-Architecture-2023.git,2023-09-03 12:11:19+00:00,,0,sherry186/Computer-Architecture-2023,686622310,Verilog,Computer-Architecture-2023,5846,0,2023-12-05 06:13:44+00:00,[],None
959,https://github.com/Advaith-RN/pes_lcd.git,2023-09-05 02:47:11+00:00,,0,Advaith-RN/pes_lcd,687274074,Verilog,pes_lcd,53,0,2023-09-08 02:41:34+00:00,[],None
960,https://github.com/Hakusye/Cyclon2RespiCom.git,2023-09-09 12:25:09+00:00,,0,Hakusye/Cyclon2RespiCom,689315375,Verilog,Cyclon2RespiCom,443,0,2023-09-09 12:29:41+00:00,[],None
961,https://github.com/Lovemeama/ECE_exp2.git,2023-09-10 04:49:09+00:00,서울시립대학교 전전설2,0,Lovemeama/ECE_exp2,689525196,Verilog,ECE_exp2,974,0,2023-11-12 12:35:42+00:00,[],None
962,https://github.com/AnKdy1227/ECE_exp2.git,2023-09-10 02:34:34+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과,0,AnKdy1227/ECE_exp2,689503404,Verilog,ECE_exp2,66,0,2023-09-10 03:42:12+00:00,[],None
963,https://github.com/AstroPix/astropix-fw.git,2023-09-15 13:40:06+00:00,"Unified firmware for AstroPix V2,V3,V4.  originally from kit-adl/astropix/FW",0,AstroPix/astropix-fw,692067368,Verilog,astropix-fw,359,0,2023-09-20 17:05:03+00:00,[],None
964,https://github.com/Paritosh-Narayan/100-days-of-RTL.git,2023-09-14 17:46:32+00:00,Config files for my GitHub profile.,0,Paritosh-Narayan/100-days-of-RTL,691699476,Verilog,100-days-of-RTL,240,0,2024-01-09 09:21:08+00:00,"['config', 'github-config']",None
