<stg><name>Block_.split7793_proc</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %D_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %D

]]></Node>
<StgValue><ssdm name="D_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %IC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %IC

]]></Node>
<StgValue><ssdm name="IC_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch

]]></Node>
<StgValue><ssdm name="batch_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_ln160 = mul i32 %D_read, i32 %IC_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul_ln160_1 = mul i32 %D_read, i32 %batch_read

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_ln160 = mul i32 %D_read, i32 %IC_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul_ln160_1 = mul i32 %D_read, i32 %batch_read

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_ln160 = mul i32 %D_read, i32 %IC_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul_ln160_1 = mul i32 %D_read, i32 %batch_read

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_ln160 = mul i32 %D_read, i32 %IC_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul_ln160_1 = mul i32 %D_read, i32 %batch_read

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_ln160 = mul i32 %D_read, i32 %IC_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul_ln160_1 = mul i32 %D_read, i32 %batch_read

]]></Node>
<StgValue><ssdm name="mul_ln160_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="27" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="28" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="29" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="30" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="31" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160

]]></Node>
<StgValue><ssdm name="mul_ln160_2"/></StgValue>
</operation>

<operation id="32" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln160_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln160_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln160_2, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln160_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="34" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sub_ln160 = sub i32 0, i32 %mul_ln160_2

]]></Node>
<StgValue><ssdm name="sub_ln160"/></StgValue>
</operation>

<operation id="35" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln160_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln160, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln160_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="36" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="29" op_0_bw="28">
<![CDATA[
entry:12 %zext_ln160 = zext i28 %trunc_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="40" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:13 %sub_ln160_1 = sub i29 0, i29 %zext_ln160

]]></Node>
<StgValue><ssdm name="sub_ln160_1"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="28">
<![CDATA[
entry:15 %zext_ln160_1 = zext i28 %trunc_ln160_2

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="42" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry:16 %select_ln160 = select i1 %tmp, i29 %sub_ln160_1, i29 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="select_ln160"/></StgValue>
</operation>

<operation id="43" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="29">
<![CDATA[
entry:17 %ret_ln160 = ret i29 %select_ln160

]]></Node>
<StgValue><ssdm name="ret_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
