{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638543300847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638543300847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 11:55:00 2021 " "Processing started: Fri Dec 03 11:55:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638543300847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638543300847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste0 -c teste0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste0 -c teste0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638543300847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638543301487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arch " "Found design unit 1: main-arch" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302361 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638543302361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_tick-arch " "Found design unit 1: conta_tick-arch" {  } { { "conta_tick.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/conta_tick.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_tick " "Found entity 1: conta_tick" {  } { { "conta_tick.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/conta_tick.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D_Reset-arch " "Found design unit 1: Flip_Flop_D_Reset-arch" {  } { { "Flip_Flop_D_Reset.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/Flip_Flop_D_Reset.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D_Reset " "Found entity 1: Flip_Flop_D_Reset" {  } { { "Flip_Flop_D_Reset.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/Flip_Flop_D_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-arch " "Found design unit 1: random-arch" {  } { { "random.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/random.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638543302376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638543302439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_tick conta_tick:GERADOR_CLOCK " "Elaborating entity \"conta_tick\" for hierarchy \"conta_tick:GERADOR_CLOCK\"" {  } { { "main.vhd" "GERADOR_CLOCK" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638543302501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_tick conta_tick:GERADOR_CLOCK2 " "Elaborating entity \"conta_tick\" for hierarchy \"conta_tick:GERADOR_CLOCK2\"" {  } { { "main.vhd" "GERADOR_CLOCK2" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638543302517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:GERADOR_RANDOM1 " "Elaborating entity \"random\" for hierarchy \"random:GERADOR_RANDOM1\"" {  } { { "main.vhd" "GERADOR_RANDOM1" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638543302532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:GERADOR_RANDOM2 " "Elaborating entity \"random\" for hierarchy \"random:GERADOR_RANDOM2\"" {  } { { "main.vhd" "GERADOR_RANDOM2" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638543302548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D_Reset Flip_Flop_D_Reset:FLIP_FLOP00 " "Elaborating entity \"Flip_Flop_D_Reset\" for hierarchy \"Flip_Flop_D_Reset:FLIP_FLOP00\"" {  } { { "main.vhd" "FLIP_FLOP00" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638543302563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 98 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1638543303936 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1638543303936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d7seg\[0\] GND " "Pin \"d7seg\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638543304092 "|main|d7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7seg\[8\] GND " "Pin \"d7seg\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638543304092 "|main|d7seg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638543304092 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "score\[0\] Low " "Register score\[0\] will power up to Low" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 200 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1638543304092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nota0 High " "Register nota0 will power up to High" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 98 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1638543304092 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nota1 High " "Register nota1 will power up to High" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 98 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1638543304092 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1638543304092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1638543304435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638543305247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[1\] " "No output dependent on input pin \"ehkey\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[2\] " "No output dependent on input pin \"ehkey\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[3\] " "No output dependent on input pin \"ehkey\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[4\] " "No output dependent on input pin \"ehkey\[4\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[5\] " "No output dependent on input pin \"ehkey\[5\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[6\] " "No output dependent on input pin \"ehkey\[6\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ehkey\[7\] " "No output dependent on input pin \"ehkey\[7\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Dep.Eng.Ele/Desktop/LAB SISTEMAS DIGITAIS/Aulas práticas/aula10/Guitar_FPGAa/Guitar_FPGA/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638543305340 "|main|ehkey[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638543305340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638543305340 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638543305340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638543305340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638543305340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638543305371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 11:55:05 2021 " "Processing ended: Fri Dec 03 11:55:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638543305371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638543305371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638543305371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638543305371 ""}
