INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/assignment4_question3/assignment4_question3.srcs/sources_1/new/carry_select_adder8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module rca4bit
INFO: [VRFC 10-311] analyzing module csa8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/assignment4_question3/assignment4_question3.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
