// Seed: 651830556
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6
    , id_10,
    output supply0 id_7,
    output supply1 id_8
);
  assign id_0 = id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input logic id_15,
    input wor id_16,
    input wor id_17,
    input wor id_18,
    input tri0 id_19,
    input tri1 id_20,
    output logic id_21,
    input tri id_22
);
  initial
    #1
      if (~id_2#(
              .id_17(1),
              .id_20(1'b0)
          ))
        id_21 <= id_15;
  module_0(
      id_0, id_0, id_19, id_12, id_4, id_2, id_13, id_4, id_4
  );
endmodule
