Determining the location of the ModelSim executable...

Using: /home/jimmy/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ProcessadorAOC -c ProcessadorAOC --vector_source="/home/jimmy/YouseiOS/Waveform4.vwf" --testbench_file="/home/jimmy/YouseiOS/simulation/qsim/Waveform4.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun Nov 17 02:21:19 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ProcessadorAOC -c ProcessadorAOC --vector_source=/home/jimmy/YouseiOS/Waveform4.vwf --testbench_file=/home/jimmy/YouseiOS/simulation/qsim/Waveform4.vwf.vtInfo (119006): Selected device EP4CE115F29C7 for design "ProcessadorAOC"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
005): Ignoring output pin "Output[9]" in vector source file when writing test bench files
5): Ignoring output pin "Page[8]" in vector source file when writing test bench files
iOS/simulation/qsim/Waveform4.vwf.vt for simulationInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 334 warnings    Info: Peak virtual memory: 1060 megabytes    Info: Processing ended: Sun Nov 17 02:21:19 2019    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/jimmy/YouseiOS/simulation/qsim/" ProcessadorAOC -c ProcessadorAOC

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun Nov 17 02:21:20 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/jimmy/YouseiOS/simulation/qsim/ ProcessadorAOC -c ProcessadorAOCInfo (119006): Selected device EP4CE115F29C7 for design "ProcessadorAOC"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file ProcessadorAOC.vo in folder "/home/jimmy/YouseiOS/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1075 megabytes    Info: Processing ended: Sun Nov 17 02:21:21 2019    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/jimmy/YouseiOS/simulation/qsim/ProcessadorAOC.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/jimmy/intelFPGA_lite/18.1/modelsim_ase/linuxaloem//vsim -c -do ProcessadorAOC.do

Reading pref.tcl
# 10.5b
# do ProcessadorAOC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:21 on Nov 17,2019# vlog -work work ProcessadorAOC.vo 
# -- Compiling module YouseiOS
# 
# Top level modules:# 	YouseiOS# End time: 02:21:22 on Nov 17,2019, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:22 on Nov 17,2019# vlog -work work Waveform4.vwf.vt 
# -- Compiling module YouseiOS_vlg_vec_tst
# 
# Top level modules:# 	YouseiOS_vlg_vec_tst
# End time: 02:21:22 on Nov 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.YouseiOS_vlg_vec_tst # Start time: 02:21:22 on Nov 17,2019# Loading work.YouseiOS_vlg_vec_tst# Loading work.YouseiOS# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_ram_block# Loading cycloneive_ver.cycloneive_ram_register# Loading cycloneive_ver.cycloneive_ram_pulse_generator# Loading cycloneive_ver.cycloneive_mac_mult# Loading cycloneive_ver.cycloneive_mac_data_reg# Loading cycloneive_ver.cycloneive_mac_sign_reg# Loading cycloneive_ver.cycloneive_mac_mult_internal# Loading cycloneive_ver.cycloneive_mac_out# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: Design size of 16772 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 151501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 228501 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 309000 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 390501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 467501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 539501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 611501 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 680500 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 745501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 815501 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 882500 ps
# Simulation time: 949500 ps
# Simulation time: 949500 ps
# Simulation time: 949500 ps
# Simulation time: 949500 ps
# Simulation time: 949500 ps
# Simulation time: 949500 ps
# ** Note: $finish    : Waveform4.vwf.vt(72)#    Time: 1 us  Iteration: 0  Instance: /YouseiOS_vlg_vec_tst
# End time: 02:25:40 on Nov 17,2019, Elapsed time: 0:04:18# Errors: 0, Warnings: 2
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/jimmy/YouseiOS/Waveform4.vwf...

Reading /home/jimmy/YouseiOS/simulation/qsim/ProcessadorAOC.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/jimmy/YouseiOS/simulation/qsim/ProcessadorAOC_20191117022540.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.