[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsStructMember/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsStructMember/dut.sv:1:1: No timescale set for "keymgr_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsStructMember/dut.sv:16:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/BitsStructMember/dut.sv:1:1: Compile package "keymgr_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsStructMember/dut.sv:16:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  3
bit_select                                             1
case_item                                              1
case_stmt                                              1
constant                                              19
design                                                 1
for_stmt                                               1
hier_path                                              3
indexed_part_select                                    1
int_typespec                                           5
int_var                                                1
logic_net                                              5
logic_typespec                                         5
module_inst                                            3
operation                                              9
package                                                1
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  3
ref_obj                                               14
ref_typespec                                          13
struct_typespec                                        1
sys_func_call                                          1
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsStructMember/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitsStructMember/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitsStructMember/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:keymgr_pkg
  |vpiFullName:keymgr_pkg::
  |vpiParameter:
  \_parameter: (keymgr_pkg::KmacDataIfWidth), line:3:17, endln:3:32
    |vpiParent:
    \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
    |UINT:64
    |vpiTypespec:
    \_ref_typespec: (keymgr_pkg::KmacDataIfWidth)
      |vpiParent:
      \_parameter: (keymgr_pkg::KmacDataIfWidth), line:3:17, endln:3:32
      |vpiFullName:keymgr_pkg::KmacDataIfWidth
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:KmacDataIfWidth
    |vpiFullName:keymgr_pkg::KmacDataIfWidth
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:37
    |vpiParent:
    \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
    |vpiRhs:
    \_constant: , line:3:35, endln:3:37
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:37
      |vpiDecompile:64
      |vpiSize:32
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (keymgr_pkg)
        |vpiParent:
        \_constant: , line:3:35, endln:3:37
        |vpiFullName:keymgr_pkg
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (keymgr_pkg::KmacDataIfWidth), line:3:17, endln:3:32
  |vpiTypedef:
  \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
    |vpiParent:
    \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
    |vpiName:keymgr_pkg::kmac_data_req_t
    |vpiInstance:
    \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (valid), line:6:11, endln:6:16
      |vpiParent:
      \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
      |vpiName:valid
      |vpiTypespec:
      \_ref_typespec: (keymgr_pkg::keymgr_pkg::kmac_data_req_t::valid)
        |vpiParent:
        \_typespec_member: (valid), line:6:11, endln:6:16
        |vpiFullName:keymgr_pkg::keymgr_pkg::kmac_data_req_t::valid
        |vpiActual:
        \_logic_typespec: , line:6:5, endln:6:10
      |vpiRefFile:${SURELOG_DIR}/tests/BitsStructMember/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (data), line:7:33, endln:7:37
      |vpiParent:
      \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
      |vpiName:data
      |vpiTypespec:
      \_ref_typespec: (keymgr_pkg::keymgr_pkg::kmac_data_req_t::data)
        |vpiParent:
        \_typespec_member: (data), line:7:33, endln:7:37
        |vpiFullName:keymgr_pkg::keymgr_pkg::kmac_data_req_t::data
        |vpiActual:
        \_logic_typespec: , line:7:5, endln:7:32
      |vpiRefFile:${SURELOG_DIR}/tests/BitsStructMember/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:32
    |vpiTypespecMember:
    \_typespec_member: (strb), line:8:35, endln:8:39
      |vpiParent:
      \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
      |vpiName:strb
      |vpiTypespec:
      \_ref_typespec: (keymgr_pkg::keymgr_pkg::kmac_data_req_t::strb)
        |vpiParent:
        \_typespec_member: (strb), line:8:35, endln:8:39
        |vpiFullName:keymgr_pkg::keymgr_pkg::kmac_data_req_t::strb
        |vpiActual:
        \_logic_typespec: , line:8:5, endln:8:34
      |vpiRefFile:${SURELOG_DIR}/tests/BitsStructMember/dut.sv
      |vpiRefLineNo:8
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:8
      |vpiRefEndColumnNo:34
    |vpiTypespecMember:
    \_typespec_member: (last), line:11:11, endln:11:15
      |vpiParent:
      \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
      |vpiName:last
      |vpiTypespec:
      \_ref_typespec: (keymgr_pkg::keymgr_pkg::kmac_data_req_t::last)
        |vpiParent:
        \_typespec_member: (last), line:11:11, endln:11:15
        |vpiFullName:keymgr_pkg::keymgr_pkg::kmac_data_req_t::last
        |vpiActual:
        \_logic_typespec: , line:11:5, endln:11:10
      |vpiRefFile:${SURELOG_DIR}/tests/BitsStructMember/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:10
  |vpiDefName:keymgr_pkg
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.keymgr_data_i), line:16:48, endln:16:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
    |vpiName:keymgr_data_i
    |vpiFullName:work@top.keymgr_data_i
  |vpiNet:
  \_logic_net: (work@top.kmac_mask_o), line:17:30, endln:17:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
    |vpiName:kmac_mask_o
    |vpiFullName:work@top.kmac_mask_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.mux_sel), line:20:18, endln:20:25
    |vpiParent:
    \_begin: (work@top), line:19:15, endln:27:6
    |vpiName:mux_sel
    |vpiFullName:work@top.mux_sel
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.SelKeyMgr), line:21:7, endln:21:16
    |vpiParent:
    \_begin: (work@top), line:19:15, endln:27:6
    |vpiName:SelKeyMgr
    |vpiFullName:work@top.SelKeyMgr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (MsgWidth), line:17:16, endln:17:24
    |vpiParent:
    \_operation: , line:17:16, endln:17:26
    |vpiName:MsgWidth
    |vpiNetType:1
  |vpiPort:
  \_port: (keymgr_data_i), line:16:48, endln:16:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
    |vpiName:keymgr_data_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.keymgr_data_i.keymgr_data_i), line:16:48, endln:16:61
      |vpiParent:
      \_port: (keymgr_data_i), line:16:48, endln:16:61
      |vpiName:keymgr_data_i
      |vpiFullName:work@top.keymgr_data_i.keymgr_data_i
      |vpiActual:
      \_logic_net: (work@top.keymgr_data_i), line:16:48, endln:16:61
    |vpiTypedef:
    \_ref_typespec: (work@top.keymgr_data_i)
      |vpiParent:
      \_port: (keymgr_data_i), line:16:48, endln:16:61
      |vpiFullName:work@top.keymgr_data_i
      |vpiActual:
      \_struct_typespec: (keymgr_pkg::kmac_data_req_t), line:5:11, endln:12:4
  |vpiPort:
  \_port: (kmac_mask_o), line:17:30, endln:17:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
    |vpiName:kmac_mask_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.kmac_mask_o.kmac_mask_o), line:17:30, endln:17:41
      |vpiParent:
      \_port: (kmac_mask_o), line:17:30, endln:17:41
      |vpiName:kmac_mask_o
      |vpiFullName:work@top.kmac_mask_o.kmac_mask_o
      |vpiActual:
      \_logic_net: (work@top.kmac_mask_o), line:17:30, endln:17:41
    |vpiTypedef:
    \_ref_typespec: (work@top.kmac_mask_o)
      |vpiParent:
      \_port: (kmac_mask_o), line:17:30, endln:17:41
      |vpiFullName:work@top.kmac_mask_o
      |vpiActual:
      \_logic_typespec: , line:17:9, endln:17:29
  |vpiProcess:
  \_always: , line:19:3, endln:27:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:16:1, endln:28:10
    |vpiStmt:
    \_begin: (work@top), line:19:15, endln:27:6
      |vpiParent:
      \_always: , line:19:3, endln:27:6
      |vpiFullName:work@top
      |vpiStmt:
      \_case_stmt: , line:20:5, endln:26:12
        |vpiParent:
        \_begin: (work@top), line:19:15, endln:27:6
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_ref_obj: (work@top.mux_sel), line:20:18, endln:20:25
          |vpiParent:
          \_begin: (work@top), line:19:15, endln:27:6
          |vpiName:mux_sel
          |vpiFullName:work@top.mux_sel
          |vpiActual:
          \_logic_net: (work@top.mux_sel), line:20:18, endln:20:25
        |vpiCaseItem:
        \_case_item: , line:21:7, endln:25:10
          |vpiParent:
          \_case_stmt: , line:20:5, endln:26:12
          |vpiExpr:
          \_ref_obj: (work@top.SelKeyMgr), line:21:7, endln:21:16
            |vpiParent:
            \_begin: (work@top), line:19:15, endln:27:6
            |vpiName:SelKeyMgr
            |vpiFullName:work@top.SelKeyMgr
            |vpiActual:
            \_logic_net: (work@top.SelKeyMgr), line:21:7, endln:21:16
          |vpiStmt:
          \_begin: (work@top), line:21:18, endln:25:10
            |vpiParent:
            \_case_item: , line:21:7, endln:25:10
            |vpiFullName:work@top
            |vpiStmt:
            \_for_stmt: (work@top), line:22:9, endln:22:12
              |vpiParent:
              \_begin: (work@top), line:21:18, endln:25:10
              |vpiFullName:work@top
              |vpiForInitStmt:
              \_assignment: , line:22:14, endln:22:23
                |vpiParent:
                \_for_stmt: (work@top), line:22:9, endln:22:12
                |vpiRhs:
                \_constant: , line:22:22, endln:22:23
                  |vpiParent:
                  \_assignment: , line:22:14, endln:22:23
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_int_var: (work@top.i), line:22:18, endln:22:19
                  |vpiParent:
                  \_assignment: , line:22:14, endln:22:23
                  |vpiTypespec:
                  \_ref_typespec: (work@top.i)
                    |vpiParent:
                    \_int_var: (work@top.i), line:22:18, endln:22:19
                    |vpiFullName:work@top.i
                    |vpiActual:
                    \_int_typespec: , line:22:14, endln:22:17
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiSigned:1
              |vpiForIncStmt:
              \_operation: , line:22:58, endln:22:61
                |vpiParent:
                \_for_stmt: (work@top), line:22:9, endln:22:12
                |vpiOpType:62
                |vpiOperand:
                \_ref_obj: (work@top.i), line:22:58, endln:22:59
                  |vpiParent:
                  \_operation: , line:22:58, endln:22:61
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiActual:
                  \_int_var: (work@top.i), line:22:18, endln:22:19
              |vpiCondition:
              \_operation: , line:22:26, endln:22:55
                |vpiParent:
                \_for_stmt: (work@top), line:22:9, endln:22:12
                |vpiOpType:20
                |vpiOperand:
                \_ref_obj: (work@top.i), line:22:26, endln:22:27
                  |vpiParent:
                  \_operation: , line:22:26, endln:22:55
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiActual:
                  \_int_var: (work@top.i), line:22:18, endln:22:19
                |vpiOperand:
                \_sys_func_call: ($bits), line:22:30, endln:22:55
                  |vpiParent:
                  \_operation: , line:22:26, endln:22:55
                  |vpiArgument:
                  \_hier_path: (keymgr_data_i.strb), line:22:36, endln:22:54
                    |vpiParent:
                    \_sys_func_call: ($bits), line:22:30, endln:22:55
                    |vpiActual:
                    \_ref_obj: (keymgr_data_i), line:22:36, endln:22:49
                      |vpiParent:
                      \_hier_path: (keymgr_data_i.strb), line:22:36, endln:22:54
                      |vpiName:keymgr_data_i
                    |vpiActual:
                    \_ref_obj: (work@top.strb), line:22:50, endln:22:54
                      |vpiParent:
                      \_hier_path: (keymgr_data_i.strb), line:22:36, endln:22:54
                      |vpiName:strb
                      |vpiFullName:work@top.strb
                    |vpiName:keymgr_data_i.strb
                  |vpiName:$bits
              |vpiStmt:
              \_begin: (work@top), line:22:63, endln:24:12
                |vpiParent:
                \_for_stmt: (work@top), line:22:9, endln:22:12
                |vpiFullName:work@top
                |vpiStmt:
                \_assignment: , line:23:11, endln:23:59
                  |vpiParent:
                  \_begin: (work@top), line:22:63, endln:24:12
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:23:33, endln:23:59
                    |vpiParent:
                    \_assignment: , line:23:11, endln:23:59
                    |vpiOpType:34
                    |vpiOperand:
                    \_constant: , line:23:34, endln:23:35
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiOperand:
                    \_operation: , line:23:35, endln:23:58
                      |vpiParent:
                      \_operation: , line:23:33, endln:23:59
                      |vpiOpType:33
                      |vpiOperand:
                      \_hier_path: (keymgr_data_i.strb[i]), line:23:36, endln:23:57
                        |vpiParent:
                        \_operation: , line:23:35, endln:23:58
                        |vpiActual:
                        \_ref_obj: (keymgr_data_i), line:23:36, endln:23:49
                          |vpiParent:
                          \_hier_path: (keymgr_data_i.strb[i]), line:23:36, endln:23:57
                          |vpiName:keymgr_data_i
                        |vpiActual:
                        \_bit_select: (work@top.keymgr_data_i.strb[i].strb), line:23:55, endln:23:56
                          |vpiParent:
                          \_hier_path: (keymgr_data_i.strb[i]), line:23:36, endln:23:57
                          |vpiName:strb
                          |vpiFullName:work@top.keymgr_data_i.strb[i].strb
                          |vpiIndex:
                          \_ref_obj: (work@top.keymgr_data_i.strb[i].i), line:23:55, endln:23:56
                            |vpiParent:
                            \_bit_select: (work@top.keymgr_data_i.strb[i].strb), line:23:55, endln:23:56
                            |vpiName:i
                            |vpiFullName:work@top.keymgr_data_i.strb[i].i
                            |vpiActual:
                            \_int_var: (work@top.i), line:22:18, endln:22:19
                        |vpiName:keymgr_data_i.strb[i]
                  |vpiLhs:
                  \_indexed_part_select: kmac_mask_o (work@top.kmac_mask_o), line:23:11, endln:23:30
                    |vpiParent:
                    \_assignment: , line:23:11, endln:23:59
                    |vpiName:kmac_mask_o
                    |vpiFullName:work@top.kmac_mask_o
                    |vpiDefName:kmac_mask_o
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_operation: , line:23:23, endln:23:26
                      |vpiParent:
                      \_indexed_part_select: kmac_mask_o (work@top.kmac_mask_o), line:23:11, endln:23:30
                      |vpiOpType:25
                      |vpiOperand:
                      \_constant: , line:23:23, endln:23:24
                        |vpiParent:
                        \_operation: , line:23:23, endln:23:26
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiOperand:
                      \_ref_obj: (work@top.kmac_mask_o.i), line:23:25, endln:23:26
                        |vpiParent:
                        \_operation: , line:23:23, endln:23:26
                        |vpiName:i
                        |vpiFullName:work@top.kmac_mask_o.i
                        |vpiActual:
                        \_int_var: (work@top.i), line:22:18, endln:22:19
                    |vpiWidthExpr:
                    \_constant: , line:23:28, endln:23:29
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
    |vpiAlwaysType:2
\_weaklyReferenced:
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (keymgr_pkg::KmacDataIfWidth), line:3:17, endln:3:32
  |vpiInstance:
  \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
  |vpiSigned:1
\_logic_typespec: , line:6:5, endln:6:10
  |vpiParent:
  \_typespec_member: (valid), line:6:11, endln:6:16
  |vpiInstance:
  \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
\_logic_typespec: , line:7:5, endln:7:32
  |vpiParent:
  \_typespec_member: (data), line:7:33, endln:7:37
  |vpiInstance:
  \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
  |vpiRange:
  \_range: , line:7:11, endln:7:32
    |vpiParent:
    \_logic_typespec: , line:7:5, endln:7:32
    |vpiLeftRange:
    \_constant: , line:7:12, endln:7:27
      |vpiParent:
      \_range: , line:7:11, endln:7:32
      |vpiDecompile:63
      |vpiSize:64
      |INT:63
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:30, endln:7:31
      |vpiParent:
      \_range: , line:7:11, endln:7:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:5, endln:8:34
  |vpiParent:
  \_typespec_member: (strb), line:8:35, endln:8:39
  |vpiInstance:
  \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
  |vpiRange:
  \_range: , line:8:11, endln:8:34
    |vpiParent:
    \_logic_typespec: , line:8:5, endln:8:34
    |vpiLeftRange:
    \_constant: , line:8:12, endln:8:29
      |vpiParent:
      \_range: , line:8:11, endln:8:34
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:8:32, endln:8:33
      |vpiParent:
      \_range: , line:8:11, endln:8:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:5, endln:11:10
  |vpiParent:
  \_typespec_member: (last), line:11:11, endln:11:15
  |vpiInstance:
  \_package: keymgr_pkg (keymgr_pkg::), file:${SURELOG_DIR}/tests/BitsStructMember/dut.sv, line:1:1, endln:14:11
\_int_typespec: , line:22:14, endln:22:17
  |vpiSigned:1
\_operation: , line:17:16, endln:17:26
  |vpiParent:
  \_range: , line:17:15, endln:17:29
  |vpiOpType:11
  |vpiOperand:
  \_ref_obj: (MsgWidth), line:17:16, endln:17:24
    |vpiParent:
    \_operation: , line:17:16, endln:17:26
    |vpiName:MsgWidth
    |vpiActual:
    \_logic_net: (MsgWidth), line:17:16, endln:17:24
  |vpiOperand:
  \_constant: , line:17:25, endln:17:26
    |vpiParent:
    \_operation: , line:17:16, endln:17:26
    |vpiDecompile:1
    |vpiSize:64
    |UINT:1
    |vpiConstType:9
\_range: , line:17:15, endln:17:29
  |vpiParent:
  \_logic_typespec: , line:17:9, endln:17:29
  |vpiLeftRange:
  \_operation: , line:17:16, endln:17:26
  |vpiRightRange:
  \_constant: , line:17:27, endln:17:28
    |vpiParent:
    \_range: , line:17:15, endln:17:29
    |vpiDecompile:0
    |vpiSize:64
    |UINT:0
    |vpiConstType:9
\_logic_typespec: , line:17:9, endln:17:29
  |vpiRange:
  \_range: , line:17:15, endln:17:29
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
