// Seed: 914317167
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd20,
    parameter id_14 = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout wire id_15;
  output wire _id_14;
  module_0 modCall_1 (
      id_13,
      id_5
  );
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout reg id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  logic [1 'b0 : id_14  ==  id_1] id_16;
  wire id_17;
  ;
  always @(id_12 != id_13 or id_6) id_6 = id_7;
endmodule
