{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561604830526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561604830527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 11:07:10 2019 " "Processing started: Thu Jun 27 11:07:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561604830527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561604830527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561604830527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561604831064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 1 1 " "Found 1 design units, including 1 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase " "Found entity 1: phase" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularwave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularWave " "Found entity 1: TriangularWave" {  } { { "TriangularWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinWave " "Found entity 1: SinWave" {  } { { "SinWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMWave.v(11) " "Verilog HDL information at PWMWave.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561604831233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmwave.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMWave " "Found entity 1: PWMWave" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpanel.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpanel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPanel " "Found entity 1: ControlPanel" {  } { { "ControlPanel.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ControlPanel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinROM " "Found entity 1: SinROM" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularrom.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularROM " "Found entity 1: TriangularROM" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561604831399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:C1 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:C1\"" {  } { { "top.v" "C1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831405 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Step ClockGenerator.v(17) " "Verilog HDL Always Construct warning at ClockGenerator.v(17): inferring latch(es) for variable \"Step\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[0\] ClockGenerator.v(17) " "Inferred latch for \"Step\[0\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[1\] ClockGenerator.v(17) " "Inferred latch for \"Step\[1\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[2\] ClockGenerator.v(17) " "Inferred latch for \"Step\[2\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[3\] ClockGenerator.v(17) " "Inferred latch for \"Step\[3\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[4\] ClockGenerator.v(17) " "Inferred latch for \"Step\[4\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[5\] ClockGenerator.v(17) " "Inferred latch for \"Step\[5\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[6\] ClockGenerator.v(17) " "Inferred latch for \"Step\[6\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[7\] ClockGenerator.v(17) " "Inferred latch for \"Step\[7\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831407 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[8\] ClockGenerator.v(17) " "Inferred latch for \"Step\[8\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[9\] ClockGenerator.v(17) " "Inferred latch for \"Step\[9\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[10\] ClockGenerator.v(17) " "Inferred latch for \"Step\[10\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[11\] ClockGenerator.v(17) " "Inferred latch for \"Step\[11\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[12\] ClockGenerator.v(17) " "Inferred latch for \"Step\[12\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[13\] ClockGenerator.v(17) " "Inferred latch for \"Step\[13\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[14\] ClockGenerator.v(17) " "Inferred latch for \"Step\[14\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[15\] ClockGenerator.v(17) " "Inferred latch for \"Step\[15\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[16\] ClockGenerator.v(17) " "Inferred latch for \"Step\[16\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[17\] ClockGenerator.v(17) " "Inferred latch for \"Step\[17\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[18\] ClockGenerator.v(17) " "Inferred latch for \"Step\[18\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[19\] ClockGenerator.v(17) " "Inferred latch for \"Step\[19\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[20\] ClockGenerator.v(17) " "Inferred latch for \"Step\[20\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[21\] ClockGenerator.v(17) " "Inferred latch for \"Step\[21\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831408 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[22\] ClockGenerator.v(17) " "Inferred latch for \"Step\[22\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[23\] ClockGenerator.v(17) " "Inferred latch for \"Step\[23\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[24\] ClockGenerator.v(17) " "Inferred latch for \"Step\[24\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[25\] ClockGenerator.v(17) " "Inferred latch for \"Step\[25\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[26\] ClockGenerator.v(17) " "Inferred latch for \"Step\[26\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[27\] ClockGenerator.v(17) " "Inferred latch for \"Step\[27\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[28\] ClockGenerator.v(17) " "Inferred latch for \"Step\[28\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[29\] ClockGenerator.v(17) " "Inferred latch for \"Step\[29\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[30\] ClockGenerator.v(17) " "Inferred latch for \"Step\[30\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[31\] ClockGenerator.v(17) " "Inferred latch for \"Step\[31\]\" at ClockGenerator.v(17)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561604831409 "|top|ClockGenerator:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase phase:phaseControler " "Elaborating entity \"phase\" for hierarchy \"phase:phaseControler\"" {  } { { "top.v" "phaseControler" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinWave SinWave:S1 " "Elaborating entity \"SinWave\" for hierarchy \"SinWave:S1\"" {  } { { "top.v" "S1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinROM SinWave:S1\|SinROM:ROM1 " "Elaborating entity \"SinROM\" for hierarchy \"SinWave:S1\|SinROM:ROM1\"" {  } { { "SinWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561604831485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SineTable.mif " "Parameter \"init_file\" = \"SineTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831486 ""}  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561604831486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th71 " "Found entity 1: altsyncram_th71" {  } { { "db/altsyncram_th71.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_th71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_th71 SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated " "Elaborating entity \"altsyncram_th71\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularWave TriangularWave:T1 " "Elaborating entity \"TriangularWave\" for hierarchy \"TriangularWave:T1\"" {  } { { "top.v" "T1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularROM TriangularWave:T1\|TriangularROM:ROM1 " "Elaborating entity \"TriangularROM\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\"" {  } { { "TriangularWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561604831612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TriangularTable.mif " "Parameter \"init_file\" = \"TriangularTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831613 ""}  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561604831613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1681 " "Found entity 1: altsyncram_1681" {  } { { "db/altsyncram_1681.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_1681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561604831704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561604831704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1681 TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated " "Elaborating entity \"altsyncram_1681\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMWave PWMWave:P1 " "Elaborating entity \"PWMWave\" for hierarchy \"PWMWave:P1\"" {  } { { "top.v" "P1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPanel ControlPanel:Control " "Elaborating entity \"ControlPanel\" for hierarchy \"ControlPanel:Control\"" {  } { { "top.v" "Control" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561604831719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[0\] " "Latch ClockGenerator:C1\|Step\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832395 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[1\] " "Latch ClockGenerator:C1\|Step\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832395 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[2\] " "Latch ClockGenerator:C1\|Step\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[3\] " "Latch ClockGenerator:C1\|Step\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[4\] " "Latch ClockGenerator:C1\|Step\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[5\] " "Latch ClockGenerator:C1\|Step\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[6\] " "Latch ClockGenerator:C1\|Step\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[7\] " "Latch ClockGenerator:C1\|Step\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[8\] " "Latch ClockGenerator:C1\|Step\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832396 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[9\] " "Latch ClockGenerator:C1\|Step\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[10\] " "Latch ClockGenerator:C1\|Step\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[11\] " "Latch ClockGenerator:C1\|Step\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[12\] " "Latch ClockGenerator:C1\|Step\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[13\] " "Latch ClockGenerator:C1\|Step\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[14\] " "Latch ClockGenerator:C1\|Step\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[15\] " "Latch ClockGenerator:C1\|Step\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832397 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[16\] " "Latch ClockGenerator:C1\|Step\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[17\] " "Latch ClockGenerator:C1\|Step\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[18\] " "Latch ClockGenerator:C1\|Step\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[19\] " "Latch ClockGenerator:C1\|Step\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[20\] " "Latch ClockGenerator:C1\|Step\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[21\] " "Latch ClockGenerator:C1\|Step\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[22\] " "Latch ClockGenerator:C1\|Step\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832398 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[23\] " "Latch ClockGenerator:C1\|Step\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832399 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[24\] " "Latch ClockGenerator:C1\|Step\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832399 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[25\] " "Latch ClockGenerator:C1\|Step\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832399 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[26\] " "Latch ClockGenerator:C1\|Step\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832399 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[27\] " "Latch ClockGenerator:C1\|Step\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832399 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[28\] " "Latch ClockGenerator:C1\|Step\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832400 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[29\] " "Latch ClockGenerator:C1\|Step\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832400 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[30\] " "Latch ClockGenerator:C1\|Step\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832400 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[31\] " "Latch ClockGenerator:C1\|Step\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SwitchNanoadd " "Ports D and ENA on the latch are fed by the same signal SwitchNanoadd" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561604832400 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561604832400 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[0\] phase:phaseControler\|phaseInter\[0\]~_emulated phase:phaseControler\|phaseInter\[0\]~1 " "Register \"phase:phaseControler\|phaseInter\[0\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[0\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[0\]~1\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[1\] phase:phaseControler\|phaseInter\[1\]~_emulated phase:phaseControler\|phaseInter\[1\]~5 " "Register \"phase:phaseControler\|phaseInter\[1\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[1\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[1\]~5\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[2\] phase:phaseControler\|phaseInter\[2\]~_emulated phase:phaseControler\|phaseInter\[2\]~9 " "Register \"phase:phaseControler\|phaseInter\[2\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[2\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[2\]~9\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[3\] phase:phaseControler\|phaseInter\[3\]~_emulated phase:phaseControler\|phaseInter\[3\]~13 " "Register \"phase:phaseControler\|phaseInter\[3\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[3\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[3\]~13\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[4\] phase:phaseControler\|phaseInter\[4\]~_emulated phase:phaseControler\|phaseInter\[4\]~17 " "Register \"phase:phaseControler\|phaseInter\[4\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[4\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[4\]~17\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[5\] phase:phaseControler\|phaseInter\[5\]~_emulated phase:phaseControler\|phaseInter\[5\]~21 " "Register \"phase:phaseControler\|phaseInter\[5\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[5\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[5\]~21\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[6\] phase:phaseControler\|phaseInter\[6\]~_emulated phase:phaseControler\|phaseInter\[6\]~25 " "Register \"phase:phaseControler\|phaseInter\[6\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[6\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[6\]~25\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[7\] phase:phaseControler\|phaseInter\[7\]~_emulated phase:phaseControler\|phaseInter\[7\]~29 " "Register \"phase:phaseControler\|phaseInter\[7\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[7\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[7\]~29\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[8\] phase:phaseControler\|phaseInter\[8\]~_emulated phase:phaseControler\|phaseInter\[8\]~33 " "Register \"phase:phaseControler\|phaseInter\[8\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[8\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[8\]~33\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[9\] phase:phaseControler\|phaseInter\[9\]~_emulated phase:phaseControler\|phaseInter\[9\]~37 " "Register \"phase:phaseControler\|phaseInter\[9\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[9\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[9\]~37\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[10\] phase:phaseControler\|phaseInter\[10\]~_emulated phase:phaseControler\|phaseInter\[10\]~41 " "Register \"phase:phaseControler\|phaseInter\[10\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[10\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[10\]~41\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[11\] phase:phaseControler\|phaseInter\[11\]~_emulated phase:phaseControler\|phaseInter\[11\]~45 " "Register \"phase:phaseControler\|phaseInter\[11\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[11\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[11\]~45\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[12\] phase:phaseControler\|phaseInter\[12\]~_emulated phase:phaseControler\|phaseInter\[12\]~49 " "Register \"phase:phaseControler\|phaseInter\[12\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[12\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[12\]~49\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[13\] phase:phaseControler\|phaseInter\[13\]~_emulated phase:phaseControler\|phaseInter\[13\]~53 " "Register \"phase:phaseControler\|phaseInter\[13\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[13\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[13\]~53\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[14\] phase:phaseControler\|phaseInter\[14\]~_emulated phase:phaseControler\|phaseInter\[14\]~57 " "Register \"phase:phaseControler\|phaseInter\[14\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[14\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[14\]~57\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[15\] phase:phaseControler\|phaseInter\[15\]~_emulated phase:phaseControler\|phaseInter\[15\]~61 " "Register \"phase:phaseControler\|phaseInter\[15\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[15\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[15\]~61\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[16\] phase:phaseControler\|phaseInter\[16\]~_emulated phase:phaseControler\|phaseInter\[16\]~65 " "Register \"phase:phaseControler\|phaseInter\[16\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[16\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[16\]~65\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[17\] phase:phaseControler\|phaseInter\[17\]~_emulated phase:phaseControler\|phaseInter\[17\]~69 " "Register \"phase:phaseControler\|phaseInter\[17\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[17\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[17\]~69\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[18\] phase:phaseControler\|phaseInter\[18\]~_emulated phase:phaseControler\|phaseInter\[18\]~73 " "Register \"phase:phaseControler\|phaseInter\[18\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[18\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[18\]~73\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[19\] phase:phaseControler\|phaseInter\[19\]~_emulated phase:phaseControler\|phaseInter\[19\]~77 " "Register \"phase:phaseControler\|phaseInter\[19\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[19\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[19\]~77\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[20\] phase:phaseControler\|phaseInter\[20\]~_emulated phase:phaseControler\|phaseInter\[20\]~81 " "Register \"phase:phaseControler\|phaseInter\[20\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[20\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[20\]~81\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[21\] phase:phaseControler\|phaseInter\[21\]~_emulated phase:phaseControler\|phaseInter\[21\]~85 " "Register \"phase:phaseControler\|phaseInter\[21\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[21\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[21\]~85\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[22\] phase:phaseControler\|phaseInter\[22\]~_emulated phase:phaseControler\|phaseInter\[22\]~89 " "Register \"phase:phaseControler\|phaseInter\[22\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[22\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[22\]~89\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[23\] phase:phaseControler\|phaseInter\[23\]~_emulated phase:phaseControler\|phaseInter\[23\]~93 " "Register \"phase:phaseControler\|phaseInter\[23\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[23\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[23\]~93\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[24\] phase:phaseControler\|phaseInter\[24\]~_emulated phase:phaseControler\|phaseInter\[24\]~97 " "Register \"phase:phaseControler\|phaseInter\[24\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[24\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[24\]~97\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[25\] phase:phaseControler\|phaseInter\[25\]~_emulated phase:phaseControler\|phaseInter\[25\]~101 " "Register \"phase:phaseControler\|phaseInter\[25\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[25\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[25\]~101\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[26\] phase:phaseControler\|phaseInter\[26\]~_emulated phase:phaseControler\|phaseInter\[26\]~105 " "Register \"phase:phaseControler\|phaseInter\[26\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[26\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[26\]~105\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[27\] phase:phaseControler\|phaseInter\[27\]~_emulated phase:phaseControler\|phaseInter\[27\]~109 " "Register \"phase:phaseControler\|phaseInter\[27\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[27\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[27\]~109\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[28\] phase:phaseControler\|phaseInter\[28\]~_emulated phase:phaseControler\|phaseInter\[28\]~113 " "Register \"phase:phaseControler\|phaseInter\[28\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[28\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[28\]~113\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[29\] phase:phaseControler\|phaseInter\[29\]~_emulated phase:phaseControler\|phaseInter\[29\]~117 " "Register \"phase:phaseControler\|phaseInter\[29\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[29\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[29\]~117\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[30\] phase:phaseControler\|phaseInter\[30\]~_emulated phase:phaseControler\|phaseInter\[30\]~121 " "Register \"phase:phaseControler\|phaseInter\[30\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[30\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[30\]~121\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "phase:phaseControler\|phaseInter\[31\] phase:phaseControler\|phaseInter\[31\]~_emulated phase:phaseControler\|phaseInter\[31\]~125 " "Register \"phase:phaseControler\|phaseInter\[31\]\" is converted into an equivalent circuit using register \"phase:phaseControler\|phaseInter\[31\]~_emulated\" and latch \"phase:phaseControler\|phaseInter\[31\]~125\"" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561604832406 "|top|phase:phaseControler|phaseInter[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1561604832406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561604833139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561604833356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561604833356 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561604833487 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561604833487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561604833488 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561604833488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561604833488 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561604833488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561604833488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561604833548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 11:07:13 2019 " "Processing ended: Thu Jun 27 11:07:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561604833548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561604833548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561604833548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561604833548 ""}
