<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_47745'>
<a name="inst_tag_47745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47745" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47745_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod956_14.html#inst_tag_47745_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47745_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3388.html#inst_tag_256035" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47746'>
<a name="inst_tag_47746"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47746" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47746_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod956_14.html#inst_tag_47746_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47746_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3388.html#inst_tag_256035" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47747'>
<a name="inst_tag_47747"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47747_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod956_14.html#inst_tag_47747_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47747_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3388.html#inst_tag_256035" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47748'>
<a name="inst_tag_47748"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47748_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47749'>
<a name="inst_tag_47749"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47749" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod956_14.html#inst_tag_47749_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47750'>
<a name="inst_tag_47750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47750" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47750_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod956_14.html#inst_tag_47750_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47750_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47751'>
<a name="inst_tag_47751"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47751" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.65</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47751_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod956_14.html#inst_tag_47751_Toggle" >  8.96</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47751_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.65</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.96</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47752'>
<a name="inst_tag_47752"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47752" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47752_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod956_14.html#inst_tag_47752_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47752_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47753'>
<a name="inst_tag_47753"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47753" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47753_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47753_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47753_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47754'>
<a name="inst_tag_47754"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47754" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47754_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47754_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47754_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.93</td>
<td class="s4 cl rt"> 47.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.08</td>
<td class="wht cl rt"></td>
<td><a href="mod176.html#inst_tag_11978" >u_n22_exu_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47755'>
<a name="inst_tag_47755"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47755" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47755_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47755_Toggle" > 76.12</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47755_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.12</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 57.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3392.html#inst_tag_256040" >u_n22_pmon_mcycle</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47756'>
<a name="inst_tag_47756"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47756" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47756_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod956_14.html#inst_tag_47756_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47756_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 57.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3392.html#inst_tag_256040" >u_n22_pmon_mcycle</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47757'>
<a name="inst_tag_47757"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47757" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47757_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod956_14.html#inst_tag_47757_Toggle" > 59.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod956_14.html#inst_tag_47757_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.70</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2318.html#inst_tag_173435" >u_n22_pmon_minstret</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47758'>
<a name="inst_tag_47758"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47758" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod956_14.html#inst_tag_47758_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod956_14.html#inst_tag_47758_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod956_14.html#inst_tag_47758_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2318.html#inst_tag_173435" >u_n22_pmon_minstret</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod956.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_47745"  onclick="showContent('inst_tag_47745')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47746"  onclick="showContent('inst_tag_47746')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47747"  onclick="showContent('inst_tag_47747')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47748"  onclick="showContent('inst_tag_47748')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a><br>
<a href="#inst_tag_47749"  onclick="showContent('inst_tag_47749')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a><br>
<a href="#inst_tag_47750"  onclick="showContent('inst_tag_47750')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a><br>
<a href="#inst_tag_47751"  onclick="showContent('inst_tag_47751')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a><br>
<a href="#inst_tag_47752"  onclick="showContent('inst_tag_47752')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a><br>
<a href="#inst_tag_47753"  onclick="showContent('inst_tag_47753')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a><br>
<a href="#inst_tag_47754"  onclick="showContent('inst_tag_47754')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a><br>
<a href="#inst_tag_47755"  onclick="showContent('inst_tag_47755')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a><br>
<a href="#inst_tag_47756"  onclick="showContent('inst_tag_47756')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a><br>
<a href="#inst_tag_47757"  onclick="showContent('inst_tag_47757')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a><br>
<a href="#inst_tag_47758"  onclick="showContent('inst_tag_47758')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_47745'>
<a name="inst_tag_47745_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47745" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47745_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47745" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47745_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47745" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47746'>
<a name="inst_tag_47746_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47746" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47746_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47746" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47746_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47746" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47747'>
<a name="inst_tag_47747_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47747_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47747_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47748'>
<a name="inst_tag_47748_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47748_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47748_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47749'>
<a name="inst_tag_47749_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47749" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47749_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47749" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47749_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47749" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47750'>
<a name="inst_tag_47750_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47750" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47750_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47750" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47750_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47750" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47751'>
<a name="inst_tag_47751_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47751" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47751_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47751" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">12</td>
<td class="rt">8.96  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">6</td>
<td class="rt">8.96  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">6</td>
<td class="rt">8.96  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">12</td>
<td class="rt">8.96  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">6</td>
<td class="rt">8.96  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">6</td>
<td class="rt">8.96  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47751_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47751" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47752'>
<a name="inst_tag_47752_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47752" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47752_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47752" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">14</td>
<td class="rt">10.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">7</td>
<td class="rt">10.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">7</td>
<td class="rt">10.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">14</td>
<td class="rt">10.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">7</td>
<td class="rt">10.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">7</td>
<td class="rt">10.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[8:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47752_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47752" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47753'>
<a name="inst_tag_47753_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47753" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47753_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47753" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47753_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47753" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47754'>
<a name="inst_tag_47754_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47754" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47754_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47754" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47754_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47754" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47755'>
<a name="inst_tag_47755_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47755" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_47755_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47755" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">102</td>
<td class="rt">76.12 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">52</td>
<td class="rt">77.61 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">50</td>
<td class="rt">74.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">102</td>
<td class="rt">76.12 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">52</td>
<td class="rt">77.61 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">50</td>
<td class="rt">74.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[31:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47755_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47755" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47756'>
<a name="inst_tag_47756_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47756" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47756_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47756" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">4</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">4</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47756_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47756" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47757'>
<a name="inst_tag_47757_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47757" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47757_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47757" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">80</td>
<td class="rt">59.70 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">41</td>
<td class="rt">61.19 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">39</td>
<td class="rt">58.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">80</td>
<td class="rt">59.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">41</td>
<td class="rt">61.19 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">39</td>
<td class="rt">58.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[31:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47757_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47757" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47758'>
<a name="inst_tag_47758_Line"></a>
<b>Line Coverage for Instance : <a href="mod956_14.html#inst_tag_47758" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47758_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod956_14.html#inst_tag_47758" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">4</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">4</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">2.99  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47758_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod956_14.html#inst_tag_47758" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_47745">
    <li>
      <a href="#inst_tag_47745_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47745_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47745_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47746">
    <li>
      <a href="#inst_tag_47746_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47746_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47746_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47747">
    <li>
      <a href="#inst_tag_47747_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47747_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47747_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47748">
    <li>
      <a href="#inst_tag_47748_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47748_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47748_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47749">
    <li>
      <a href="#inst_tag_47749_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47749_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47749_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47750">
    <li>
      <a href="#inst_tag_47750_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47750_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47750_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47751">
    <li>
      <a href="#inst_tag_47751_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47751_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47751_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47752">
    <li>
      <a href="#inst_tag_47752_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47752_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47752_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47753">
    <li>
      <a href="#inst_tag_47753_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47753_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47753_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47754">
    <li>
      <a href="#inst_tag_47754_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47754_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47754_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47755">
    <li>
      <a href="#inst_tag_47755_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47755_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47755_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47756">
    <li>
      <a href="#inst_tag_47756_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47756_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47756_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47757">
    <li>
      <a href="#inst_tag_47757_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47757_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47757_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47758">
    <li>
      <a href="#inst_tag_47758_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47758_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47758_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
