/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sun Nov 19 01:07:18 2017
 *                 Full Compile MD5 Checksum  51b81740b386aea70724ff951c628857
 *                     (minus title and desc)
 *                 MD5 Checksum               96520679e55aabb9e30a2b8c1241ef41
 *
 * lock_release:   r_1772
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__

/***************************************************************************
 *XPT_WDMA_DESC_DONE_INTR_L2 - L2 Descriptor Done Interrupts
 ***************************************************************************/
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS 0x0020a68300 /* [RO][32] CPU interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET  0x0020a68304 /* [WO][32] CPU interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR 0x0020a68308 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS 0x0020a6830c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET 0x0020a68310 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR 0x0020a68314 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS 0x0020a68318 /* [RO][32] PCI interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET  0x0020a6831c /* [WO][32] PCI interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR 0x0020a68320 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS 0x0020a68324 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET 0x0020a68328 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR 0x0020a6832c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS 0x0020a68330 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET 0x0020a68334 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR 0x0020a68338 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS 0x0020a6833c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET 0x0020a68340 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR 0x0020a68344 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_reserved0_MASK  0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_reserved0_MASK     0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_reserved0_SHIFT    8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_reserved0_MASK   0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_reserved0_SHIFT  8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_reserved0_MASK  0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_reserved0_MASK     0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_reserved0_SHIFT    8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_reserved0_MASK   0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_reserved0_SHIFT  8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_reserved0_MASK    0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_reserved0_SHIFT   8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_reserved0_MASK  0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_reserved0_MASK 0xffffff00
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_reserved0_SHIFT 8

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__ */

/* End of File */
