// Seed: 705150667
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  supply1 id_3 = 1 + 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output supply0 id_6,
    input supply1 id_7,
    output logic id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wire id_11,
    output supply1 id_12,
    input uwire id_13,
    input supply1 id_14
);
  initial begin
    id_8 <= 1;
  end
  wand id_16 = |id_7 - 1'b0;
  wire id_17;
  module_0(
      id_6, id_5
  );
  wire id_18;
endmodule
