
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "wlan_phy_tx_pmd_axiw.h"

/*
* The configuration table for devices
*/

WLAN_PHY_TX_PMD_AXIW_Config WLAN_PHY_TX_PMD_AXIW_ConfigTable[] =
{
	{
		XPAR_WLAN_PHY_TX_XC_VERSION,
		XPAR_WLAN_PHY_TX_XC_CREATE,
		XPAR_WLAN_PHY_TX_XC_RELEASE,
		XPAR_WLAN_PHY_TX_XC_OPEN,
		XPAR_WLAN_PHY_TX_XC_CLOSE,
		XPAR_WLAN_PHY_TX_XC_READ,
		XPAR_WLAN_PHY_TX_XC_WRITE,
		XPAR_WLAN_PHY_TX_XC_GET_SHMEM,
		XPAR_WLAN_PHY_TX_MEMMAP_STATUS,
		XPAR_WLAN_PHY_TX_MEMMAP_STATUS_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_STATUS_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_TIMING,
		XPAR_WLAN_PHY_TX_MEMMAP_TIMING_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_TIMING_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_CONFIG,
		XPAR_WLAN_PHY_TX_MEMMAP_CONFIG_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL,
		XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING,
		XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_TX_START,
		XPAR_WLAN_PHY_TX_MEMMAP_TX_START_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_TX_START_BIN_PT,
		XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG,
		XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG_N_BITS,
		XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_TX_DEVICE_ID,
		XPAR_WLAN_PHY_TX_BASEADDR
	}
};


