INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/imports/Downloads/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/program_loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_loader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/program_loader_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_loader_test
