Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft_tb_behav xil_defaultlib.fft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'fft_index' [C:/Users/Raman/Downloads/New folder/please_FFT/please_FFT.srcs/sources_1/new/fft.v:160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [C:/Users/Raman/Downloads/New folder/please_FFT/please_FFT.srcs/sources_1/new/fft.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_dynamic_default
Compiling module xil_defaultlib.radix2_butterfly_default
Compiling module xil_defaultlib.fft_default
Compiling module xil_defaultlib.fft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_tb_behav
