INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/AttentionCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AttentionCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/L1dist.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1dist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/fusedAcc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fusedAcc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/AttentionCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AttentionCore
