
%(BEGIN_QUESTION)
% Copyright 2006, Tony R. Kuphaldt, released under the Creative Commons Attribution License (v 1.0)
% This means you may do almost anything with this work of mine, so long as you give me proper credit

Determine the logic state (high or low) of each test point with the input switches in the positions shown, and also complete the truth table for the gate:

$$\epsfbox{03976x01.eps}$$

\medskip
\item{$\bullet$} TP1 = ({\it high} or {\it low}) 
\item{$\bullet$} TP2 = ({\it high} or {\it low}) 
\item{$\bullet$} TP3 = ({\it high} or {\it low}) 
\item{$\bullet$} TP4 = ({\it high} or {\it low}) 
\medskip

\underbar{file 03976}
%(END_QUESTION)





%(BEGIN_ANSWER)

$$\epsfbox{03976x02.eps}$$

\medskip
\item{$\bullet$} TP1 = High
\item{$\bullet$} TP2 = High
\item{$\bullet$} TP3 = Low
\item{$\bullet$} TP4 = High
\medskip

%(END_ANSWER)





%(BEGIN_NOTES)

{\bf This question is intended for exams only and not worksheets!}.

%INDEX% Logic gate voltage levels, "high" and "low"

%(END_NOTES)


