# EECE3324
MIPS pertaining to EECE3324, Computer Architecture, at Northeastern University, Fall 2016

FinalProject: Single-Cycle Processor in MIPS

AdvancedProject: Five-Cycle Pipelined Process in MIPS
