#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000222aac76620 .scope module, "clock_test" "clock_test" 2 1;
 .timescale 0 0;
v00000222aac29fe0_0 .net "clk0", 0 0, v00000222aac43410_0;  1 drivers
v00000222aac29ab0_0 .var "enable0", 0 0;
S_00000222aac767b0 .scope module, "s" "clock" 2 4, 3 1 0, S_00000222aac76620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "clk";
P_00000222aac2dd60 .param/l "TIME" 0 3 2, +C4<00000000000000000000000000001010>;
v00000222aac43410_0 .var "clk", 0 0;
v00000222aac430e0_0 .net "enable", 0 0, v00000222aac29ab0_0;  1 drivers
E_00000222aac2d4a0 .event anyedge, v00000222aac430e0_0;
    .scope S_00000222aac767b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000222aac43410_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000222aac767b0;
T_1 ;
    %wait E_00000222aac2d4a0;
T_1.0 ;
    %load/vec4 v00000222aac430e0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %delay 10, 0;
    %load/vec4 v00000222aac43410_0;
    %inv;
    %store/vec4 v00000222aac43410_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000222aac76620;
T_2 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000222aac76620 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000222aac29ab0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 11 "$display", "5:clock=%b", v00000222aac29fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 13 "$display", "10:clock=%b", v00000222aac29fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 15 "$display", "15:clock=%b", v00000222aac29fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 17 "$display", "20:clock=%b", v00000222aac29fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 19 "$display", "25:clock=%b", v00000222aac29fe0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_testbench.v";
    "clock.v";
