xilinx rtfpga
INFO: [Synth 8-4471] merging register 'act_sec_hdr_3_reg[594:0]' into 'hdr_3_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5860]
INFO: [Synth 8-4471] merging register 'act_sec_hdr_4_reg[594:0]' into 'hdr_4_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5861]
INFO: [Synth 8-4471] merging register 'act_sec_hdr_5_reg[594:0]' into 'hdr_5_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5862]
INFO: [Synth 8-4471] merging register 'act_sec_hdr_6_reg[594:0]' into 'hdr_6_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5863]
INFO: [Synth 8-4471] merging register 'act_sec_Deparser_extracts_3_reg[31:0]' into 'Deparser_extracts_3_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5867]
INFO: [Synth 8-4471] merging register 'act_sec_Deparser_extracts_4_reg[31:0]' into 'Deparser_extracts_4_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5868]
INFO: [Synth 8-4471] merging register 'act_sec_Deparser_extracts_5_reg[31:0]' into 'Deparser_extracts_5_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5869]
INFO: [Synth 8-4471] merging register 'act_sec_Deparser_extracts_6_reg[31:0]' into 'Deparser_extracts_6_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5870]
INFO: [Synth 8-4471] merging register 'act_sec_TUPLE0_3_reg[7:0]' into 'TUPLE0_3_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5874]
INFO: [Synth 8-4471] merging register 'act_sec_TUPLE0_4_reg[7:0]' into 'TUPLE0_4_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5875]
INFO: [Synth 8-4471] merging register 'act_sec_TUPLE0_5_reg[7:0]' into 'TUPLE0_5_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5876]
INFO: [Synth 8-4471] merging register 'act_sec_TUPLE0_6_reg[7:0]' into 'TUPLE0_6_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5877]
WARNING: [Synth 8-6014] Unused sequential element act_sec_hdr_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5860]
WARNING: [Synth 8-6014] Unused sequential element act_sec_hdr_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5861]
WARNING: [Synth 8-6014] Unused sequential element act_sec_hdr_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5862]
WARNING: [Synth 8-6014] Unused sequential element act_sec_hdr_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5863]
WARNING: [Synth 8-6014] Unused sequential element act_sec_Deparser_extracts_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5867]
WARNING: [Synth 8-6014] Unused sequential element act_sec_Deparser_extracts_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5868]
WARNING: [Synth 8-6014] Unused sequential element act_sec_Deparser_extracts_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5869]
WARNING: [Synth 8-6014] Unused sequential element act_sec_Deparser_extracts_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5870]
WARNING: [Synth 8-6014] Unused sequential element act_sec_TUPLE0_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5874]
WARNING: [Synth 8-6014] Unused sequential element act_sec_TUPLE0_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5875]
WARNING: [Synth 8-6014] Unused sequential element act_sec_TUPLE0_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5876]
WARNING: [Synth 8-6014] Unused sequential element act_sec_TUPLE0_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:5877]
WARNING: [Synth 8-3331] design Deparser_t_act_sec has unconnected port reset
WARNING: [Synth 8-3331] design Deparser_t_act_sec has unconnected port clock
WARNING: [Synth 8-3331] design Deparser_t_act_sec has unconnected port level[2]
WARNING: [Synth 8-3331] design Deparser_t_act_sec has unconnected port level[1]
WARNING: [Synth 8-3331] design Deparser_t_act_sec has unconnected port level[0]
