---
layout: page
permalink: /products/security_design_ips
---

<div>
    <content>
    </content>
</div>
<div>
    <content>
    </content>
</div>

To mitigate the Side-Channel Attacks on ASICs and FPGAs, we offer <strong>SCA-Resistant AES design
IP</strong> with dual-hiding and asynchronous-logic countermeasures for highly secure data encryption.
We also offer AES design with additional masking countermeasures that provide added SCA
protection for data encryption.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>
<ul>
  <li>Dual-Hiding (+ Masking) for countering SCA</li>
  <li>Asynchronous-logic operation</li>
  <li>Synchronized Interfacing (output available)</li>
  <li>Inherently resistant to fault attack + reverse engineering</li>
  <li>FPGA/ASIC implementation (soft IP and hard IP)</li>
  <li>Test data available</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/security_ip/image--002.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>
<br>
<hr class="seperator">
<br>
To mitigate the Reverse Engineering on ASICs, we offer <strong>Camouflage Library Cells</strong> with look-
alike cell layout for high valued IP protection.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>

<ul>
  <li>Patented library cells</li>
  <li>Invulnerable against IC delayering</li>
  <li>Applicable to any CMOS process</li>
  <li>Compatible to standard design flow</li>
  <li>Low power, area, speed overheads</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/security_ip/image--003.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>
