02:04:30 DEBUG : Logs will be stored at 'E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/IDE.log'.
02:04:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA\github\FPGA\2_Microblaze_HelloWorld\vitis\temp_xsdb_launch_script.tcl
02:04:34 INFO  : Registering command handlers for Vitis TCF services
02:04:34 INFO  : Platform repository initialization has completed.
02:04:37 INFO  : XSCT server has started successfully.
02:04:37 INFO  : plnx-install-location is set to ''
02:04:37 INFO  : Successfully done setting XSCT server connection channel  
02:04:37 INFO  : Successfully done query RDI_DATADIR 
02:04:37 INFO  : Successfully done setting workspace for the tool. 
02:05:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:05:10 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:05:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:05:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:05:13 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:05:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:05:40 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:05:41 INFO  : Checking for BSP changes to sync application flags for project 'helloWorld'...
02:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:06:42 INFO  : Jtag cable 'Digilent Arty A7-100T 210319AFEAFAA' is selected.
02:06:42 INFO  : 'jtag frequency' command is executed.
02:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319AFEAFAA" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319AFEAFAA-13631093-0"}' command is executed.
02:06:45 INFO  : Device configured successfully with "E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/helloWorld/_ide/bitstream/design_1_wrapper.bit"
02:06:45 INFO  : Context for processor 'microblaze_0' is selected.
02:06:45 INFO  : Hardware design and registers information is loaded from 'E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:06:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:06:45 INFO  : Context for processor 'microblaze_0' is selected.
02:06:45 INFO  : System reset is completed.
02:06:48 INFO  : 'after 3000' command is executed.
02:06:48 INFO  : Context for processor 'microblaze_0' is selected.
02:06:48 INFO  : The application 'E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/helloWorld/Debug/helloWorld.elf' is downloaded to processor 'microblaze_0'.
02:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319AFEAFAA" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319AFEAFAA-13631093-0"}
fpga -file E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/helloWorld/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/FPGA/github/FPGA/2_Microblaze_HelloWorld/vitis/helloWorld/Debug/helloWorld.elf
----------------End of Script----------------

02:06:48 INFO  : Context for processor 'microblaze_0' is selected.
02:06:48 INFO  : 'con' command is executed.
02:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:06:48 INFO  : Launch script is exported to file 'E:\FPGA\github\FPGA\2_Microblaze_HelloWorld\vitis\helloWorld_system\_ide\scripts\debugger_helloworld-default.tcl'
02:07:01 INFO  : Disconnected from the channel tcfchan#2.
