; or1k instruction bus master
[master or1k_i]
slaves =
 sdram_ibus
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 sdram_dbus
 uart0
 gpio0
 spi0
 i2c0
 ccsds_rxtx0
 
; debug master
[master dbg]
slaves =
 sdram_dbus
 sdram_ibus
 rom0
 uart0
 gpio0
 spi0
 i2c0
 ccsds_rxtx0
 
; SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave sdram_dbus]
offset=0
; 32 MB
size=0x2000000
[slave sdram_ibus]
offset=0
; 32 MB
size=0x2000000

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave i2c0]
datawidth=8
offset=0xa0000000
size=8

[slave spi0]
datawidth=8
offset=0xb0000000
size=8

[slave ccsds_rxtx0]
offset=0xc0000000
size=0x10

[slave rom0]
offset=0xf0000000
size=1024
