$date
	Sat Nov 10 15:59:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! present [1:0] $end
$var wire 2 " next [1:0] $end
$var reg 1 # E $end
$var reg 1 $ F $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module ef $end
$var wire 1 # E $end
$var wire 1 $ F $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 2 ' next [1:0] $end
$var reg 2 ( present [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
0%
x$
x#
bx "
bx !
$end
#2
1&
#5
b11 "
b11 '
b0 !
b0 (
0&
1%
#9
1&
#10
0%
#11
b0 "
b0 '
0#
#15
1%
#20
0%
#25
1%
#30
0%
#31
b1 "
b1 '
1$
1#
#35
b10 "
b10 '
b1 !
b1 (
1%
#40
0%
#45
b11 "
b11 '
b10 !
b10 (
1%
#50
0%
#55
b0 "
b0 '
b11 !
b11 (
1%
#60
0%
#65
b1 "
b1 '
b0 !
b0 (
1%
#70
0%
#75
b10 "
b10 '
b1 !
b1 (
1%
#80
0%
#85
b11 "
b11 '
b10 !
b10 (
1%
#90
0%
#91
b10 "
b10 '
0#
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#171
b11 "
b11 '
1#
#175
b0 "
b0 '
b11 !
b11 (
1%
#180
0%
#185
b1 "
b1 '
b0 !
b0 (
1%
#190
0%
#195
b10 "
b10 '
b1 !
b1 (
1%
#200
0%
#205
b11 "
b11 '
b10 !
b10 (
1%
#210
0%
#215
b0 "
b0 '
b11 !
b11 (
1%
#220
0%
#225
b1 "
b1 '
b0 !
b0 (
1%
#230
0%
#235
b10 "
b10 '
b1 !
b1 (
1%
#240
0%
#245
b11 "
b11 '
b10 !
b10 (
1%
#250
0%
#255
b0 "
b0 '
b11 !
b11 (
1%
#260
0%
#261
b11 "
b11 '
0#
#265
1%
#270
0%
#275
1%
#280
0%
#285
1%
#290
0%
#295
1%
#300
0%
#305
1%
#310
0%
#315
1%
#320
0%
#325
1%
#330
0%
#335
1%
#340
0%
#345
1%
#350
0%
#355
1%
#360
0%
#365
1%
#370
0%
#375
1%
#380
0%
#385
1%
#390
0%
#395
1%
#400
0%
#405
1%
#410
0%
#415
1%
#420
0%
#425
1%
#430
0%
#431
b0 "
b0 '
1#
#435
b1 "
b1 '
b0 !
b0 (
1%
#440
0%
#445
b10 "
b10 '
b1 !
b1 (
1%
#450
0%
#455
b11 "
b11 '
b10 !
b10 (
1%
#460
0%
#465
b0 "
b0 '
b11 !
b11 (
1%
#470
0%
#475
b1 "
b1 '
b0 !
b0 (
1%
#480
0%
#485
b10 "
b10 '
b1 !
b1 (
1%
#490
0%
#495
b11 "
b11 '
b10 !
b10 (
1%
#500
0%
#505
b0 "
b0 '
b11 !
b11 (
1%
#510
0%
#515
b1 "
b1 '
b0 !
b0 (
1%
#520
0%
#525
b10 "
b10 '
b1 !
b1 (
1%
#530
0%
#535
b11 "
b11 '
b10 !
b10 (
1%
#540
0%
#545
b0 "
b0 '
b11 !
b11 (
1%
#550
0%
#555
b1 "
b1 '
b0 !
b0 (
1%
#560
0%
#565
b10 "
b10 '
b1 !
b1 (
1%
#570
0%
#575
b11 "
b11 '
b10 !
b10 (
1%
#580
0%
#585
b0 "
b0 '
b11 !
b11 (
1%
#590
0%
#595
b1 "
b1 '
b0 !
b0 (
1%
#600
0%
#601
b11 "
b11 '
0$
#605
b10 "
b10 '
b11 !
b11 (
1%
#610
0%
#615
b1 "
b1 '
b10 !
b10 (
1%
#620
0%
#625
b0 "
b0 '
b1 !
b1 (
1%
#630
0%
#635
b11 "
b11 '
b0 !
b0 (
1%
#640
0%
#645
b10 "
b10 '
b11 !
b11 (
1%
#650
0%
#655
b1 "
b1 '
b10 !
b10 (
1%
#660
0%
#665
b0 "
b0 '
b1 !
b1 (
1%
#670
0%
#675
b11 "
b11 '
b0 !
b0 (
1%
#680
0%
#685
b10 "
b10 '
b11 !
b11 (
1%
#690
0%
#695
b1 "
b1 '
b10 !
b10 (
1%
#700
0%
#705
b0 "
b0 '
b1 !
b1 (
1%
#710
0%
#715
b11 "
b11 '
b0 !
b0 (
1%
#720
0%
#725
b10 "
b10 '
b11 !
b11 (
1%
#730
0%
#735
b1 "
b1 '
b10 !
b10 (
1%
#740
0%
#745
b0 "
b0 '
b1 !
b1 (
1%
#750
0%
#755
b11 "
b11 '
b0 !
b0 (
1%
#760
0%
#765
b10 "
b10 '
b11 !
b11 (
1%
#770
0%
#775
b1 "
b1 '
b10 !
b10 (
1%
#780
0%
#785
b0 "
b0 '
b1 !
b1 (
1%
#790
0%
#795
b11 "
b11 '
b0 !
b0 (
1%
#800
0%
