Active-HDL 13.0.376.8320 2023-10-25 19:51:21

Elaboration top modules:
VHDL Configuration            testbench_for_sixteen_bit_adder


--------------------------------------------------------------------------------------------------------------------
Entity               | Architecture    | Library           | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------------
sixteen_bit_adder_tb | TB_ARCHITECTURE | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
sixteen_bit_adder    | structural      | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
Full_Adder           | structural      | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
half_adder           | structural      | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
and_gate             | structural      | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
xor_gate             | structural      | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Configuration                     | Library           | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------------
testbench_for_sixteen_bit_adder        | sixteen_bit_adder |      | 13.0.376.8320 (Windows64) | -O3
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Package                           | Library           | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------------
standard                               | std               |      |                           | <unavailable>
TEXTIO                                 | std               |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                         | ieee              |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD                            | ieee              |      | 13.0.376.8320 (Windows64) |  -2008
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
Library                                | Comment
--------------------------------------------------------------------------------------------------------------------
ieee                                   | Standard IEEE packages library
sixteen_bit_adder                      | None
std                                    | Standard VHDL library
--------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_sixteen_bit_adder testbench_for_sixteen_bit_adder


The performance of simulation is reduced. Version Student Edition
