Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 24 21:15:35 2024
| Host         : Praddumnavishwa running 64-bit major release  (build 9200)
| Command      : report_methodology -file d_latch_methodology_drc_routed.rpt -pb d_latch_methodology_drc_routed.pb -rpx d_latch_methodology_drc_routed.rpx
| Design       : d_latch
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch q_reg cannot be properly analyzed as its control pin q_reg/G is not reached by a timing clock
Related violations: <none>


