#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: us11.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
us11.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1753_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1753_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2255_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2255_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2254_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2254_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2287_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2287_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2286_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2286_.out[0] (.names)                            0.261     9.456
n3118.in[3] (.names)                                             1.338    10.793
n3118.out[0] (.names)                                            0.261    11.054
us20.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 2
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1815_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1815_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2074_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2074_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2073_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2073_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2122_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2122_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2119_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2119_.out[0] (.names)                            0.261     9.456
n3013.in[2] (.names)                                             1.338    10.793
n3013.out[0] (.names)                                            0.261    11.054
us11.d[7].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 3
Startpoint: us31.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us12.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        1.338     1.338
us31.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2136_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2136_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2135_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2135_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2134_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2134_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2172_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2172_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2169_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2169_.out[0] (.names)                            0.261     9.456
n3043.in[2] (.names)                                             1.338    10.793
n3043.out[0] (.names)                                            0.261    11.054
us12.d[5].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 4
Startpoint: us13.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us22.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[3].clk[0] (.latch)                                        1.338     1.338
us13.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2377_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2377_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2376_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2376_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2375_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2375_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2407_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2407_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2406_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2406_.out[0] (.names)                            0.261     9.456
n3198.in[2] (.names)                                             1.338    10.793
n3198.out[0] (.names)                                            0.261    11.054
us22.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 5
Startpoint: us13.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us32.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        1.338     1.338
us13.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2606_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2606_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2605_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2605_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2604_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2604_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2641_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2641_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2640_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2640_.out[0] (.names)                            0.261     9.456
n3363.in[3] (.names)                                             1.338    10.793
n3363.out[0] (.names)                                            0.261    11.054
us32.d[5].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 6
Startpoint: us33.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[5].clk[0] (.latch)                                        1.338     1.338
us33.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1770_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1770_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2017_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2017_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2016_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2016_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2034_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2034_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2033_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2033_.out[0] (.names)                            0.261     9.456
n2953.in[2] (.names)                                             1.338    10.793
n2953.out[0] (.names)                                            0.261    11.054
us10.d[3].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 7
Startpoint: us11.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
us11.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1748_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1748_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2006_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2006_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2005_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2005_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2044_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2044_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2041_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2041_.out[0] (.names)                            0.261     9.456
n2958.in[2] (.names)                                             1.338    10.793
n2958.out[0] (.names)                                            0.261    11.054
us10.d[4].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 8
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2002_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2002_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2001_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2001_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2000_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2000_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2063_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2063_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2060_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2060_.out[0] (.names)                            0.261     9.456
n2973.in[2] (.names)                                             1.338    10.793
n2973.out[0] (.names)                                            0.261    11.054
us10.d[7].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 9
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2253_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2253_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2252_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2252_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2251_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2251_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2245_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2245_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2244_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2244_.out[0] (.names)                            0.261     9.456
n3098.in[2] (.names)                                             1.338    10.793
n3098.out[0] (.names)                                            0.261    11.054
us20.d[0].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 10
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        1.338     1.338
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2250_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2250_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2249_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2249_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2248_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2248_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2276_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2276_.out[0] (.names)                            0.261     7.857
$abc$36592$new_n2274_.in[0] (.names)                             1.338     9.195
$abc$36592$new_n2274_.out[0] (.names)                            0.261     9.456
n3108.in[3] (.names)                                             1.338    10.793
n3108.out[0] (.names)                                            0.261    11.054
us20.d[2].D[0] (.latch)                                          1.338    12.392
data arrival time                                                         12.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 11
Startpoint: us30.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
us30.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2355_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2355_.out[0] (.names)                            0.261     7.857
n3163.in[0] (.names)                                             1.338     9.195
n3163.out[0] (.names)                                            0.261     9.456
us21.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 12
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1814_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1814_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1813_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1813_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1812_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1812_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1858_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1858_.out[0] (.names)                            0.261     7.857
n2843.in[0] (.names)                                             1.338     9.195
n2843.out[0] (.names)                                            0.261     9.456
us01.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 13
Startpoint: us30.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
us30.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2351_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2351_.out[0] (.names)                            0.261     7.857
n3158.in[0] (.names)                                             1.338     9.195
n3158.out[0] (.names)                                            0.261     9.456
us21.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 14
Startpoint: us12.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
us12.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1834_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1834_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2318_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2318_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2317_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2317_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2346_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2346_.out[0] (.names)                            0.261     7.857
n3153.in[0] (.names)                                             1.338     9.195
n3153.out[0] (.names)                                            0.261     9.456
us21.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 15
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2313_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2313_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2312_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2312_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2311_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2311_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2335_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2335_.out[0] (.names)                            0.261     7.857
n3143.in[0] (.names)                                             1.338     9.195
n3143.out[0] (.names)                                            0.261     9.456
us21.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 16
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2313_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2313_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2312_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2312_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2311_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2311_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2310_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2310_.out[0] (.names)                            0.261     7.857
n3138.in[0] (.names)                                             1.338     9.195
n3138.out[0] (.names)                                            0.261     9.456
us21.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 17
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1815_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1815_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2074_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2074_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2073_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2073_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2107_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2107_.out[0] (.names)                            0.261     7.857
n2998.in[0] (.names)                                             1.338     9.195
n2998.out[0] (.names)                                            0.261     9.456
us11.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 18
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2070_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2070_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2069_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2069_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2068_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2068_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2102_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2102_.out[0] (.names)                            0.261     7.857
n2993.in[0] (.names)                                             1.338     9.195
n2993.out[0] (.names)                                            0.261     9.456
us11.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 19
Startpoint: us30.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[5].clk[0] (.latch)                                        1.338     1.338
us30.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1825_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1825_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2076_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2076_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2075_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2075_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2117_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2117_.out[0] (.names)                            0.261     7.857
n3008.in[0] (.names)                                             1.338     9.195
n3008.out[0] (.names)                                            0.261     9.456
us11.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 20
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1815_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1815_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2074_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2074_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2073_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2073_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2110_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2110_.out[0] (.names)                            0.261     7.857
n3003.in[0] (.names)                                             1.338     9.195
n3003.out[0] (.names)                                            0.261     9.456
us11.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 21
Startpoint: us12.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[2].clk[0] (.latch)                                        1.338     1.338
us12.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1815_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1815_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2074_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2074_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2073_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2073_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2097_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2097_.out[0] (.names)                            0.261     7.857
n2988.in[0] (.names)                                             1.338     9.195
n2988.out[0] (.names)                                            0.261     9.456
us11.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 22
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2070_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2070_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2069_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2069_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2068_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2068_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2092_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2092_.out[0] (.names)                            0.261     7.857
n2983.in[0] (.names)                                             1.338     9.195
n2983.out[0] (.names)                                            0.261     9.456
us11.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 23
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us11.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2070_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2070_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2069_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2069_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2068_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2068_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2083_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2083_.out[0] (.names)                            0.261     7.857
n2978.in[0] (.names)                                             1.338     9.195
n2978.out[0] (.names)                                            0.261     9.456
us11.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 24
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1814_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1814_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1813_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1813_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1812_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1812_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1870_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1870_.out[0] (.names)                            0.261     7.857
n2853.in[0] (.names)                                             1.338     9.195
n2853.out[0] (.names)                                            0.261     9.456
us01.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 25
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1811_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1811_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1810_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1810_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1809_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1809_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1865_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n1865_.out[0] (.names)                            0.261     7.857
n2848.in[0] (.names)                                             1.338     9.195
n2848.out[0] (.names)                                            0.261     9.456
us01.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 26
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1878_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1878_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1877_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1877_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1876_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1876_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1916_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1916_.out[0] (.names)                            0.261     7.857
n2878.in[0] (.names)                                             1.338     9.195
n2878.out[0] (.names)                                            0.261     9.456
us02.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 27
Startpoint: us30.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
us30.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2361_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2361_.out[0] (.names)                            0.261     7.857
n3168.in[0] (.names)                                             1.338     9.195
n3168.out[0] (.names)                                            0.261     9.456
us21.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 28
Startpoint: us30.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
us30.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2316_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2316_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2315_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2315_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2314_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2314_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2366_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2366_.out[0] (.names)                            0.261     7.857
n3173.in[0] (.names)                                             1.338     9.195
n3173.out[0] (.names)                                            0.261     9.456
us21.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 29
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2542_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2542_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2541_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2541_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2540_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2540_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2555_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2555_.out[0] (.names)                            0.261     7.857
n3298.in[0] (.names)                                             1.338     9.195
n3298.out[0] (.names)                                            0.261     9.456
us31.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 30
Startpoint: us12.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[1].clk[0] (.latch)                                        1.338     1.338
us12.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2547_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2547_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2546_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2546_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2545_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2545_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2564_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2564_.out[0] (.names)                            0.261     7.857
n3303.in[0] (.names)                                             1.338     9.195
n3303.out[0] (.names)                                            0.261     9.456
us31.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 31
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2542_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2542_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2541_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2541_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2540_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2540_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2569_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2569_.out[0] (.names)                            0.261     7.857
n3308.in[0] (.names)                                             1.338     9.195
n3308.out[0] (.names)                                            0.261     9.456
us31.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 32
Startpoint: us12.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[5].clk[0] (.latch)                                        1.338     1.338
us12.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1834_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1834_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2549_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2549_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2548_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2548_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2574_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2574_.out[0] (.names)                            0.261     7.857
n3313.in[0] (.names)                                             1.338     9.195
n3313.out[0] (.names)                                            0.261     9.456
us31.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 33
Startpoint: us23.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[0].clk[0] (.latch)                                        1.338     1.338
us23.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1820_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1820_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2544_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2544_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2543_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2543_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2579_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2579_.out[0] (.names)                            0.261     7.857
n3318.in[0] (.names)                                             1.338     9.195
n3318.out[0] (.names)                                            0.261     9.456
us31.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 34
Startpoint: us12.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[6].clk[0] (.latch)                                        1.338     1.338
us12.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1832_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1832_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2557_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2557_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2556_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2556_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2584_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2584_.out[0] (.names)                            0.261     7.857
n3323.in[0] (.names)                                             1.338     9.195
n3323.out[0] (.names)                                            0.261     9.456
us31.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 35
Startpoint: us12.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us12.d[4].clk[0] (.latch)                                        1.338     1.338
us12.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2542_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2542_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2541_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2541_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2540_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2540_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2596_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2596_.out[0] (.names)                            0.261     7.857
n3333.in[0] (.names)                                             1.338     9.195
n3333.out[0] (.names)                                            0.261     9.456
us31.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 36
Startpoint: us23.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us31.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[0].clk[0] (.latch)                                        1.338     1.338
us23.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1820_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1820_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2544_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2544_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2543_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2543_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2591_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2591_.out[0] (.names)                            0.261     7.857
n3328.in[0] (.names)                                             1.338     9.195
n3328.out[0] (.names)                                            0.261     9.456
us31.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 37
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1875_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1875_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1874_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1874_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1873_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1873_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1890_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1890_.out[0] (.names)                            0.261     7.857
n2858.in[0] (.names)                                             1.338     9.195
n2858.out[0] (.names)                                            0.261     9.456
us02.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 38
Startpoint: us31.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us31.d[4].clk[0] (.latch)                                        1.338     1.338
us31.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1875_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1875_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1874_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1874_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1873_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1873_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1901_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1901_.out[0] (.names)                            0.261     7.857
n2863.in[0] (.names)                                             1.338     9.195
n2863.out[0] (.names)                                            0.261     9.456
us02.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 39
Startpoint: us02.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[7].clk[0] (.latch)                                        1.338     1.338
us02.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1878_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1878_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1877_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1877_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1876_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1876_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1906_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n1906_.out[0] (.names)                            0.261     7.857
n2868.in[0] (.names)                                             1.338     9.195
n2868.out[0] (.names)                                            0.261     9.456
us02.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 40
Startpoint: us20.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
us20.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1882_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1882_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1881_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1881_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1880_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1880_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1913_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1913_.out[0] (.names)                            0.261     7.857
n2873.in[0] (.names)                                             1.338     9.195
n2873.out[0] (.names)                                            0.261     9.456
us02.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 41
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us21.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2313_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2313_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2312_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2312_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2311_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2311_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2340_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2340_.out[0] (.names)                            0.261     7.857
n3148.in[0] (.names)                                             1.338     9.195
n3148.out[0] (.names)                                            0.261     9.456
us21.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 42
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1794_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1794_.out[0] (.names)                            0.261     7.857
n2803.in[0] (.names)                                             1.338     9.195
n2803.out[0] (.names)                                            0.261     9.456
us00.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 43
Startpoint: u0.tmp_w[3].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[3].clk[0] (.latch)                                      1.338     1.338
u0.tmp_w[3].Q[0] (.latch) [clock-to-output]                      0.124     1.462
$abc$36592$new_n1329_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1329_.out[0] (.names)                            0.261     3.061
n913.in[0] (.names)                                              1.338     4.398
n913.out[0] (.names)                                             0.261     4.659
$abc$36592$new_n1375_.in[0] (.names)                             1.338     5.997
$abc$36592$new_n1375_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1374_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1374_.out[0] (.names)                            0.261     7.857
n853.in[2] (.names)                                              1.338     9.195
n853.out[0] (.names)                                             0.261     9.456
u0.subword[15].D[0] (.latch)                                     1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[15].clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 44
Startpoint: u0.tmp_w[20].Q[0] (.latch clocked by clk)
Endpoint  : u0.subword[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.tmp_w[20].clk[0] (.latch)                                     1.338     1.338
u0.tmp_w[20].Q[0] (.latch) [clock-to-output]                     0.124     1.462
$abc$36592$new_n1543_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1543_.out[0] (.names)                            0.261     3.061
n998.in[0] (.names)                                              1.338     4.398
n998.out[0] (.names)                                             0.261     4.659
$abc$36592$new_n1577_.in[0] (.names)                             1.338     5.997
$abc$36592$new_n1577_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1576_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1576_.out[0] (.names)                            0.261     7.857
n2236.in[2] (.names)                                             1.338     9.195
n2236.out[0] (.names)                                            0.261     9.456
u0.subword[26].D[0] (.latch)                                     1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u0.subword[26].clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 45
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        1.338     1.338
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2664_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2664_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2663_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2663_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2662_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2662_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2672_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2672_.out[0] (.names)                            0.261     7.857
n3378.in[0] (.names)                                             1.338     9.195
n3378.out[0] (.names)                                            0.261     9.456
us33.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 46
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        1.338     1.338
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2664_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2664_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2663_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2663_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2662_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2662_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2681_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2681_.out[0] (.names)                            0.261     7.857
n3383.in[0] (.names)                                             1.338     9.195
n3383.out[0] (.names)                                            0.261     9.456
us33.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 47
Startpoint: us03.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        1.338     1.338
us03.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2440_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2440_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2661_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2661_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2660_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2660_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2685_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2685_.out[0] (.names)                            0.261     7.857
n3388.in[0] (.names)                                             1.338     9.195
n3388.out[0] (.names)                                            0.261     9.456
us33.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 48
Startpoint: us10.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[5].clk[0] (.latch)                                        1.338     1.338
us10.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1952_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1952_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2674_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2674_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2673_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2673_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2691_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2691_.out[0] (.names)                            0.261     7.857
n3393.in[0] (.names)                                             1.338     9.195
n3393.out[0] (.names)                                            0.261     9.456
us33.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 49
Startpoint: us03.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        1.338     1.338
us03.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2440_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2440_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2661_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2661_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2660_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2660_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2696_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2696_.out[0] (.names)                            0.261     7.857
n3398.in[0] (.names)                                             1.338     9.195
n3398.out[0] (.names)                                            0.261     9.456
us33.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 50
Startpoint: us03.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        1.338     1.338
us03.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2440_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2440_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2661_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2661_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2660_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2660_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2701_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2701_.out[0] (.names)                            0.261     7.857
n3403.in[0] (.names)                                             1.338     9.195
n3403.out[0] (.names)                                            0.261     9.456
us33.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 51
Startpoint: us03.d[0].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[0].clk[0] (.latch)                                        1.338     1.338
us03.d[0].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2440_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2440_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2661_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2661_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2660_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2660_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2705_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2705_.out[0] (.names)                            0.261     7.857
n3408.in[0] (.names)                                             1.338     9.195
n3408.out[0] (.names)                                            0.261     9.456
us33.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 52
Startpoint: us21.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us33.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[4].clk[0] (.latch)                                        1.338     1.338
us21.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2664_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2664_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2663_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2663_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2662_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2662_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2711_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2711_.out[0] (.names)                            0.261     7.857
n3413.in[0] (.names)                                             1.338     9.195
n3413.out[0] (.names)                                            0.261     9.456
us33.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 53
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1765_.in[5] (.names)                             1.338     7.596
$abc$36592$new_n1765_.out[0] (.names)                            0.261     7.857
n2778.in[0] (.names)                                             1.338     9.195
n2778.out[0] (.names)                                            0.261     9.456
us00.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 54
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1776_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n1776_.out[0] (.names)                            0.261     7.857
n2783.in[0] (.names)                                             1.338     9.195
n2783.out[0] (.names)                                            0.261     9.456
us00.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 55
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1781_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1781_.out[0] (.names)                            0.261     7.857
n2788.in[0] (.names)                                             1.338     9.195
n2788.out[0] (.names)                                            0.261     9.456
us00.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 56
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1783_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1783_.out[0] (.names)                            0.261     7.857
n2793.in[0] (.names)                                             1.338     9.195
n2793.out[0] (.names)                                            0.261     9.456
us00.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 57
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1789_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1789_.out[0] (.names)                            0.261     7.857
n2798.in[0] (.names)                                             1.338     9.195
n2798.out[0] (.names)                                            0.261     9.456
us00.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 58
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1814_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1814_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1813_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1813_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1812_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1812_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1853_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1853_.out[0] (.names)                            0.261     7.857
n2838.in[0] (.names)                                             1.338     9.195
n2838.out[0] (.names)                                            0.261     9.456
us01.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 59
Startpoint: us11.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
us11.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1768_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1768_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1767_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n1767_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1766_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1766_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1801_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1801_.out[0] (.names)                            0.261     7.857
n2808.in[0] (.names)                                             1.338     9.195
n2808.out[0] (.names)                                            0.261     9.456
us00.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 60
Startpoint: us22.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us00.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[3].clk[0] (.latch)                                        1.338     1.338
us22.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1747_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1747_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1746_.in[1] (.names)                             1.338     4.398
$abc$36592$new_n1746_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1745_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1745_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1804_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1804_.out[0] (.names)                            0.261     7.857
n2813.in[0] (.names)                                             1.338     9.195
n2813.out[0] (.names)                                            0.261     9.456
us00.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us00.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 61
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1750_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1750_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2487_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2487_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2486_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2486_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2498_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2498_.out[0] (.names)                            0.261     7.857
n3258.in[0] (.names)                                             1.338     9.195
n3258.out[0] (.names)                                            0.261     9.456
us30.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 62
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1750_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1750_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2487_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2487_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2486_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2486_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2507_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2507_.out[0] (.names)                            0.261     7.857
n3263.in[0] (.names)                                             1.338     9.195
n3263.out[0] (.names)                                            0.261     9.456
us30.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 63
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1761_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1761_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2500_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2500_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2499_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2499_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2511_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n2511_.out[0] (.names)                            0.261     7.857
n3268.in[0] (.names)                                             1.338     9.195
n3268.out[0] (.names)                                            0.261     9.456
us30.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 64
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1761_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1761_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2500_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2500_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2499_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2499_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2516_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2516_.out[0] (.names)                            0.261     7.857
n3273.in[0] (.names)                                             1.338     9.195
n3273.out[0] (.names)                                            0.261     9.456
us30.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 65
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1750_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1750_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2487_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2487_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2486_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2486_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2522_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n2522_.out[0] (.names)                            0.261     7.857
n3278.in[0] (.names)                                             1.338     9.195
n3278.out[0] (.names)                                            0.261     9.456
us30.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 66
Startpoint: us22.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[4].clk[0] (.latch)                                        1.338     1.338
us22.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1750_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1750_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2487_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2487_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2486_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2486_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2525_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n2525_.out[0] (.names)                            0.261     7.857
n3283.in[0] (.names)                                             1.338     9.195
n3283.out[0] (.names)                                            0.261     9.456
us30.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 67
Startpoint: us11.d[6].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[6].clk[0] (.latch)                                        1.338     1.338
us11.d[6].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1768_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1768_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2489_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2489_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2488_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2488_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2532_.in[4] (.names)                             1.338     7.596
$abc$36592$new_n2532_.out[0] (.names)                            0.261     7.857
n3288.in[0] (.names)                                             1.338     9.195
n3288.out[0] (.names)                                            0.261     9.456
us30.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 68
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us30.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1761_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1761_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2500_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2500_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2499_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2499_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2537_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2537_.out[0] (.names)                            0.261     7.857
n3293.in[0] (.names)                                             1.338     9.195
n3293.out[0] (.names)                                            0.261     9.456
us30.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 69
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1811_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1811_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1810_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1810_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1809_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1809_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1828_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1828_.out[0] (.names)                            0.261     7.857
n2818.in[0] (.names)                                             1.338     9.195
n2818.out[0] (.names)                                            0.261     9.456
us01.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 70
Startpoint: us30.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us30.d[4].clk[0] (.latch)                                        1.338     1.338
us30.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1811_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1811_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1810_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1810_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1809_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1809_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1839_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1839_.out[0] (.names)                            0.261     7.857
n2823.in[0] (.names)                                             1.338     9.195
n2823.out[0] (.names)                                            0.261     9.456
us01.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 71
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1814_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1814_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1813_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1813_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1812_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1812_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1842_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1842_.out[0] (.names)                            0.261     7.857
n2828.in[0] (.names)                                             1.338     9.195
n2828.out[0] (.names)                                            0.261     9.456
us01.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 72
Startpoint: us01.d[7].Q[0] (.latch clocked by clk)
Endpoint  : us01.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[7].clk[0] (.latch)                                        1.338     1.338
us01.d[7].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1814_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1814_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1813_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n1813_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1812_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n1812_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1850_.in[3] (.names)                             1.338     7.596
$abc$36592$new_n1850_.out[0] (.names)                            0.261     7.857
n2833.in[0] (.names)                                             1.338     9.195
n2833.out[0] (.names)                                            0.261     9.456
us01.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us01.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 73
Startpoint: us10.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
us10.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2433_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2433_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2432_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2432_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2431_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2431_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2478_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2478_.out[0] (.names)                            0.261     7.857
n3248.in[0] (.names)                                             1.338     9.195
n3248.out[0] (.names)                                            0.261     9.456
us23.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 74
Startpoint: us21.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us03.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[1].clk[0] (.latch)                                        1.338     1.338
us21.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1941_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1941_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1940_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1940_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1939_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1939_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1995_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n1995_.out[0] (.names)                            0.261     7.857
n2933.in[0] (.names)                                             1.338     9.195
n2933.out[0] (.names)                                            0.261     9.456
us03.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us03.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 75
Startpoint: us32.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        1.338     1.338
us32.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2193_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2193_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2192_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2192_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2191_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2191_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2212_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2212_.out[0] (.names)                            0.261     7.857
n3063.in[0] (.names)                                             1.338     9.195
n3063.out[0] (.names)                                            0.261     9.456
us13.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 76
Startpoint: us32.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        1.338     1.338
us32.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2193_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2193_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2192_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2192_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2191_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2191_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2227_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2227_.out[0] (.names)                            0.261     7.857
n3078.in[0] (.names)                                             1.338     9.195
n3078.out[0] (.names)                                            0.261     9.456
us13.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 77
Startpoint: us32.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        1.338     1.338
us32.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2198_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2198_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2197_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2197_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2196_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2196_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2201_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2201_.out[0] (.names)                            0.261     7.857
n3058.in[0] (.names)                                             1.338     9.195
n3058.out[0] (.names)                                            0.261     9.456
us13.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 78
Startpoint: us10.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        1.338     1.338
us10.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1945_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1945_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2190_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2190_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2189_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2189_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2217_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2217_.out[0] (.names)                            0.261     7.857
n3068.in[0] (.names)                                             1.338     9.195
n3068.out[0] (.names)                                            0.261     9.456
us13.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 79
Startpoint: us21.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us21.d[2].clk[0] (.latch)                                        1.338     1.338
us21.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1950_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1950_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2195_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2195_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2194_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2194_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2222_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2222_.out[0] (.names)                            0.261     7.857
n3073.in[0] (.names)                                             1.338     9.195
n3073.out[0] (.names)                                            0.261     9.456
us13.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 80
Startpoint: us32.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        1.338     1.338
us32.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2193_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2193_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2192_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2192_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2191_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2191_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2232_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2232_.out[0] (.names)                            0.261     7.857
n3083.in[0] (.names)                                             1.338     9.195
n3083.out[0] (.names)                                            0.261     9.456
us13.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 81
Startpoint: us10.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        1.338     1.338
us10.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1945_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1945_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2190_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2190_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2189_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2189_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2237_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2237_.out[0] (.names)                            0.261     7.857
n3088.in[0] (.names)                                             1.338     9.195
n3088.out[0] (.names)                                            0.261     9.456
us13.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 82
Startpoint: us32.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us13.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[1].clk[0] (.latch)                                        1.338     1.338
us32.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2193_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2193_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2192_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2192_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2191_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2191_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2241_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2241_.out[0] (.names)                            0.261     7.857
n3093.in[0] (.names)                                             1.338     9.195
n3093.out[0] (.names)                                            0.261     9.456
us13.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us13.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 83
Startpoint: us32.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        1.338     1.338
us32.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2430_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2430_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2429_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2429_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2428_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2428_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2444_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2444_.out[0] (.names)                            0.261     7.857
n3218.in[0] (.names)                                             1.338     9.195
n3218.out[0] (.names)                                            0.261     9.456
us23.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 84
Startpoint: us10.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
us10.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1949_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1949_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2435_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2435_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2434_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2434_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2451_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2451_.out[0] (.names)                            0.261     7.857
n3223.in[0] (.names)                                             1.338     9.195
n3223.out[0] (.names)                                            0.261     9.456
us23.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 85
Startpoint: us32.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us32.d[4].clk[0] (.latch)                                        1.338     1.338
us32.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2430_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2430_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2429_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2429_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2428_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2428_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2457_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2457_.out[0] (.names)                            0.261     7.857
n3228.in[0] (.names)                                             1.338     9.195
n3228.out[0] (.names)                                            0.261     9.456
us23.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 86
Startpoint: us10.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
us10.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1949_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1949_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2435_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2435_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2434_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2434_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2463_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n2463_.out[0] (.names)                            0.261     7.857
n3233.in[0] (.names)                                             1.338     9.195
n3233.out[0] (.names)                                            0.261     9.456
us23.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 87
Startpoint: us10.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
us10.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2433_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2433_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2432_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2432_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2431_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2431_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2468_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2468_.out[0] (.names)                            0.261     7.857
n3238.in[0] (.names)                                             1.338     9.195
n3238.out[0] (.names)                                            0.261     9.456
us23.d[4].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[4].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 88
Startpoint: us10.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[3].clk[0] (.latch)                                        1.338     1.338
us10.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2433_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2433_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2432_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2432_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2431_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2431_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2473_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2473_.out[0] (.names)                            0.261     7.857
n3243.in[0] (.names)                                             1.338     9.195
n3243.out[0] (.names)                                            0.261     9.456
us23.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 89
Startpoint: us20.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us02.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
us20.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1882_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1882_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n1881_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n1881_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n1880_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n1880_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n1928_.in[2] (.names)                             1.338     7.596
$abc$36592$new_n1928_.out[0] (.names)                            0.261     7.857
n2888.in[0] (.names)                                             1.338     9.195
n2888.out[0] (.names)                                            0.261     9.456
us02.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us02.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 90
Startpoint: us10.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us23.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
us10.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1949_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1949_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2435_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2435_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2434_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2434_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2483_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2483_.out[0] (.names)                            0.261     7.857
n3253.in[0] (.names)                                             1.338     9.195
n3253.out[0] (.names)                                            0.261     9.456
us23.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us23.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 91
Startpoint: us33.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us33.d[4].clk[0] (.latch)                                        1.338     1.338
us33.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2002_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2002_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2001_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2001_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2000_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2000_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2024_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2024_.out[0] (.names)                            0.261     7.857
n2943.in[0] (.names)                                             1.338     9.195
n2943.out[0] (.names)                                            0.261     9.456
us10.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 92
Startpoint: us11.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
us11.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1748_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1748_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2006_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2006_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2005_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2005_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2058_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2058_.out[0] (.names)                            0.261     7.857
n2968.in[0] (.names)                                             1.338     9.195
n2968.out[0] (.names)                                            0.261     9.456
us10.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 93
Startpoint: us11.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[2].clk[0] (.latch)                                        1.338     1.338
us11.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1748_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1748_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2006_.in[5] (.names)                             1.338     4.398
$abc$36592$new_n2006_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2005_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2005_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2031_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2031_.out[0] (.names)                            0.261     7.857
n2948.in[0] (.names)                                             1.338     9.195
n2948.out[0] (.names)                                            0.261     9.456
us10.d[2].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[2].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 94
Startpoint: us22.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[2].clk[0] (.latch)                                        1.338     1.338
us22.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1754_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1754_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2004_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2004_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2003_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2003_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2053_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2053_.out[0] (.names)                            0.261     7.857
n2963.in[0] (.names)                                             1.338     9.195
n2963.out[0] (.names)                                            0.261     9.456
us10.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 95
Startpoint: us22.d[2].Q[0] (.latch clocked by clk)
Endpoint  : us10.d[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us22.d[2].clk[0] (.latch)                                        1.338     1.338
us22.d[2].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1754_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1754_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2004_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2004_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2003_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2003_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2014_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2014_.out[0] (.names)                            0.261     7.857
n2938.in[0] (.names)                                             1.338     9.195
n2938.out[0] (.names)                                            0.261     9.456
us10.d[0].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us10.d[0].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 96
Startpoint: us11.d[4].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[4].clk[0] (.latch)                                        1.338     1.338
us11.d[4].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2253_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2253_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2252_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2252_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2251_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2251_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2272_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2272_.out[0] (.names)                            0.261     7.857
n3103.in[0] (.names)                                             1.338     9.195
n3103.out[0] (.names)                                            0.261     9.456
us20.d[1].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[1].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 97
Startpoint: us11.d[5].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[5].clk[0] (.latch)                                        1.338     1.338
us11.d[5].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1761_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1761_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2247_.in[3] (.names)                             1.338     4.398
$abc$36592$new_n2247_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2246_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2246_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2284_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2284_.out[0] (.names)                            0.261     7.857
n3113.in[0] (.names)                                             1.338     9.195
n3113.out[0] (.names)                                            0.261     9.456
us20.d[3].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[3].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 98
Startpoint: us11.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
us11.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1753_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1753_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2255_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2255_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2254_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2254_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2298_.in[1] (.names)                             1.338     7.596
$abc$36592$new_n2298_.out[0] (.names)                            0.261     7.857
n3123.in[0] (.names)                                             1.338     9.195
n3123.out[0] (.names)                                            0.261     9.456
us20.d[5].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[5].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 99
Startpoint: us11.d[3].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[3].clk[0] (.latch)                                        1.338     1.338
us11.d[3].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n2250_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n2250_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2249_.in[4] (.names)                             1.338     4.398
$abc$36592$new_n2249_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2248_.in[1] (.names)                             1.338     5.997
$abc$36592$new_n2248_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2300_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2300_.out[0] (.names)                            0.261     7.857
n3128.in[0] (.names)                                             1.338     9.195
n3128.out[0] (.names)                                            0.261     9.456
us20.d[6].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[6].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 100
Startpoint: us11.d[1].Q[0] (.latch clocked by clk)
Endpoint  : us20.d[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us11.d[1].clk[0] (.latch)                                        1.338     1.338
us11.d[1].Q[0] (.latch) [clock-to-output]                        0.124     1.462
$abc$36592$new_n1753_.in[0] (.names)                             1.338     2.800
$abc$36592$new_n1753_.out[0] (.names)                            0.261     3.061
$abc$36592$new_n2255_.in[2] (.names)                             1.338     4.398
$abc$36592$new_n2255_.out[0] (.names)                            0.261     4.659
$abc$36592$new_n2254_.in[3] (.names)                             1.338     5.997
$abc$36592$new_n2254_.out[0] (.names)                            0.261     6.258
$abc$36592$new_n2308_.in[0] (.names)                             1.338     7.596
$abc$36592$new_n2308_.out[0] (.names)                            0.261     7.857
n3133.in[0] (.names)                                             1.338     9.195
n3133.out[0] (.names)                                            0.261     9.456
us20.d[7].D[0] (.latch)                                          1.338    10.793
data arrival time                                                         10.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
us20.d[7].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#End of timing report
