###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:24:13 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: VIOLATED Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.257
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.543
- Arrival Time                  9.820
= Slack Time                   -0.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^    |             | 0.000 |       |   0.000 |   -0.277 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^  | AO2B2X4M    | 0.000 | 0.000 |   0.000 |   -0.277 | 
     | register_file/\reg_file_reg[1][3]    | CK ^ -> Q v  | SDFFRHQX4M  | 0.145 | 0.323 |   0.323 |    0.046 | 
     | alu/div_30/U31                       | A v -> Y ^   | INVX6M      | 0.364 | 0.244 |   0.567 |    0.290 | 
     | alu/div_30/FE_RC_5_0                 | A ^ -> Y v   | INVX2M      | 0.128 | 0.136 |   0.703 |    0.427 | 
     | alu/div_30/FE_RC_18_0                | A v -> Y ^   | NOR2X4M     | 0.291 | 0.204 |   0.908 |    0.631 | 
     | alu/div_30/FE_RC_52_0                | A ^ -> Y ^   | AND4X4M     | 0.087 | 0.197 |   1.105 |    0.828 | 
     | alu/div_30/FE_RC_51_0                | C ^ -> Y v   | NAND3X4M    | 0.170 | 0.144 |   1.248 |    0.972 | 
     | alu/div_30/FE_RC_65_0                | B v -> Y ^   | NAND3X4M    | 0.105 | 0.115 |   1.363 |    1.087 | 
     | alu/div_30/FE_RC_64_0                | A ^ -> Y v   | NAND2X4M    | 0.059 | 0.063 |   1.426 |    1.150 | 
     | alu/div_30/FE_RC_63_0                | A v -> Y ^   | NAND2X4M    | 0.079 | 0.061 |   1.487 |    1.211 | 
     | alu/div_30/FE_RC_54_0                | B ^ -> Y v   | NAND2X4M    | 0.108 | 0.094 |   1.582 |    1.305 | 
     | alu/div_30/FE_RC_201_0               | B v -> Y ^   | NAND2X2M    | 0.109 | 0.101 |   1.683 |    1.406 | 
     | alu/div_30/FE_RC_200_0               | B ^ -> Y v   | CLKNAND2X4M | 0.188 | 0.151 |   1.834 |    1.557 | 
     | alu/div_30/FE_RC_155_0               | B v -> Y ^   | NAND2X2M    | 0.176 | 0.161 |   1.994 |    1.718 | 
     | alu/div_30/FE_RC_154_0               | B0 ^ -> Y v  | OAI2B1X8M   | 0.132 | 0.127 |   2.121 |    1.844 | 
     | alu/div_30/FE_RC_153_0               | A v -> Y ^   | NOR2X4M     | 0.138 | 0.120 |   2.241 |    1.965 | 
     | alu/div_30/FE_RC_152_0               | B0 ^ -> Y v  | AOI21X4M    | 0.107 | 0.047 |   2.289 |    2.012 | 
     | alu/div_30/FE_RC_151_0               | B v -> Y ^   | MXI2X2M     | 0.233 | 0.154 |   2.443 |    2.166 | 
     | alu/div_30/FE_RC_150_0               | A ^ -> Y v   | NAND2X3M    | 0.091 | 0.090 |   2.532 |    2.256 | 
     | alu/div_30/FE_RC_149_0               | A v -> Y ^   | NAND2X2M    | 0.080 | 0.071 |   2.603 |    2.327 | 
     | alu/div_30/U39                       | B ^ -> Y ^   | MX2X1M      | 0.285 | 0.278 |   2.882 |    2.605 | 
     | alu/div_30/FE_RC_237_0               | A ^ -> Y v   | NAND3X1M    | 0.625 | 0.437 |   3.318 |    3.042 | 
     | alu/div_30/FE_RC_342_0               | A v -> Y ^   | NAND2X8M    | 0.271 | 0.283 |   3.601 |    3.324 | 
     | alu/div_30/FE_RC_365_0               | S0 ^ -> Y v  | MX2X2M      | 0.165 | 0.325 |   3.926 |    3.649 | 
     | alu/div_30/FE_RC_369_0               | A v -> Y ^   | CLKNAND2X8M | 0.114 | 0.110 |   4.036 |    3.759 | 
     | alu/div_30/FE_RC_372_0               | A ^ -> Y v   | NAND2X4M    | 0.059 | 0.065 |   4.100 |    3.824 | 
     | alu/div_30/FE_RC_371_0               | A v -> Y ^   | NAND2X4M    | 0.100 | 0.053 |   4.153 |    3.877 | 
     | alu/div_30/FE_RC_454_0               | B ^ -> Y v   | CLKNAND2X2M | 0.221 | 0.168 |   4.321 |    4.044 | 
     | alu/div_30/FE_RC_456_0               | A v -> Y ^   | INVX2M      | 0.131 | 0.136 |   4.457 |    4.180 | 
     | alu/div_30/FE_RC_455_0               | A ^ -> Y v   | NAND2X6M    | 0.172 | 0.125 |   4.582 |    4.305 | 
     | alu/div_30/FE_RC_478_0               | A v -> Y v   | AND2X12M    | 0.099 | 0.212 |   4.794 |    4.517 | 
     | alu/div_30/U50                       | S0 v -> Y ^  | CLKMX2X2M   | 0.288 | 0.345 |   5.139 |    4.863 | 
     | alu/div_30/FE_RC_512_0               | A ^ -> Y v   | NAND2X4M    | 0.150 | 0.144 |   5.283 |    5.007 | 
     | alu/div_30/FE_RC_511_0               | A v -> Y ^   | INVX2M      | 0.090 | 0.093 |   5.377 |    5.100 | 
     | alu/div_30/FE_RC_510_0               | B ^ -> Y v   | CLKNAND2X4M | 0.155 | 0.128 |   5.505 |    5.228 | 
     | alu/div_30/FE_RC_577_0               | B v -> Y ^   | CLKNAND2X4M | 0.079 | 0.086 |   5.591 |    5.315 | 
     | alu/div_30/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.056 | 0.057 |   5.649 |    5.372 | 
     | alu/div_30/FE_RC_575_0               | A v -> Y ^   | NAND2X4M    | 0.079 | 0.061 |   5.709 |    5.433 | 
     | alu/div_30/FE_RC_574_0               | A ^ -> Y v   | NAND2X4M    | 0.181 | 0.132 |   5.841 |    5.564 | 
     | alu/div_30/FE_RC_638_0               | A v -> Y ^   | INVX4M      | 0.170 | 0.152 |   5.993 |    5.716 | 
     | alu/div_30/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.228 | 0.336 |   6.329 |    6.052 | 
     | alu/div_30/FE_RC_642_0               | A v -> Y ^   | INVX2M      | 0.111 | 0.118 |   6.447 |    6.171 | 
     | alu/div_30/FE_RC_641_0               | A ^ -> Y v   | NAND2X4M    | 0.085 | 0.082 |   6.530 |    6.253 | 
     | alu/div_30/FE_RC_680_0               | D v -> Y ^   | NAND4X2M    | 0.158 | 0.124 |   6.654 |    6.378 | 
     | alu/div_30/FE_RC_678_0               | B ^ -> Y v   | NAND3X3M    | 0.222 | 0.181 |   6.835 |    6.558 | 
     | alu/div_30/FE_RC_727_0               | B v -> Y ^   | NAND2X2M    | 0.115 | 0.129 |   6.964 |    6.687 | 
     | alu/div_30/FE_RC_726_0               | A ^ -> Y v   | CLKNAND2X4M | 0.143 | 0.123 |   7.087 |    6.810 | 
     | alu/div_30/FE_RC_725_0               | A v -> Y ^   | NAND3X2M    | 0.122 | 0.102 |   7.188 |    6.912 | 
     | alu/div_30/FE_RC_724_0               | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.072 |   7.260 |    6.984 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.177 | 0.492 |   7.752 |    7.475 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.260 |   8.012 |    7.736 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.251 |   8.264 |    7.987 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.240 |   8.503 |    8.227 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.241 |   8.744 |    8.467 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.246 |   8.990 |    8.713 | 
     | alu/div_30/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.116 | 0.268 |   9.258 |    8.981 | 
     | alu/U102                             | C0 v -> Y ^  | AOI222X4M   | 0.431 | 0.374 |   9.631 |    9.355 | 
     | alu/U99                              | B ^ -> Y v   | NAND4X2M    | 0.211 | 0.188 |   9.819 |    9.543 | 
     | alu/\alu_out_reg[0]                  | D v          | SDFFRHQX1M  | 0.211 | 0.000 |   9.820 |    9.543 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |    0.277 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |    0.277 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |    0.277 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.259
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.541
- Arrival Time                  7.848
= Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    1.693 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.145 | 0.323 |   0.323 |    2.016 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.364 | 0.244 |   0.567 |    2.261 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.128 | 0.136 |   0.703 |    2.397 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.291 | 0.204 |   0.908 |    2.601 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.104 |    2.798 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   1.248 |    2.942 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.105 | 0.115 |   1.363 |    3.057 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.063 |   1.426 |    3.120 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   1.487 |    3.181 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.094 |   1.582 |    3.275 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   1.683 |    3.376 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   1.833 |    3.527 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   1.994 |    3.688 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   2.121 |    3.814 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   2.241 |    3.935 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   2.289 |    3.982 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   2.443 |    4.136 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   2.532 |    4.226 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   2.603 |    4.297 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.285 | 0.278 |   2.882 |    4.575 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.437 |   3.318 |    5.012 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.271 | 0.283 |   3.601 |    5.294 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.165 | 0.325 |   3.926 |    5.619 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.114 | 0.110 |   4.036 |    5.729 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.065 |   4.100 |    5.794 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.100 | 0.053 |   4.153 |    5.847 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.221 | 0.168 |   4.321 |    6.015 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.136 |   4.457 |    6.151 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.172 | 0.125 |   4.582 |    6.275 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.099 | 0.212 |   4.794 |    6.487 | 
     | alu/div_30/U50                    | S0 v -> Y ^ | CLKMX2X2M   | 0.288 | 0.345 |   5.139 |    6.833 | 
     | alu/div_30/FE_RC_512_0            | A ^ -> Y v  | NAND2X4M    | 0.150 | 0.144 |   5.283 |    6.977 | 
     | alu/div_30/FE_RC_511_0            | A v -> Y ^  | INVX2M      | 0.090 | 0.093 |   5.377 |    7.070 | 
     | alu/div_30/FE_RC_510_0            | B ^ -> Y v  | CLKNAND2X4M | 0.155 | 0.128 |   5.505 |    7.198 | 
     | alu/div_30/FE_RC_577_0            | B v -> Y ^  | CLKNAND2X4M | 0.079 | 0.086 |   5.591 |    7.285 | 
     | alu/div_30/FE_RC_576_0            | A ^ -> Y v  | NAND2X4M    | 0.056 | 0.057 |   5.649 |    7.342 | 
     | alu/div_30/FE_RC_575_0            | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   5.709 |    7.403 | 
     | alu/div_30/FE_RC_574_0            | A ^ -> Y v  | NAND2X4M    | 0.181 | 0.132 |   5.841 |    7.535 | 
     | alu/div_30/FE_RC_638_0            | A v -> Y ^  | INVX4M      | 0.170 | 0.152 |   5.993 |    7.687 | 
     | alu/div_30/U49                    | S0 ^ -> Y v | CLKMX2X2M   | 0.228 | 0.336 |   6.329 |    8.023 | 
     | alu/div_30/FE_RC_642_0            | A v -> Y ^  | INVX2M      | 0.111 | 0.118 |   6.447 |    8.141 | 
     | alu/div_30/FE_RC_641_0            | A ^ -> Y v  | NAND2X4M    | 0.085 | 0.082 |   6.530 |    8.223 | 
     | alu/div_30/FE_RC_680_0            | D v -> Y ^  | NAND4X2M    | 0.158 | 0.124 |   6.654 |    8.348 | 
     | alu/div_30/FE_RC_678_0            | B ^ -> Y v  | NAND3X3M    | 0.222 | 0.181 |   6.835 |    8.528 | 
     | alu/div_30/FE_RC_727_0            | B v -> Y ^  | NAND2X2M    | 0.115 | 0.129 |   6.964 |    8.657 | 
     | alu/div_30/FE_RC_726_0            | A ^ -> Y v  | CLKNAND2X4M | 0.143 | 0.123 |   7.087 |    8.780 | 
     | alu/div_30/FE_RC_738_0            | A v -> Y v  | CLKAND2X16M | 0.085 | 0.168 |   7.255 |    8.949 | 
     | alu/U52                           | C0 v -> Y ^ | AOI222X1M   | 0.491 | 0.414 |   7.670 |    9.363 | 
     | alu/U49                           | B ^ -> Y v  | NAND4X2M    | 0.217 | 0.178 |   7.848 |    9.541 | 
     | alu/\alu_out_reg[1]               | D v         | SDFFRHQX1M  | 0.217 | 0.000 |   7.848 |    9.541 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -1.694 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -1.694 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |   -1.694 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  7.373
= Slack Time                    2.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.005 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.005 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    2.665 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.363 | 0.358 |   1.018 |    3.023 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.275 | 0.253 |   1.271 |    3.276 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.176 |   1.447 |    3.452 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   1.999 |    4.004 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   2.560 |    4.565 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.123 |    5.128 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   3.689 |    5.694 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.564 |   4.253 |    6.258 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.161 | 0.598 |   4.851 |    6.856 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.129 | 0.326 |   5.178 |    7.183 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.079 |   5.257 |    7.262 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   5.638 |    7.643 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.273 |   5.910 |    7.915 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.327 |    8.332 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.392 | 0.287 |   6.614 |    8.619 | 
     | alu/mult_27/FS_1/U19              | A1 ^ -> Y v  | OAI21X1M   | 0.122 | 0.144 |   6.758 |    8.763 | 
     | alu/mult_27/FS_1/U3               | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.179 |   6.938 |    8.942 | 
     | alu/mult_27/FS_1/U7               | B v -> Y v   | XNOR2X2M   | 0.113 | 0.166 |   7.103 |    9.108 | 
     | alu/U128                          | A0 v -> Y ^  | AOI22X1M   | 0.292 | 0.191 |   7.294 |    9.299 | 
     | alu/U127                          | A ^ -> Y v   | NAND2X2M   | 0.139 | 0.079 |   7.373 |    9.378 | 
     | alu/\alu_out_reg[15]              | D v          | SDFFRQX2M  | 0.139 | 0.000 |   7.373 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -2.005 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -2.005 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -2.005 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  7.192
= Slack Time                    2.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.185 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.185 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    2.845 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.363 | 0.358 |   1.018 |    3.203 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.275 | 0.253 |   1.271 |    3.456 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.176 |   1.447 |    3.632 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   1.999 |    4.184 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   2.560 |    4.745 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.123 |    5.309 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   3.689 |    5.874 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.564 |   4.253 |    6.438 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.161 | 0.598 |   4.851 |    7.037 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.129 | 0.326 |   5.178 |    7.363 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.079 |   5.257 |    7.442 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   5.638 |    7.823 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.273 |   5.910 |    8.096 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.327 |    8.512 | 
     | alu/mult_27/FS_1/U21              | A1 v -> Y ^  | OAI21BX1M  | 0.392 | 0.287 |   6.614 |    8.800 | 
     | alu/mult_27/FS_1/U20              | C ^ -> Y v   | XOR3XLM    | 0.188 | 0.290 |   6.904 |    9.090 | 
     | alu/U126                          | A0 v -> Y ^  | AOI22X1M   | 0.281 | 0.204 |   7.108 |    9.293 | 
     | alu/U125                          | A ^ -> Y v   | NAND2X2M   | 0.145 | 0.084 |   7.192 |    9.377 | 
     | alu/\alu_out_reg[14]              | D v          | SDFFRQX2M  | 0.145 | 0.000 |   7.192 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -2.185 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -2.185 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -2.185 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  6.751
= Slack Time                    2.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.627 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.627 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    3.287 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.363 | 0.358 |   1.018 |    3.645 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.275 | 0.253 |   1.271 |    3.898 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.176 |   1.447 |    4.074 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   1.999 |    4.626 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   2.560 |    5.187 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.123 |    5.750 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   3.689 |    6.316 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.564 |   4.253 |    6.880 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.161 | 0.598 |   4.851 |    7.478 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.129 | 0.326 |   5.178 |    7.805 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.079 |   5.257 |    7.884 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   5.638 |    8.265 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.273 |   5.910 |    8.537 | 
     | alu/mult_27/FS_1/U26              | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   6.327 |    8.954 | 
     | alu/mult_27/FS_1/U22              | A v -> Y v   | XNOR2X1M   | 0.139 | 0.172 |   6.499 |    9.126 | 
     | alu/U92                           | A0 v -> Y ^  | AOI22X1M   | 0.252 | 0.173 |   6.673 |    9.300 | 
     | alu/U91                           | A ^ -> Y v   | NAND2X2M   | 0.141 | 0.078 |   6.751 |    9.378 | 
     | alu/\alu_out_reg[13]              | D v          | SDFFRQX2M  | 0.141 | 0.000 |   6.751 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -2.627 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -2.627 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -2.627 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.261
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.539
- Arrival Time                  6.574
= Slack Time                    2.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    2.964 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    2.964 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.145 | 0.323 |   0.323 |    3.287 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.364 | 0.244 |   0.567 |    3.532 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.128 | 0.136 |   0.703 |    3.668 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.291 | 0.204 |   0.908 |    3.872 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.104 |    4.069 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   1.248 |    4.213 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.105 | 0.115 |   1.363 |    4.328 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.063 |   1.426 |    4.391 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   1.487 |    4.452 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.094 |   1.582 |    4.546 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   1.683 |    4.647 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   1.833 |    4.798 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   1.994 |    4.959 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   2.121 |    5.085 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   2.241 |    5.206 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   2.289 |    5.253 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   2.443 |    5.407 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   2.532 |    5.497 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   2.603 |    5.568 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.285 | 0.278 |   2.882 |    5.846 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.437 |   3.318 |    6.283 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.271 | 0.283 |   3.601 |    6.565 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.165 | 0.325 |   3.926 |    6.890 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.114 | 0.110 |   4.036 |    7.000 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.065 |   4.100 |    7.065 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.100 | 0.053 |   4.153 |    7.118 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.221 | 0.168 |   4.321 |    7.286 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.136 |   4.457 |    7.422 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.172 | 0.125 |   4.582 |    7.546 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.099 | 0.212 |   4.794 |    7.758 | 
     | alu/div_30/U50                    | S0 v -> Y v | CLKMX2X2M   | 0.294 | 0.345 |   5.139 |    8.104 | 
     | alu/div_30/FE_RC_512_0            | A v -> Y ^  | NAND2X4M    | 0.176 | 0.178 |   5.317 |    8.282 | 
     | alu/div_30/FE_RC_511_0            | A ^ -> Y v  | INVX2M      | 0.065 | 0.070 |   5.388 |    8.352 | 
     | alu/div_30/FE_RC_510_0            | B v -> Y ^  | CLKNAND2X4M | 0.102 | 0.080 |   5.468 |    8.432 | 
     | alu/div_30/FE_RC_577_0            | B ^ -> Y v  | CLKNAND2X4M | 0.100 | 0.099 |   5.567 |    8.531 | 
     | alu/div_30/FE_RC_576_0            | A v -> Y ^  | NAND2X4M    | 0.080 | 0.074 |   5.640 |    8.605 | 
     | alu/div_30/FE_RC_575_0            | A ^ -> Y v  | NAND2X4M    | 0.055 | 0.057 |   5.697 |    8.662 | 
     | alu/div_30/FE_RC_574_0            | A v -> Y ^  | NAND2X4M    | 0.245 | 0.154 |   5.851 |    8.816 | 
     | alu/div_30/FE_RC_638_0            | A ^ -> Y v  | INVX4M      | 0.106 | 0.113 |   5.964 |    8.929 | 
     | alu/U106                          | B0 v -> Y ^ | AOI222X1M   | 0.532 | 0.397 |   6.361 |    9.325 | 
     | alu/U103                          | B ^ -> Y v  | NAND4X2M    | 0.226 | 0.213 |   6.574 |    9.539 | 
     | alu/\alu_out_reg[2]               | D v         | SDFFRHQX1M  | 0.226 | 0.000 |   6.574 |    9.539 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -2.965 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -2.965 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.000 | 0.000 |   0.000 |   -2.965 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  6.403
= Slack Time                    2.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.975 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    2.975 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    3.635 | 
     | alu/U79                           | A ^ -> Y v   | INVX2M     | 0.363 | 0.358 |   1.018 |    3.993 | 
     | alu/mult_27/U108                  | B v -> Y ^   | NOR2X1M    | 0.275 | 0.253 |   1.271 |    4.246 | 
     | alu/mult_27/U4                    | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.176 |   1.447 |    4.422 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.552 |   1.999 |    4.974 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   2.560 |    5.535 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.123 |    6.098 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   3.689 |    6.664 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.564 |   4.253 |    7.228 | 
     | alu/mult_27/S4_2                  | B ^ -> S v   | ADDFX2M    | 0.161 | 0.598 |   4.851 |    7.826 | 
     | alu/mult_27/U11                   | B v -> Y ^   | CLKXOR2X2M | 0.129 | 0.326 |   5.178 |    8.153 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v   | NAND2X2M   | 0.075 | 0.079 |   5.257 |    8.232 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   5.638 |    8.613 | 
     | alu/mult_27/FS_1/U28              | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.273 |   5.910 |    8.885 | 
     | alu/mult_27/FS_1/U27              | B v -> Y v   | CLKXOR2X2M | 0.111 | 0.251 |   6.161 |    9.136 | 
     | alu/U124                          | A0 v -> Y ^  | AOI22X1M   | 0.252 | 0.166 |   6.328 |    9.303 | 
     | alu/U123                          | A ^ -> Y v   | NAND2X2M   | 0.139 | 0.076 |   6.403 |    9.378 | 
     | alu/\alu_out_reg[12]              | D v          | SDFFRQX2M  | 0.139 | 0.000 |   6.403 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -2.975 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -2.975 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -2.975 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  6.070
= Slack Time                    3.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.306 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.306 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    3.966 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.363 | 0.358 |   1.018 |    4.324 | 
     | alu/mult_27/U108                  | B v -> Y ^  | NOR2X1M    | 0.275 | 0.253 |   1.271 |    4.577 | 
     | alu/mult_27/U4                    | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.176 |   1.447 |    4.753 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.552 |   1.999 |    5.305 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   2.560 |    5.866 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.123 |    6.429 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   3.689 |    6.995 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.564 |   4.253 |    7.559 | 
     | alu/mult_27/S4_2                  | B ^ -> S v  | ADDFX2M    | 0.161 | 0.598 |   4.851 |    8.157 | 
     | alu/mult_27/U11                   | B v -> Y ^  | CLKXOR2X2M | 0.129 | 0.326 |   5.178 |    8.484 | 
     | alu/mult_27/FS_1/U2               | A ^ -> Y v  | NAND2X2M   | 0.075 | 0.079 |   5.257 |    8.563 | 
     | alu/mult_27/FS_1/U31              | A0 v -> Y v | OA21X1M    | 0.132 | 0.381 |   5.638 |    8.944 | 
     | alu/mult_27/FS_1/U15              | A v -> Y v  | XNOR2X1M   | 0.151 | 0.174 |   5.812 |    9.118 | 
     | alu/U90                           | A0 v -> Y ^ | AOI22X1M   | 0.247 | 0.173 |   5.985 |    9.291 | 
     | alu/U89                           | A ^ -> Y v  | NAND2X2M   | 0.150 | 0.085 |   6.070 |    9.376 | 
     | alu/\alu_out_reg[11]              | D v         | SDFFRQX2M  | 0.150 | 0.000 |   6.070 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.306 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.306 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -3.306 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /D              (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  5.903
= Slack Time                    3.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.475 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.475 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    4.134 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.363 | 0.358 |   1.018 |    4.492 | 
     | alu/mult_27/U107                  | B v -> Y ^  | NOR2X1M    | 0.255 | 0.240 |   1.258 |    4.733 | 
     | alu/mult_27/U5                    | B ^ -> Y ^  | AND2X2M    | 0.084 | 0.172 |   1.430 |    4.905 | 
     | alu/mult_27/S2_2_3                | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.549 |   1.980 |    5.454 | 
     | alu/mult_27/S2_3_3                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   2.538 |    6.013 | 
     | alu/mult_27/S2_4_3                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.101 |    6.576 | 
     | alu/mult_27/S2_5_3                | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.565 |   3.667 |    7.141 | 
     | alu/mult_27/S2_6_3                | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.567 |   4.234 |    7.709 | 
     | alu/mult_27/S4_3                  | B ^ -> S v  | ADDFX2M    | 0.162 | 0.602 |   4.836 |    8.310 | 
     | alu/mult_27/U13                   | B v -> Y v  | CLKXOR2X2M | 0.118 | 0.271 |   5.107 |    8.582 | 
     | alu/mult_27/FS_1/U33              | B v -> Y ^  | NOR2X1M    | 0.172 | 0.147 |   5.254 |    8.729 | 
     | alu/mult_27/FS_1/U18              | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.159 |   5.413 |    8.887 | 
     | alu/mult_27/FS_1/U17              | A ^ -> Y v  | CLKXOR2X2M | 0.117 | 0.239 |   5.652 |    9.127 | 
     | alu/U122                          | A0 v -> Y ^ | AOI22X1M   | 0.260 | 0.173 |   5.825 |    9.300 | 
     | alu/U121                          | A ^ -> Y v  | NAND2X2M   | 0.141 | 0.078 |   5.903 |    9.378 | 
     | alu/\alu_out_reg[10]              | D v         | SDFFRQX2M  | 0.141 | 0.000 |   5.903 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.475 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.475 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -3.475 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.437
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.363
- Arrival Time                  5.738
= Slack Time                    3.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.625 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.625 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    4.285 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.363 | 0.358 |   1.018 |    4.643 | 
     | alu/mult_27/U109                  | B v -> Y ^  | NOR2X1M    | 0.261 | 0.243 |   1.261 |    4.886 | 
     | alu/mult_27/U2                    | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.171 |   1.432 |    5.057 | 
     | alu/mult_27/S2_2_1                | B ^ -> CO ^ | ADDFX2M    | 0.112 | 0.545 |   1.977 |    5.602 | 
     | alu/mult_27/S2_3_1                | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.555 |   2.532 |    6.157 | 
     | alu/mult_27/S2_4_1                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.094 |    6.719 | 
     | alu/mult_27/S2_5_1                | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.658 |    7.283 | 
     | alu/mult_27/S2_6_1                | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   4.227 |    7.852 | 
     | alu/mult_27/S4_1                  | B ^ -> S v  | ADDFX2M    | 0.173 | 0.617 |   4.844 |    8.469 | 
     | alu/mult_27/U24                   | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   4.930 |    8.555 | 
     | alu/mult_27/U23                   | B ^ -> Y v  | XNOR2X2M   | 0.112 | 0.099 |   5.029 |    8.654 | 
     | alu/mult_27/FS_1/U4               | A v -> Y ^  | INVX2M     | 0.077 | 0.079 |   5.108 |    8.733 | 
     | alu/mult_27/FS_1/U8               | A ^ -> Y v  | INVX2M     | 0.046 | 0.051 |   5.160 |    8.785 | 
     | alu/U134                          | A0 v -> Y ^ | AOI221XLM  | 0.602 | 0.402 |   5.562 |    9.187 | 
     | alu/U133                          | C0 ^ -> Y v | OAI2B11X2M | 0.215 | 0.176 |   5.738 |    9.363 | 
     | alu/\alu_out_reg[8]               | D v         | SDFFRQX1M  | 0.215 | 0.000 |   5.738 |    9.363 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.625 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.625 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.000 | 0.000 |   0.000 |   -3.625 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  5.594
= Slack Time                    3.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |            | 0.000 |       |   0.000 |    3.783 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    3.783 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.608 | 0.660 |   0.660 |    4.442 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M     | 0.363 | 0.358 |   1.018 |    4.800 | 
     | alu/mult_27/U108                  | B v -> Y ^  | NOR2X1M    | 0.275 | 0.253 |   1.271 |    5.053 | 
     | alu/mult_27/U4                    | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.176 |   1.447 |    5.229 | 
     | alu/mult_27/S2_2_2                | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.552 |   1.999 |    5.781 | 
     | alu/mult_27/S2_3_2                | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   2.560 |    6.343 | 
     | alu/mult_27/S2_4_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.123 |    6.906 | 
     | alu/mult_27/S2_5_2                | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   3.689 |    7.471 | 
     | alu/mult_27/S2_6_2                | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.564 |   4.253 |    8.036 | 
     | alu/mult_27/S4_2                  | B ^ -> S v  | ADDFX2M    | 0.161 | 0.598 |   4.851 |    8.634 | 
     | alu/mult_27/U11                   | B v -> Y v  | CLKXOR2X2M | 0.144 | 0.292 |   5.143 |    8.926 | 
     | alu/mult_27/FS_1/U5               | A v -> Y v  | XNOR2X2M   | 0.128 | 0.158 |   5.301 |    9.084 | 
     | alu/U120                          | A0 v -> Y ^ | AOI22X1M   | 0.307 | 0.204 |   5.505 |    9.288 | 
     | alu/U119                          | A ^ -> Y v  | NAND2X2M   | 0.147 | 0.089 |   5.594 |    9.377 | 
     | alu/\alu_out_reg[9]               | D v         | SDFFRQX2M  | 0.147 | 0.000 |   5.594 |    9.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.783 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.783 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -3.783 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.366
- Arrival Time                  5.466
= Slack Time                    3.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |    3.900 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    3.900 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.608 | 0.660 |   0.660 |    4.559 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M    | 0.363 | 0.358 |   1.018 |    4.917 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M   | 0.245 | 0.232 |   1.250 |    5.150 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M   | 0.082 | 0.170 |   1.420 |    5.319 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.547 |   1.967 |    5.867 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M   | 0.132 | 0.570 |   2.537 |    6.437 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.565 |   3.102 |    7.002 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M   | 0.118 | 0.561 |   3.663 |    7.562 | 
     | alu/mult_27/S1_6_0                | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   4.224 |    8.124 | 
     | alu/mult_27/S4_0                  | B ^ -> S v  | ADDFX2M   | 0.139 | 0.568 |   4.792 |    8.691 | 
     | alu/mult_27/FS_1/U14              | A v -> Y v  | BUFX2M    | 0.055 | 0.158 |   4.950 |    8.849 | 
     | alu/U131                          | A0 v -> Y ^ | AOI222X1M | 0.607 | 0.324 |   5.274 |    9.174 | 
     | alu/U129                          | D ^ -> Y v  | NAND4BX1M | 0.200 | 0.192 |   5.466 |    9.366 | 
     | alu/\alu_out_reg[7]               | D v         | SDFFRQX2M | 0.200 | 0.000 |   5.466 |    9.366 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.900 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.900 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -3.900 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.367
- Arrival Time                  5.394
= Slack Time                    3.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    3.973 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    3.973 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.145 | 0.323 |   0.323 |    4.296 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.364 | 0.244 |   0.567 |    4.540 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.128 | 0.136 |   0.703 |    4.677 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.291 | 0.204 |   0.908 |    4.881 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.104 |    5.078 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   1.248 |    5.221 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.105 | 0.115 |   1.363 |    5.336 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.063 |   1.426 |    5.399 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   1.487 |    5.461 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.094 |   1.582 |    5.555 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   1.683 |    5.656 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   1.833 |    5.807 | 
     | alu/div_30/FE_RC_155_0            | B v -> Y ^  | NAND2X2M    | 0.176 | 0.161 |   1.994 |    5.967 | 
     | alu/div_30/FE_RC_154_0            | B0 ^ -> Y v | OAI2B1X8M   | 0.132 | 0.127 |   2.121 |    6.094 | 
     | alu/div_30/FE_RC_153_0            | A v -> Y ^  | NOR2X4M     | 0.138 | 0.120 |   2.241 |    6.215 | 
     | alu/div_30/FE_RC_152_0            | B0 ^ -> Y v | AOI21X4M    | 0.107 | 0.047 |   2.289 |    6.262 | 
     | alu/div_30/FE_RC_151_0            | B v -> Y ^  | MXI2X2M     | 0.233 | 0.154 |   2.443 |    6.416 | 
     | alu/div_30/FE_RC_150_0            | A ^ -> Y v  | NAND2X3M    | 0.091 | 0.090 |   2.532 |    6.506 | 
     | alu/div_30/FE_RC_149_0            | A v -> Y ^  | NAND2X2M    | 0.080 | 0.071 |   2.603 |    6.577 | 
     | alu/div_30/U39                    | B ^ -> Y ^  | MX2X1M      | 0.285 | 0.278 |   2.882 |    6.855 | 
     | alu/div_30/FE_RC_237_0            | A ^ -> Y v  | NAND3X1M    | 0.625 | 0.437 |   3.318 |    7.291 | 
     | alu/div_30/FE_RC_342_0            | A v -> Y ^  | NAND2X8M    | 0.271 | 0.283 |   3.601 |    7.574 | 
     | alu/div_30/FE_RC_365_0            | S0 ^ -> Y v | MX2X2M      | 0.165 | 0.325 |   3.926 |    7.899 | 
     | alu/div_30/FE_RC_369_0            | A v -> Y ^  | CLKNAND2X8M | 0.114 | 0.110 |   4.036 |    8.009 | 
     | alu/div_30/FE_RC_372_0            | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.065 |   4.100 |    8.074 | 
     | alu/div_30/FE_RC_371_0            | A v -> Y ^  | NAND2X4M    | 0.100 | 0.053 |   4.153 |    8.126 | 
     | alu/div_30/FE_RC_454_0            | B ^ -> Y v  | CLKNAND2X2M | 0.221 | 0.168 |   4.321 |    8.294 | 
     | alu/div_30/FE_RC_456_0            | A v -> Y ^  | INVX2M      | 0.131 | 0.136 |   4.457 |    8.430 | 
     | alu/div_30/FE_RC_455_0            | A ^ -> Y v  | NAND2X6M    | 0.172 | 0.125 |   4.582 |    8.555 | 
     | alu/div_30/FE_RC_478_0            | A v -> Y v  | AND2X12M    | 0.099 | 0.212 |   4.794 |    8.767 | 
     | alu/U110                          | B0 v -> Y ^ | AOI222X1M   | 0.563 | 0.416 |   5.210 |    9.184 | 
     | alu/U107                          | B ^ -> Y v  | NAND4X2M    | 0.193 | 0.184 |   5.394 |    9.367 | 
     | alu/\alu_out_reg[3]               | D v         | SDFFRQX2M   | 0.193 | 0.000 |   5.394 |    9.367 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -3.973 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -3.973 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -3.973 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  4.901
= Slack Time                    4.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |    4.468 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    4.468 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.608 | 0.660 |   0.660 |    5.128 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M    | 0.363 | 0.358 |   1.018 |    5.486 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M   | 0.245 | 0.232 |   1.250 |    5.718 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M   | 0.082 | 0.170 |   1.420 |    5.888 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.547 |   1.967 |    6.435 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M   | 0.132 | 0.570 |   2.537 |    7.005 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.565 |   3.102 |    7.570 | 
     | alu/mult_27/S1_5_0                | B ^ -> CO ^ | ADDFX2M   | 0.118 | 0.561 |   3.663 |    8.130 | 
     | alu/mult_27/S1_6_0                | B ^ -> S v  | ADDFX2M   | 0.144 | 0.574 |   4.236 |    8.704 | 
     | alu/mult_27/FS_1/U13              | A v -> Y v  | BUFX2M    | 0.054 | 0.158 |   4.395 |    8.862 | 
     | alu/U56                           | A0 v -> Y ^ | AOI222X1M | 0.620 | 0.331 |   4.726 |    9.194 | 
     | alu/U53                           | B ^ -> Y v  | NAND4X2M  | 0.186 | 0.175 |   4.901 |    9.368 | 
     | alu/\alu_out_reg[6]               | D v         | SDFFRQX2M | 0.186 | 0.000 |   4.901 |    9.369 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -4.468 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -4.468 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -4.468 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  4.324
= Slack Time                    5.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |    5.044 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |    5.044 | 
     | register_file/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.608 | 0.660 |   0.660 |    5.704 | 
     | alu/U79                           | A ^ -> Y v  | INVX2M    | 0.363 | 0.358 |   1.018 |    6.062 | 
     | alu/mult_27/U110                  | B v -> Y ^  | NOR2X1M   | 0.245 | 0.232 |   1.250 |    6.295 | 
     | alu/mult_27/U7                    | B ^ -> Y ^  | AND2X2M   | 0.082 | 0.170 |   1.420 |    6.464 | 
     | alu/mult_27/S1_2_0                | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.547 |   1.967 |    7.011 | 
     | alu/mult_27/S1_3_0                | B ^ -> CO ^ | ADDFX2M   | 0.132 | 0.570 |   2.537 |    7.582 | 
     | alu/mult_27/S1_4_0                | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.565 |   3.102 |    8.146 | 
     | alu/mult_27/S1_5_0                | B ^ -> S v  | ADDFX2M   | 0.142 | 0.571 |   3.673 |    8.718 | 
     | alu/mult_27/FS_1/U12              | A v -> Y v  | BUFX2M    | 0.051 | 0.154 |   3.828 |    8.872 | 
     | alu/U118                          | A0 v -> Y ^ | AOI222X1M | 0.604 | 0.322 |   4.150 |    9.194 | 
     | alu/U115                          | B ^ -> Y v  | NAND4X2M  | 0.186 | 0.175 |   4.324 |    9.369 | 
     | alu/\alu_out_reg[5]               | D v         | SDFFRQX2M | 0.186 | 0.000 |   4.324 |    9.369 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -5.044 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -5.044 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -5.044 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /D               (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  3.978
= Slack Time                    5.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |             |             |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |             | 0.000 |       |   0.000 |    5.392 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M    | 0.000 | 0.000 |   0.000 |    5.392 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q v | SDFFRHQX4M  | 0.145 | 0.323 |   0.323 |    5.715 | 
     | alu/div_30/U31                    | A v -> Y ^  | INVX6M      | 0.364 | 0.244 |   0.567 |    5.959 | 
     | alu/div_30/FE_RC_5_0              | A ^ -> Y v  | INVX2M      | 0.128 | 0.136 |   0.703 |    6.095 | 
     | alu/div_30/FE_RC_18_0             | A v -> Y ^  | NOR2X4M     | 0.291 | 0.204 |   0.908 |    6.300 | 
     | alu/div_30/FE_RC_52_0             | A ^ -> Y ^  | AND4X4M     | 0.087 | 0.197 |   1.104 |    6.497 | 
     | alu/div_30/FE_RC_51_0             | C ^ -> Y v  | NAND3X4M    | 0.170 | 0.144 |   1.248 |    6.640 | 
     | alu/div_30/FE_RC_65_0             | B v -> Y ^  | NAND3X4M    | 0.105 | 0.115 |   1.363 |    6.755 | 
     | alu/div_30/FE_RC_64_0             | A ^ -> Y v  | NAND2X4M    | 0.059 | 0.063 |   1.426 |    6.818 | 
     | alu/div_30/FE_RC_63_0             | A v -> Y ^  | NAND2X4M    | 0.079 | 0.061 |   1.487 |    6.879 | 
     | alu/div_30/FE_RC_54_0             | B ^ -> Y v  | NAND2X4M    | 0.108 | 0.094 |   1.582 |    6.974 | 
     | alu/div_30/FE_RC_201_0            | B v -> Y ^  | NAND2X2M    | 0.109 | 0.101 |   1.683 |    7.075 | 
     | alu/div_30/FE_RC_200_0            | B ^ -> Y v  | CLKNAND2X4M | 0.188 | 0.151 |   1.833 |    7.226 | 
     | alu/div_30/FE_RC_154_0            | A0 v -> Y ^ | OAI2B1X8M   | 0.371 | 0.278 |   2.112 |    7.504 | 
     | alu/div_30/FE_RC_160_0            | B ^ -> Y v  | NOR2X5M     | 0.092 | 0.085 |   2.196 |    7.589 | 
     | alu/div_30/FE_RC_159_0            | B0 v -> Y ^ | AOI21X4M    | 0.136 | 0.112 |   2.309 |    7.701 | 
     | alu/div_30/FE_RC_151_0            | A ^ -> Y v  | MXI2X2M     | 0.124 | 0.104 |   2.413 |    7.805 | 
     | alu/div_30/FE_RC_150_0            | A v -> Y ^  | NAND2X3M    | 0.078 | 0.081 |   2.494 |    7.886 | 
     | alu/div_30/FE_RC_149_0            | A ^ -> Y v  | NAND2X2M    | 0.064 | 0.060 |   2.554 |    7.946 | 
     | alu/div_30/U39                    | B v -> Y v  | MX2X1M      | 0.219 | 0.337 |   2.890 |    8.282 | 
     | alu/div_30/FE_RC_237_0            | A v -> Y ^  | NAND3X1M    | 0.452 | 0.308 |   3.198 |    8.590 | 
     | alu/div_30/FE_RC_342_0            | A ^ -> Y v  | NAND2X8M    | 0.196 | 0.187 |   3.385 |    8.777 | 
     | alu/U114                          | B0 v -> Y ^ | AOI222X1M   | 0.538 | 0.420 |   3.806 |    9.198 | 
     | alu/U111                          | B ^ -> Y v  | NAND4X2M    | 0.179 | 0.172 |   3.978 |    9.370 | 
     | alu/\alu_out_reg[4]               | D v         | SDFFRQX2M   | 0.179 | 0.000 |   3.978 |    9.370 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.000 |       |   0.000 |   -5.392 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.000 |   -5.392 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.000 | 0.000 |   0.000 |   -5.392 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin register_file/\reg_file_reg[2][7] /CK 
Endpoint:   register_file/\reg_file_reg[2][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.455
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.345
- Arrival Time                  3.359
= Slack Time                    5.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.986 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    5.986 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.472 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.662 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.885 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.051 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.311 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.664 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.046 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.571 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    8.994 | 
     | register_file/U130                | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.351 |   3.359 |    9.345 | 
     | register_file/\reg_file_reg[2][7] | D v          | SDFFSQX1M  | 0.159 | 0.000 |   3.359 |    9.345 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -5.986 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -5.986 | 
     | register_file/\reg_file_reg[2][7] | CK ^        | SDFFSQX1M | 0.000 | 0.000 |   0.000 |   -5.986 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin register_file/\reg_file_reg[2][0] /CK 
Endpoint:   register_file/\reg_file_reg[2][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.453
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.347
- Arrival Time                  3.357
= Slack Time                    5.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.990 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    5.990 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.477 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.667 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.890 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.056 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.316 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.669 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.050 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.575 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    8.998 | 
     | register_file/U129                | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.349 |   3.357 |    9.347 | 
     | register_file/\reg_file_reg[2][0] | D v          | SDFFSQX2M  | 0.156 | 0.000 |   3.357 |    9.347 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -5.990 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -5.990 | 
     | register_file/\reg_file_reg[2][0] | CK ^        | SDFFSQX2M | 0.000 | 0.000 |   0.000 |   -5.990 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin register_file/\reg_file_reg[5][5] /CK 
Endpoint:   register_file/\reg_file_reg[5][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.351
= Slack Time                    6.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.021 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.021 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.507 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.697 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.921 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.086 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.346 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.699 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.081 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.602 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.024 | 
     | register_file/U88                 | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.347 |   3.350 |    9.371 | 
     | register_file/\reg_file_reg[5][5] | D v          | SDFFRQX2M  | 0.172 | 0.000 |   3.351 |    9.372 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.021 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.021 | 
     | register_file/\reg_file_reg[5][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.021 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin register_file/\reg_file_reg[5][6] /CK 
Endpoint:   register_file/\reg_file_reg[5][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.350
= Slack Time                    6.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.024 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.024 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.510 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.700 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.923 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.089 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.349 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.702 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.084 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.604 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.027 | 
     | register_file/U89                 | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.347 |   3.350 |    9.374 | 
     | register_file/\reg_file_reg[5][6] | D v          | SDFFRQX2M  | 0.160 | 0.000 |   3.350 |    9.374 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.024 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.024 | 
     | register_file/\reg_file_reg[5][6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.024 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin register_file/\reg_file_reg[2][6] /CK 
Endpoint:   register_file/\reg_file_reg[2][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.350
= Slack Time                    6.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.026 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.026 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.512 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.702 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.925 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.091 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.351 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.704 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.086 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.611 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.034 | 
     | register_file/U111                | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.342 |   3.350 |    9.376 | 
     | register_file/\reg_file_reg[2][6] | D v          | SDFFRQX2M  | 0.152 | 0.000 |   3.350 |    9.376 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.026 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.026 | 
     | register_file/\reg_file_reg[2][6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.026 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin register_file/\reg_file_reg[5][1] /CK 
Endpoint:   register_file/\reg_file_reg[5][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.348
= Slack Time                    6.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.027 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.027 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.513 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.703 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.927 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.092 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.352 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.705 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.087 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.608 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.030 | 
     | register_file/U84                 | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.345 |   3.347 |    9.374 | 
     | register_file/\reg_file_reg[5][1] | D v          | SDFFRQX2M  | 0.158 | 0.000 |   3.348 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.027 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.027 | 
     | register_file/\reg_file_reg[5][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.027 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin register_file/\reg_file_reg[4][0] /CK 
Endpoint:   register_file/\reg_file_reg[4][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.344
= Slack Time                    6.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.030 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.030 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.517 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.707 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.930 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.096 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.356 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.709 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.091 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.615 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.029 | 
     | register_file/U91                 | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.346 |   3.344 |    9.374 | 
     | register_file/\reg_file_reg[4][0] | D v          | SDFFRQX2M  | 0.158 | 0.000 |   3.344 |    9.374 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.030 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.030 | 
     | register_file/\reg_file_reg[4][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.030 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin register_file/\reg_file_reg[0][1] /CK 
Endpoint:   register_file/\reg_file_reg[0][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.344
= Slack Time                    6.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.031 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.031 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.517 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.707 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.930 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.096 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.356 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.709 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.091 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.616 | 
     | register_file/U46                 | A ^ -> Y v   | NAND2X2M   | 0.429 | 0.414 |   3.000 |    9.030 | 
     | register_file/U121                | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.344 |   3.344 |    9.374 | 
     | register_file/\reg_file_reg[0][1] | D v          | SDFFRQX2M  | 0.159 | 0.000 |   3.344 |    9.374 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.031 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.031 | 
     | register_file/\reg_file_reg[0][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.031 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin register_file/\reg_file_reg[2][3] /CK 
Endpoint:   register_file/\reg_file_reg[2][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.343
= Slack Time                    6.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.032 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.032 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.518 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.708 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.931 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.097 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.357 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.710 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.092 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.617 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.040 | 
     | register_file/U108                | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.335 |   3.343 |    9.375 | 
     | register_file/\reg_file_reg[2][3] | D v          | SDFFRQX4M  | 0.143 | 0.000 |   3.343 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.032 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.032 | 
     | register_file/\reg_file_reg[2][3] | CK ^        | SDFFRQX4M | 0.000 | 0.000 |   0.000 |   -6.032 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.343
= Slack Time                    6.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.032 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.032 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.519 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.709 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.932 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.098 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.358 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.711 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.093 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.618 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.041 | 
     | register_file/U109                | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.335 |   3.343 |    9.376 | 
     | register_file/\reg_file_reg[2][4] | D v          | SDFFRQX2M  | 0.152 | 0.000 |   3.343 |    9.376 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.032 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.032 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.032 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin register_file/\reg_file_reg[4][7] /CK 
Endpoint:   register_file/\reg_file_reg[4][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.342
= Slack Time                    6.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.033 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.033 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.520 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.710 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.933 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.099 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.359 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.712 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.094 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.619 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.032 | 
     | register_file/U98                 | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.343 |   3.342 |    9.375 | 
     | register_file/\reg_file_reg[4][7] | D v          | SDFFRQX2M  | 0.154 | 0.000 |   3.342 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.033 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.033 | 
     | register_file/\reg_file_reg[4][7] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.033 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin register_file/\reg_file_reg[4][6] /CK 
Endpoint:   register_file/\reg_file_reg[4][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.340
= Slack Time                    6.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.035 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.035 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.521 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.711 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.935 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.100 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.360 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.713 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.095 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.620 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.033 | 
     | register_file/U97                 | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.341 |   3.340 |    9.375 | 
     | register_file/\reg_file_reg[4][6] | D v          | SDFFRQX2M  | 0.157 | 0.000 |   3.340 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.035 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.035 | 
     | register_file/\reg_file_reg[4][6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.035 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin register_file/\reg_file_reg[4][2] /CK 
Endpoint:   register_file/\reg_file_reg[4][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.339
= Slack Time                    6.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.035 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.035 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.522 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.712 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.935 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.101 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.361 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.714 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.095 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.620 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.033 | 
     | register_file/U93                 | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.341 |   3.339 |    9.374 | 
     | register_file/\reg_file_reg[4][2] | D v          | SDFFRQX2M  | 0.157 | 0.000 |   3.339 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.035 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.035 | 
     | register_file/\reg_file_reg[4][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.035 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin register_file/\reg_file_reg[0][0] /CK 
Endpoint:   register_file/\reg_file_reg[0][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.340
= Slack Time                    6.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.036 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.036 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.522 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.712 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.936 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.102 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.361 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.714 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.096 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.621 | 
     | register_file/U46                 | A ^ -> Y v   | NAND2X2M   | 0.429 | 0.414 |   3.000 |    9.036 | 
     | register_file/U120                | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.341 |   3.340 |    9.376 | 
     | register_file/\reg_file_reg[0][0] | D v          | SDFFRQX2M  | 0.148 | 0.000 |   3.340 |    9.376 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.036 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.036 | 
     | register_file/\reg_file_reg[0][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.036 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin register_file/\reg_file_reg[2][5] /CK 
Endpoint:   register_file/\reg_file_reg[2][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.340
= Slack Time                    6.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.036 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.036 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.523 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.713 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.936 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.102 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.362 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.715 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.097 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.622 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.045 | 
     | register_file/U110                | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.332 |   3.340 |    9.376 | 
     | register_file/\reg_file_reg[2][5] | D v          | SDFFRQX2M  | 0.150 | 0.000 |   3.340 |    9.376 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.036 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.036 | 
     | register_file/\reg_file_reg[2][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.036 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin register_file/\reg_file_reg[5][0] /CK 
Endpoint:   register_file/\reg_file_reg[5][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.341
= Slack Time                    6.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.037 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.523 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.713 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.937 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.102 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.362 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.715 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.097 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.618 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.040 | 
     | register_file/U83                 | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.338 |   3.341 |    9.378 | 
     | register_file/\reg_file_reg[5][0] | D v          | SDFFRQX2M  | 0.143 | 0.000 |   3.341 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.037 | 
     | register_file/\reg_file_reg[5][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.037 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[2][1] /CK 
Endpoint:   register_file/\reg_file_reg[2][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.341
= Slack Time                    6.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.037 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.524 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.714 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.937 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.103 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.363 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.716 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.098 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.622 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.045 | 
     | register_file/U106                | A1N v -> Y v | OAI2BB2X1M | 0.139 | 0.333 |   3.341 |    9.378 | 
     | register_file/\reg_file_reg[2][1] | D v          | SDFFRQX2M  | 0.139 | 0.000 |   3.341 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.037 | 
     | register_file/\reg_file_reg[2][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.037 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[5][2] /CK 
Endpoint:   register_file/\reg_file_reg[5][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.339
= Slack Time                    6.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.037 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.524 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.714 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.937 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.103 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.363 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.716 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.098 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.618 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.040 | 
     | register_file/U85                 | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.337 |   3.339 |    9.377 | 
     | register_file/\reg_file_reg[5][2] | D v          | SDFFRQX2M  | 0.146 | 0.000 |   3.339 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.037 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.037 | 
     | register_file/\reg_file_reg[5][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.037 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[2][2] /CK 
Endpoint:   register_file/\reg_file_reg[2][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.379
- Arrival Time                  3.340
= Slack Time                    6.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.039 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.039 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.525 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.715 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.939 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.105 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.365 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.718 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.099 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.624 | 
     | register_file/U42                 | A ^ -> Y v   | NAND2X2M   | 0.442 | 0.423 |   3.008 |    9.047 | 
     | register_file/U107                | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.332 |   3.340 |    9.379 | 
     | register_file/\reg_file_reg[2][2] | D v          | SDFFRQX2M  | 0.137 | 0.000 |   3.340 |    9.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.039 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.039 | 
     | register_file/\reg_file_reg[2][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.039 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[5][4] /CK 
Endpoint:   register_file/\reg_file_reg[5][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.335
= Slack Time                    6.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.042 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.042 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.529 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.719 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.942 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.108 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.368 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.721 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.102 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.623 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.045 | 
     | register_file/U87                 | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.332 |   3.335 |    9.377 | 
     | register_file/\reg_file_reg[5][4] | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.335 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.042 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.042 | 
     | register_file/\reg_file_reg[5][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.042 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[5][3] /CK 
Endpoint:   register_file/\reg_file_reg[5][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.335
= Slack Time                    6.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.043 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.043 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.529 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.719 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.943 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.109 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.368 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.721 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.103 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.624 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.046 | 
     | register_file/U86                 | A1N v -> Y v | OAI2BB2X1M | 0.140 | 0.332 |   3.335 |    9.378 | 
     | register_file/\reg_file_reg[5][3] | D v          | SDFFRQX2M  | 0.140 | 0.000 |   3.335 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.043 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.043 | 
     | register_file/\reg_file_reg[5][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.043 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[4][5] /CK 
Endpoint:   register_file/\reg_file_reg[4][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.330
= Slack Time                    6.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.045 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.045 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.531 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.721 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.944 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.110 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.370 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.723 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.105 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.630 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.043 | 
     | register_file/U96                 | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.332 |   3.330 |    9.375 | 
     | register_file/\reg_file_reg[4][5] | D v          | SDFFRQX2M  | 0.156 | 0.000 |   3.330 |    9.375 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.045 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.045 | 
     | register_file/\reg_file_reg[4][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.045 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[5][7] /CK 
Endpoint:   register_file/\reg_file_reg[5][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.380
- Arrival Time                  3.334
= Slack Time                    6.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.046 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.046 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.532 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.722 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.945 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.111 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.371 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.724 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.106 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.626 | 
     | register_file/U36                 | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.422 |   3.003 |    9.049 | 
     | register_file/U90                 | A1N v -> Y v | OAI2BB2X1M | 0.133 | 0.331 |   3.334 |    9.380 | 
     | register_file/\reg_file_reg[5][7] | D v          | SDFFRQX2M  | 0.133 | 0.000 |   3.334 |    9.380 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.046 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.046 | 
     | register_file/\reg_file_reg[5][7] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.046 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[6][5] /CK 
Endpoint:   register_file/\reg_file_reg[6][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.328
= Slack Time                    6.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.046 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.046 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.532 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.722 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.945 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.111 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.371 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.724 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.106 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.631 | 
     | register_file/U34                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.408 |   2.993 |    9.039 | 
     | register_file/U80                 | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.334 |   3.328 |    9.373 | 
     | register_file/\reg_file_reg[6][5] | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.328 |    9.373 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.046 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.046 | 
     | register_file/\reg_file_reg[6][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.046 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[4][4] /CK 
Endpoint:   register_file/\reg_file_reg[4][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.329
= Slack Time                    6.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.047 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.047 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.534 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.724 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.947 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.113 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.373 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.726 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.108 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.632 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.046 | 
     | register_file/U95                 | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.330 |   3.329 |    9.376 | 
     | register_file/\reg_file_reg[4][4] | D v          | SDFFRQX2M  | 0.150 | 0.000 |   3.329 |    9.376 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.047 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.047 | 
     | register_file/\reg_file_reg[4][4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.047 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[4][1] /CK 
Endpoint:   register_file/\reg_file_reg[4][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.329
= Slack Time                    6.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.049 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.049 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.535 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.725 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.948 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.114 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.374 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.727 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.109 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.634 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.047 | 
     | register_file/U92                 | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.330 |   3.329 |    9.377 | 
     | register_file/\reg_file_reg[4][1] | D v          | SDFFRQX2M  | 0.143 | 0.000 |   3.329 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.049 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.049 | 
     | register_file/\reg_file_reg[4][1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.049 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[4][3] /CK 
Endpoint:   register_file/\reg_file_reg[4][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.329
= Slack Time                    6.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.049 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.049 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.535 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.725 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.948 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.114 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.374 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.727 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.109 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.634 | 
     | register_file/U38                 | A ^ -> Y v   | NAND2X2M   | 0.427 | 0.413 |   2.998 |    9.047 | 
     | register_file/U94                 | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.331 |   3.329 |    9.378 | 
     | register_file/\reg_file_reg[4][3] | D v          | SDFFRQX2M  | 0.143 | 0.000 |   3.329 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.049 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.049 | 
     | register_file/\reg_file_reg[4][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.049 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[6][0] /CK 
Endpoint:   register_file/\reg_file_reg[6][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.327
= Slack Time                    6.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.050 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.050 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.537 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.727 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.950 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.116 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.376 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.729 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.110 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.635 | 
     | register_file/U34                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.408 |   2.993 |    9.043 | 
     | register_file/U75                 | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.334 |   3.327 |    9.377 | 
     | register_file/\reg_file_reg[6][0] | D v          | SDFFRQX2M  | 0.145 | 0.000 |   3.327 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.050 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.050 | 
     | register_file/\reg_file_reg[6][0] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.050 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[0][2] /CK 
Endpoint:   register_file/\reg_file_reg[0][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.379
- Arrival Time                  3.327
= Slack Time                    6.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.051 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.051 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.538 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.728 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.951 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.117 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.377 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.730 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.111 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.636 | 
     | register_file/U46                 | A ^ -> Y v   | NAND2X2M   | 0.429 | 0.414 |   3.000 |    9.051 | 
     | register_file/U122                | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.328 |   3.327 |    9.379 | 
     | register_file/\reg_file_reg[0][2] | D v          | SDFFRQX2M  | 0.137 | 0.000 |   3.327 |    9.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.051 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.051 | 
     | register_file/\reg_file_reg[0][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.051 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[6][6] /CK 
Endpoint:   register_file/\reg_file_reg[6][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.325
= Slack Time                    6.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.051 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.051 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.538 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.728 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.951 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.117 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.377 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.730 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.112 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.637 | 
     | register_file/U34                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.408 |   2.993 |    9.045 | 
     | register_file/U81                 | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.332 |   3.325 |    9.377 | 
     | register_file/\reg_file_reg[6][6] | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.325 |    9.377 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.051 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.051 | 
     | register_file/\reg_file_reg[6][6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.051 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[7][2] /CK 
Endpoint:   register_file/\reg_file_reg[7][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.318
= Slack Time                    6.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.055 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.055 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.542 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.732 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.955 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.121 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.381 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.734 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.116 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.636 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.410 | 0.396 |   2.977 |    9.032 | 
     | register_file/U69                 | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.341 |   3.318 |    9.373 | 
     | register_file/\reg_file_reg[7][2] | D v          | SDFFRQX2M  | 0.165 | 0.000 |   3.318 |    9.373 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.055 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.055 | 
     | register_file/\reg_file_reg[7][2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.055 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[7][3] /CK 
Endpoint:   register_file/\reg_file_reg[7][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.318
= Slack Time                    6.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.056 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.056 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.542 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.732 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.955 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.121 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.381 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.734 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.116 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.636 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.410 | 0.396 |   2.977 |    9.032 | 
     | register_file/U70                 | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.341 |   3.318 |    9.373 | 
     | register_file/\reg_file_reg[7][3] | D v          | SDFFRQX2M  | 0.164 | 0.000 |   3.318 |    9.373 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.056 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.056 | 
     | register_file/\reg_file_reg[7][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.056 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[7][5] /CK 
Endpoint:   register_file/\reg_file_reg[7][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.315
= Slack Time                    6.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.057 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.057 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.543 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.733 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.956 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.065 |    7.122 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.382 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.735 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.117 | 
     | register_file/U10                 | AN ^ -> Y ^  | NOR3BX2M   | 0.701 | 0.520 |   2.581 |    8.637 | 
     | register_file/U32                 | A ^ -> Y v   | NAND2X2M   | 0.410 | 0.396 |   2.977 |    9.033 | 
     | register_file/U72                 | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.338 |   3.315 |    9.371 | 
     | register_file/\reg_file_reg[7][5] | D v          | SDFFRQX2M  | 0.172 | 0.000 |   3.315 |    9.372 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.057 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.057 | 
     | register_file/\reg_file_reg[7][5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.057 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[6][3] /CK 
Endpoint:   register_file/\reg_file_reg[6][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: sys_ctrl/\current_state_reg[3] /Q    (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.321
= Slack Time                    6.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^    |            | 0.000 |       |   0.000 |    6.057 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^  | AO2B2X4M   | 0.000 | 0.000 |   0.000 |    6.057 | 
     | sys_ctrl/\current_state_reg[3]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.296 | 0.486 |   0.486 |    6.543 | 
     | sys_ctrl/U55                      | A ^ -> Y v   | INVX2M     | 0.189 | 0.190 |   0.676 |    6.733 | 
     | sys_ctrl/U22                      | A v -> Y ^   | NOR2X2M    | 0.297 | 0.223 |   0.900 |    6.957 | 
     | sys_ctrl/U23                      | C ^ -> Y v   | NAND3X2M   | 0.167 | 0.166 |   1.066 |    7.123 | 
     | sys_ctrl/U50                      | A1N v -> Y v | AOI2BB2XLM | 0.138 | 0.260 |   1.325 |    7.382 | 
     | sys_ctrl/U48                      | A2 v -> Y ^  | OAI31X1M   | 0.447 | 0.353 |   1.678 |    7.735 | 
     | register_file/U30                 | AN ^ -> Y ^  | NOR2BX2M   | 0.455 | 0.382 |   2.060 |    8.117 | 
     | register_file/U9                  | AN ^ -> Y ^  | NOR3BX2M   | 0.709 | 0.525 |   2.585 |    8.642 | 
     | register_file/U34                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.408 |   2.993 |    9.050 | 
     | register_file/U78                 | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.327 |   3.321 |    9.378 | 
     | register_file/\reg_file_reg[6][3] | D v          | SDFFRQX2M  | 0.142 | 0.000 |   3.321 |    9.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | Ref_clk ^   |           | 0.000 |       |   0.000 |   -6.057 | 
     | scan_clk_ref_clk_mux/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.000 | 0.000 |   0.000 |   -6.057 | 
     | register_file/\reg_file_reg[6][3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -6.057 | 
     +--------------------------------------------------------------------------------------------------+ 

