// Seed: 2774914160
module module_0 (
    output wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wor   id_4
);
  wire id_6;
  assign id_1 = id_2;
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd69
) (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 _id_3
);
  logic [id_3  !=  -1 : 1 'h0] id_5;
  logic [1 : 1] id_6;
  ;
  assign id_6[1] = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
