#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018aa3097280 .scope module, "SimonControlTest" "SimonControlTest" 2 28;
 .timescale -9 -10;
P_0000018aa30f7c10 .param/l "LED_MODE_DONE" 1 2 56, C4<111>;
P_0000018aa30f7c48 .param/l "LED_MODE_INPUT" 1 2 53, C4<001>;
P_0000018aa30f7c80 .param/l "LED_MODE_PLAYBACK" 1 2 54, C4<010>;
P_0000018aa30f7cb8 .param/l "LED_MODE_REPEAT" 1 2 55, C4<100>;
v0000018aa3096880_0 .var "clk", 0 0;
v0000018aa3153c50_0 .var "correct_pattern", 0 0;
v0000018aa3153070_0 .var "errors", 7 0;
v0000018aa31536b0_0 .var "is_last_element", 0 0;
v0000018aa31537f0_0 .var "is_legal", 0 0;
v0000018aa3153930_0 .net "led_sel", 0 0, v0000018aa30afa60_0;  1 drivers
v0000018aa3153ed0_0 .net "mode_leds", 2 0, v0000018aa30eed20_0;  1 drivers
v0000018aa3153f70_0 .net "rcclr", 0 0, v0000018aa30999b0_0;  1 drivers
v0000018aa3153750_0 .net "rcld", 0 0, v0000018aa3098480_0;  1 drivers
v0000018aa3153110_0 .var "rst", 0 0;
v0000018aa3153390_0 .net "scld", 0 0, v0000018aa30a3ab0_0;  1 drivers
v0000018aa3153a70_0 .net "srld", 0 0, v0000018aa30a3550_0;  1 drivers
S_0000018aa30fc8b0 .scope module, "ctrl" "SimonControl" 2 65, 3 5 0, S_0000018aa3097280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "is_legal";
    .port_info 3 /INPUT 1 "correct_pattern";
    .port_info 4 /INPUT 1 "is_last_element";
    .port_info 5 /OUTPUT 1 "scld";
    .port_info 6 /OUTPUT 1 "rcld";
    .port_info 7 /OUTPUT 1 "rcclr";
    .port_info 8 /OUTPUT 1 "srld";
    .port_info 9 /OUTPUT 1 "led_sel";
    .port_info 10 /OUTPUT 3 "mode_leds";
P_0000018aa30e4f00 .param/l "Done" 1 3 40, C4<11>;
P_0000018aa30e4f38 .param/l "Input" 1 3 37, C4<00>;
P_0000018aa30e4f70 .param/l "LED_MODE_DONE" 1 3 34, C4<111>;
P_0000018aa30e4fa8 .param/l "LED_MODE_INPUT" 1 3 31, C4<001>;
P_0000018aa30e4fe0 .param/l "LED_MODE_PLAYBACK" 1 3 32, C4<010>;
P_0000018aa30e5018 .param/l "LED_MODE_REPEAT" 1 3 33, C4<100>;
P_0000018aa30e5050 .param/l "PlayBack" 1 3 38, C4<01>;
P_0000018aa30e5088 .param/l "Repeat" 1 3 39, C4<10>;
v0000018aa3073250_0 .net "clk", 0 0, v0000018aa3096880_0;  1 drivers
v0000018aa30f1370_0 .net "correct_pattern", 0 0, v0000018aa3153c50_0;  1 drivers
v0000018aa30a4f80_0 .net "is_last_element", 0 0, v0000018aa31536b0_0;  1 drivers
v0000018aa3097fa0_0 .net "is_legal", 0 0, v0000018aa31537f0_0;  1 drivers
v0000018aa30afa60_0 .var "led_sel", 0 0;
v0000018aa30eed20_0 .var "mode_leds", 2 0;
v0000018aa309ef80_0 .var "next_state", 1 0;
v0000018aa30999b0_0 .var "rcclr", 0 0;
v0000018aa3098480_0 .var "rcld", 0 0;
v0000018aa30e79e0_0 .net "rst", 0 0, v0000018aa3153110_0;  1 drivers
v0000018aa30a3ab0_0 .var "scld", 0 0;
v0000018aa30a3550_0 .var "srld", 0 0;
v0000018aa309fc00_0 .var "state", 1 0;
E_0000018aa30ebf80 .event posedge, v0000018aa3073250_0;
E_0000018aa30ec1c0 .event anyedge, v0000018aa309fc00_0, v0000018aa3097fa0_0, v0000018aa30a4f80_0, v0000018aa30f1370_0;
    .scope S_0000018aa30fc8b0;
T_0 ;
    %wait E_0000018aa30ec1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3098480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30a3550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %load/vec4 v0000018aa309fc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3098480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30a3550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000018aa3097fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30a3550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30a3ab0_0, 0, 1;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018aa30eed20_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %load/vec4 v0000018aa30a4f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3098480_0, 0, 1;
T_0.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018aa30eed20_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %load/vec4 v0000018aa30f1370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3098480_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
T_0.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018aa30eed20_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa30afa60_0, 0, 1;
    %load/vec4 v0000018aa30a4f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa30999b0_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3098480_0, 0, 1;
T_0.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018aa30eed20_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018aa30fc8b0;
T_1 ;
    %wait E_0000018aa30ec1c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %load/vec4 v0000018aa309fc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000018aa3097fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000018aa309fc00_0;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000018aa30a4f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000018aa309fc00_0;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000018aa30f1370_0;
    %load/vec4 v0000018aa30a4f80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000018aa30f1370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000018aa309fc00_0;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
T_1.13 ;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000018aa309fc00_0;
    %store/vec4 v0000018aa309ef80_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018aa30fc8b0;
T_2 ;
    %wait E_0000018aa30ebf80;
    %load/vec4 v0000018aa30e79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018aa309fc00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018aa309ef80_0;
    %assign/vec4 v0000018aa309fc00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018aa3097280;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3153110_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0000018aa3097280;
T_4 ;
    %vpi_call 2 60 "$dumpfile", "SimonControlTest.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000018aa3097280;
T_5 ;
    %vpi_call 2 90 "$display", "Setting %s to %s...", "rst", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3153110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 91 "$display", "Setting %s to %s...", "is_legal", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 97 "$display", "\011[FAILURE]:%s", "scld was not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.0 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 98 "$display", "\011[FAILURE]:%s", "rcld were not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.2 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 99 "$display", "\011[FAILURE]:%s", "rcclr was not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.4 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 100 "$display", "\011[FAILURE]:%s", "srld was not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.6 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 101 "$display", "\011[FAILURE]:%s", "led_sel was not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.8 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 7, 7, 3;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 102 "$display", "\011[FAILURE]:%s", "mode_leds were not reset!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.10 ;
    %delay 0, 0;
    %vpi_call 2 103 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 104 "$display", "Setting %s to %s...", "rst", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3153110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 105 "$display", "Setting %s to %s...", "is_legal", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "Setting %s to %s...", "correct_pattern", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3153c50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 107 "$display", "Setting %s to %s...", "is_last_element", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa31536b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 2 113 "$display", "\011[FAILURE]:%s", "scld should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.12 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 2 114 "$display", "\011[FAILURE]:%s", "rcld should not have changed!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.14 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.16, 6;
    %vpi_call 2 115 "$display", "\011[FAILURE]:%s", "rcclr should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.16 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 2 116 "$display", "\011[FAILURE]:%s", "srld should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.18 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.20, 6;
    %vpi_call 2 117 "$display", "\011[FAILURE]:%s", "led_sel should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.20 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_5.22, 6;
    %vpi_call 2 118 "$display", "\011[FAILURE]:%s", "mode_leds should be 001!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.22 ;
    %delay 0, 0;
    %vpi_call 2 119 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 120 "$display", "Setting %s to %s...", "is_legal", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 121 "$display", "Setting %s to %s...", "correct_pattern", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3153c50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "Setting %s to %s...", "is_last_element", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31536b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 2 128 "$display", "\011[FAILURE]:%s", "scld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.24 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.26, 6;
    %vpi_call 2 129 "$display", "\011[FAILURE]:%s", "rcld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.26 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.28, 6;
    %vpi_call 2 130 "$display", "\011[FAILURE]:%s", "rcclr should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.28 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.30, 6;
    %vpi_call 2 131 "$display", "\011[FAILURE]:%s", "srld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.30 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.32, 6;
    %vpi_call 2 132 "$display", "\011[FAILURE]:%s", "led_sel should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.32 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_5.34, 6;
    %vpi_call 2 133 "$display", "\011[FAILURE]:%s", "mode_leds should be 010!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.34 ;
    %delay 0, 0;
    %vpi_call 2 134 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 135 "$display", "Setting %s to %s...", "is_legal", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 136 "$display", "Setting %s to %s...", "correct_pattern", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3153c50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 137 "$display", "Setting %s to %s...", "is_last_element", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa31536b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.36, 6;
    %vpi_call 2 143 "$display", "\011[FAILURE]:%s", "scld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.36 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.38, 6;
    %vpi_call 2 144 "$display", "\011[FAILURE]:%s", "rcld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.38 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.40, 6;
    %vpi_call 2 145 "$display", "\011[FAILURE]:%s", "rcclr should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.40 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.42, 6;
    %vpi_call 2 146 "$display", "\011[FAILURE]:%s", "srld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.42 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.44, 6;
    %vpi_call 2 147 "$display", "\011[FAILURE]:%s", "led_sel should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.44 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_5.46, 6;
    %vpi_call 2 148 "$display", "\011[FAILURE]:%s", "mode_leds should be 100!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.46 ;
    %delay 0, 0;
    %vpi_call 2 149 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 150 "$display", "Setting %s to %s...", "is_legal", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 151 "$display", "Setting %s to %s...", "correct_pattern", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3153c50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 152 "$display", "Setting %s to %s...", "is_last_element", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa31536b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.48, 6;
    %vpi_call 2 158 "$display", "\011[FAILURE]:%s", "scld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.48 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.50, 6;
    %vpi_call 2 159 "$display", "\011[FAILURE]:%s", "rcld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.50 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.52, 6;
    %vpi_call 2 160 "$display", "\011[FAILURE]:%s", "rcclr should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.52 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.54, 6;
    %vpi_call 2 161 "$display", "\011[FAILURE]:%s", "srld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.54 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.56, 6;
    %vpi_call 2 162 "$display", "\011[FAILURE]:%s", "led_sel should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.56 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_5.58, 6;
    %vpi_call 2 163 "$display", "\011[FAILURE]:%s", "mode_leds should be 111!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.58 ;
    %delay 0, 0;
    %vpi_call 2 164 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa3096880_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 165 "$display", "Setting %s to %s...", "rst", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018aa3153110_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 166 "$display", "Setting %s to %s...", "is_legal", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018aa31537f0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018aa3153390_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.60, 6;
    %vpi_call 2 172 "$display", "\011[FAILURE]:%s", "scld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.60 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153750_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.62, 6;
    %vpi_call 2 173 "$display", "\011[FAILURE]:%s", "rcld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.62 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_5.64, 6;
    %vpi_call 2 174 "$display", "\011[FAILURE]:%s", "rcclr should be TRUE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.64 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153a70_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.66, 6;
    %vpi_call 2 175 "$display", "\011[FAILURE]:%s", "srld should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.66 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153930_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_5.68, 6;
    %vpi_call 2 176 "$display", "\011[FAILURE]:%s", "led_sel should be FALSE!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.68 ;
    %delay 0, 0;
    %load/vec4 v0000018aa3153ed0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_5.70, 6;
    %vpi_call 2 177 "$display", "\011[FAILURE]:%s", "mode_leds should be 111!" {0 0 0};
    %load/vec4 v0000018aa3153070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000018aa3153070_0, 0, 8;
T_5.70 ;
    %delay 0, 0;
    %vpi_call 2 176 "$display", "\012TESTS COMPLETED (%d FAILURES)", v0000018aa3153070_0 {0 0 0};
    %vpi_call 2 177 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SimonControl.t.v";
    "./SimonControl.v";
