{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702509093913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702509093931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 18:11:33 2023 " "Processing started: Wed Dec 13 18:11:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702509093931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509093931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFTVisualisator -c FFTVisualisator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFTVisualisator -c FFTVisualisator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509093932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702509095042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702509095043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clapcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clapcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clapCounter " "Found entity 1: clapCounter" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maxfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maxfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaxFinder " "Found entity 1: MaxFinder" {  } { { "src/MaxFinder.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/MaxFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/3-text/src/mono_8x8/demo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/3-text/src/mono_8x8/demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "src/3-text/src/mono_8x8/demo.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/3-text/src/mono_8x8/demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 charbuf_mono_64x64 " "Found entity 1: charbuf_mono_64x64" {  } { { "src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2ctxlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2ctxlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CTxLogic " "Found entity 1: I2CTxLogic" {  } { { "src/audio/i2c/I2CTxLogic.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CTxLogic.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2CMaster.v(47) " "Verilog HDL information at I2CMaster.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702509103901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMaster " "Found entity 1: I2CMaster" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2sreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2sreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2SReceiver " "Found entity 1: I2SReceiver" {  } { { "src/audio/I2SReceiver.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/codecconfigurator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/codecconfigurator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodecConfigurator " "Found entity 1: CodecConfigurator" {  } { { "src/audio/CodecConfigurator.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/CodecConfigurator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/secondordersection.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/secondordersection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondOrderSection " "Found entity 1: SecondOrderSection" {  } { { "src/filter/SecondOrderSection.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/SecondOrderSection.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509103986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509103986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirMultiplier " "Found entity 1: IirMultiplier" {  } { { "src/filter/IirMultiplier.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirFilter " "Found entity 1: IirFilter" {  } { { "src/filter/IirFilter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fftvisualisator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fftvisualisator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTVisualisator " "Found entity 1: FFTVisualisator" {  } { { "src/FFTVisualisator.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/ClockDivider.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/ClockDivider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/vgasyncgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/vgasyncgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASyncGenerator " "Found entity 1: VGASyncGenerator" {  } { { "src/video/VGASyncGenerator.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/video/VGASyncGenerator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/vgagenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/vgagenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAGenerator " "Found entity 1: VGAGenerator" {  } { { "src/video/VGAGenerator.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/video/VGAGenerator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/vgaclocksource.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/vgaclocksource.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAClockSource " "Found entity 1: VGAClockSource" {  } { { "src/video/VGAClockSource.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/video/VGAClockSource.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 Magnitude " "Found entity 1: Magnitude" {  } { { "src/fft/Magnitude.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/Magnitude.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "src/fft/FFT.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video/videoram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video/videoram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoRAM " "Found entity 1: VideoRAM" {  } { { "src/video/VideoRAM.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/video/VideoRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/mf/fft_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_mf " "Found entity 1: FFT_mf" {  } { { "src/fft/mf/FFT_mf.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104949 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509104949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509104949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105437 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105627 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105750 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105840 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105927 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509105927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509105927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106019 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106109 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106206 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106351 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106506 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ledcounton.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ledcounton.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDcountOn " "Found entity 1: LEDcountOn" {  } { { "src/LEDcountOn.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/LEDcountOn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509106538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509106538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFTVisualisator " "Elaborating entity \"FFTVisualisator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702509109710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 18 FFTVisualisator.v(55) " "Verilog HDL assignment warning at FFTVisualisator.v(55): truncated value with size 26 to match size of target (18)" {  } { { "src/FFTVisualisator.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509109711 "|FFTVisualisator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd0 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd0\"" {  } { { "src/FFTVisualisator.v" "cd0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509109797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd1 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd1\"" {  } { { "src/FFTVisualisator.v" "cd1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509109860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd2 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd2\"" {  } { { "src/FFTVisualisator.v" "cd2" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509109911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd3 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd3\"" {  } { { "src/FFTVisualisator.v" "cd3" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509109958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodecConfigurator CodecConfigurator:cc0 " "Elaborating entity \"CodecConfigurator\" for hierarchy \"CodecConfigurator:cc0\"" {  } { { "src/FFTVisualisator.v" "cc0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CMaster CodecConfigurator:cc0\|I2CMaster:i2cm1 " "Elaborating entity \"I2CMaster\" for hierarchy \"CodecConfigurator:cc0\|I2CMaster:i2cm1\"" {  } { { "src/audio/CodecConfigurator.v" "i2cm1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/CodecConfigurator.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CTxLogic CodecConfigurator:cc0\|I2CMaster:i2cm1\|I2CTxLogic:txLogic " "Elaborating entity \"I2CTxLogic\" for hierarchy \"CodecConfigurator:cc0\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\"" {  } { { "src/audio/i2c/I2CMaster.v" "txLogic" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 I2CTxLogic.v(89) " "Verilog HDL assignment warning at I2CTxLogic.v(89): truncated value with size 8 to match size of target (1)" {  } { { "src/audio/i2c/I2CTxLogic.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CTxLogic.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110151 "|FFTVisualisator|CodecConfigurator:cc0|I2CMaster:i2cm1|I2CTxLogic:txLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2SReceiver I2SReceiver:i2sr0 " "Elaborating entity \"I2SReceiver\" for hierarchy \"I2SReceiver:i2sr0\"" {  } { { "src/FFTVisualisator.v" "i2sr0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 I2SReceiver.v(61) " "Verilog HDL assignment warning at I2SReceiver.v(61): truncated value with size 18 to match size of target (16)" {  } { { "src/audio/I2SReceiver.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110220 "|FFTVisualisator|I2SReceiver:i2sr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 I2SReceiver.v(67) " "Verilog HDL assignment warning at I2SReceiver.v(67): truncated value with size 18 to match size of target (16)" {  } { { "src/audio/I2SReceiver.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110220 "|FFTVisualisator|I2SReceiver:i2sr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IirFilter IirFilter:iirf0 " "Elaborating entity \"IirFilter\" for hierarchy \"IirFilter:iirf0\"" {  } { { "src/FFTVisualisator.v" "iirf0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110286 "|FFTVisualisator|IirFilter:iirf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos0 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\"" {  } { { "src/filter/IirFilter.v" "sos0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110356 "|FFTVisualisator|IirFilter:iirf0|SecondOrderSection:sos0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IirMultiplier IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0 " "Elaborating entity \"IirMultiplier\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\"" {  } { { "src/filter/SecondOrderSection.v" "im0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/SecondOrderSection.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\"" {  } { { "src/filter/IirMultiplier.v" "lpm_mult_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\"" {  } { { "src/filter/IirMultiplier.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702509110661 ""}  } { { "src/filter/IirMultiplier.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702509110661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9sq " "Found entity 1: mult_9sq" {  } { { "db/mult_9sq.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_9sq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509110750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509110750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9sq IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated " "Elaborating entity \"mult_9sq\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos1 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos1\"" {  } { { "src/filter/IirFilter.v" "sos1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110841 "|FFTVisualisator|IirFilter:iirf0|SecondOrderSection:sos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos2 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos2\"" {  } { { "src/filter/IirFilter.v" "sos2" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509110935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509110936 "|FFTVisualisator|IirFilter:iirf0|SecondOrderSection:sos2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos3 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos3\"" {  } { { "src/filter/IirFilter.v" "sos3" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509111022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509111023 "|FFTVisualisator|IirFilter:iirf0|SecondOrderSection:sos3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:fft0 " "Elaborating entity \"FFT\" for hierarchy \"FFT:fft0\"" {  } { { "src/FFTVisualisator.v" "fft0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509111132 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FFT.v(45) " "Verilog HDL warning at FFT.v(45): converting signed shift amount to unsigned" {  } { { "src/fft/FFT.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 45 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702509111133 "|FFTVisualisator|FFT:fft0"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FFT.v(46) " "Verilog HDL warning at FFT.v(46): converting signed shift amount to unsigned" {  } { { "src/fft/FFT.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 46 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702509111133 "|FFTVisualisator|FFT:fft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FFT.v(53) " "Verilog HDL assignment warning at FFT.v(53): truncated value with size 32 to match size of target (12)" {  } { { "src/fft/FFT.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702509111134 "|FFTVisualisator|FFT:fft0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_mf FFT:fft0\|FFT_mf:fftmf0 " "Elaborating entity \"FFT_mf\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\"" {  } { { "src/fft/FFT.v" "fftmf0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509111214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream_fft_130-transform " "Found design unit 1: asj_fft_dualstream_fft_130-transform" {  } { { "asj_fft_dualstream_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509111579 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream_fft_130 " "Found entity 1: asj_fft_dualstream_fft_130" {  } { { "asj_fft_dualstream_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509111579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509111579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dualstream_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst " "Elaborating entity \"asj_fft_dualstream_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\"" {  } { { "src/fft/mf/FFT_mf.v" "asj_fft_dualstream_fft_130_inst" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509111630 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_x " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509111789 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509111789 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_x " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509111789 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509111789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_atlantic_sink_1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509112045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509112431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r2j1 " "Found entity 1: scfifo_r2j1" {  } { { "db/scfifo_r2j1.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509112591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509112591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r2j1 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated " "Elaborating entity \"scfifo_r2j1\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509112592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fc81 " "Found entity 1: a_dpfifo_fc81" {  } { { "db/a_dpfifo_fc81.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509112738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509112738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fc81 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo " "Elaborating entity \"a_dpfifo_fc81\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\"" {  } { { "db/scfifo_r2j1.tdf" "dpfifo" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509112739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8j1 " "Found entity 1: altsyncram_m8j1" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509112964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509112964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8j1 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram " "Elaborating entity \"altsyncram_m8j1\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\"" {  } { { "db/a_dpfifo_fc81.tdf" "FIFOram" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509112965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509113113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509113113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fc81.tdf" "almost_full_comparer" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_fc81.tdf" "two_comparison" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509113395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509113395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fc81.tdf" "rd_ptr_msb" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509113547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509113547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_fc81.tdf" "usedw_counter" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509113696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509113696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_fc81.tdf" "wr_ptr" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_atlantic_source_1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_interface_controller_1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509113961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_130-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114239 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_130 " "Found entity 1: asj_fft_m_k_counter_fft_130" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509114239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:ctrl\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ctrl" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509114272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114528 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_130 " "Found entity 1: asj_fft_tdl_bit_rst_fft_130" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509114528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_swd\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_swd" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509114563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_130-gen_all " "Found design unit 1: asj_fft_wrengen_fft_130-gen_all" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114875 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_130 " "Found entity 1: asj_fft_wrengen_fft_130" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509114875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509114875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "sel_we" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509114912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_130-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_130-writer" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509115333 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_130 " "Found entity 1: asj_fft_in_write_sgl_fft_130" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509115333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509115333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "writer" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509115390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de_fft_130-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de_fft_130-cnt_sw" {  } { { "asj_fft_cnt_ctrl_de_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509115631 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de_fft_130 " "Found entity 1: asj_fft_cnt_ctrl_de_fft_130" {  } { { "asj_fft_cnt_ctrl_de_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509115631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509115631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_de_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cnt_ctrl_de_fft_130:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_de_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cnt_ctrl_de_fft_130:ccc\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ccc" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509115676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_130-syn " "Found design unit 1: asj_fft_4dp_ram_fft_130-syn" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509116147 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_130 " "Found entity 1: asj_fft_4dp_ram_fft_130" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509116147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509116147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x " "Elaborating entity \"asj_fft_4dp_ram_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "dat_A_x" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509116185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_130-SYN " "Found design unit 1: asj_fft_data_ram_fft_130-SYN" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509116602 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_130 " "Found entity 1: asj_fft_data_ram_fft_130" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509116602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509116602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "\\gen_rams:0:dat_A" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509116643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "\\gen_M4K:altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509116868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onu3 " "Found entity 1: altsyncram_onu3" {  } { { "db/altsyncram_onu3.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509117031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509117031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onu3 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated " "Elaborating entity \"altsyncram_onu3\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509117032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_130-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_130-gen_all" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509119471 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_130 " "Found entity 1: asj_fft_dataadgen_fft_130" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509119471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509119471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "rd_adgen" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509119534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_130-syn " "Found design unit 1: asj_fft_cxb_addr_fft_130-syn" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509119772 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_130 " "Found entity 1: asj_fft_cxb_addr_fft_130" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509119772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509119772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ram_cxb_rd" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509119818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_130-syn " "Found design unit 1: asj_fft_tdl_fft_130-syn" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509120369 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_130 " "Found entity 1: asj_fft_tdl_fft_130" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509120369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509120369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:k_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:k_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "k_delay" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509120407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:p_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:p_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "p_delay" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509120579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_130-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_130-gen_all" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509120877 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_130 " "Found entity 1: asj_fft_wrswgen_fft_130" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509120877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509120877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrswgen_fft_130:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrswgen_fft_130:get_wr_swtiches\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "get_wr_swtiches" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509120915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_wr\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ram_cxb_wr" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509121113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done2\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_blk_done2" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509121285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_fft_130-syn" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509121501 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_130 " "Found entity 1: asj_fft_cxb_data_fft_130" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509121501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509121501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_fft_130:\\gen_write_sw:0:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_fft_130:\\gen_write_sw:0:ram_cxb_wr_data\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_write_sw:0:ram_cxb_wr_data" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509121554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:sw_r_d_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:sw_r_d_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "sw_r_d_delay" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509121753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_130-syn" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509121965 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_130 " "Found entity 1: asj_fft_cxb_data_r_fft_130" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509121965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509121965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:\\gen_bfly_input_sw:0:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:\\gen_bfly_input_sw:0:ram_cxb_bfp_data\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_bfly_input_sw:0:ram_cxb_bfp_data" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509122003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_130-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509122449 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_130 " "Found entity 1: asj_fft_dft_bfp_fft_130" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509122449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509122449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x " "Elaborating entity \"asj_fft_dft_bfp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "bfpdft_x" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509122492 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122532 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702509122534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_130-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509122819 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_130 " "Found entity 1: asj_fft_pround_fft_130" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509122819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509122819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509122856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509123095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onj " "Found entity 1: add_sub_onj" {  } { { "db/add_sub_onj.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/add_sub_onj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509123257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509123257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onj FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated " "Elaborating entity \"add_sub_onj\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509123257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_fft_130-syn" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509123859 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_130 " "Found entity 1: asj_fft_tdl_bit_fft_130" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509123859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509123859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_tdl_bit_fft_130:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_tdl_bit_fft_130:\\gen_disc:delay_next_pass\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:delay_next_pass" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509123894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509124355 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_130 " "Found entity 1: asj_fft_bfp_o_fft_130" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509124355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509124355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:bfp_detect" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509124412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509124640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509124769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509124956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_130-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125229 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_130 " "Found entity 1: asj_fft_bfp_i_fft_130" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509125229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_i_fft_130:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_i_fft_130:\\gen_disc:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:bfp_scale" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509125276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_130-model " "Found design unit 1: asj_fft_cmult_std_fft_130-model" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125592 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_130 " "Found entity 1: asj_fft_cmult_std_fft_130" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509125592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_da0:gen_std:cm1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509125646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_130-syn " "Found design unit 1: asj_fft_mult_add_fft_130-syn" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_130 " "Found entity 1: asj_fft_mult_add_fft_130" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509125981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509125981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ms" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_2jq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_2jq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_2jq2 " "Found entity 1: mult_add_2jq2" {  } { { "db/mult_add_2jq2.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509126363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509126363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_2jq2 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated " "Elaborating entity \"mult_add_2jq2\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_n691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_n691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_n691 " "Found entity 1: ded_mult_n691" {  } { { "db/ded_mult_n691.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509126551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509126551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_n691 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1 " "Elaborating entity \"ded_mult_n691\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\"" {  } { { "db/mult_add_2jq2.tdf" "ded_mult1" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509126677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509126677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_n691.tdf" "pre_result" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ma" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509126906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1iq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_1iq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1iq2 " "Found entity 1: mult_add_1iq2" {  } { { "db/mult_add_1iq2.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509127077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509127077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1iq2 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated " "Elaborating entity \"mult_add_1iq2\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509127077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:u0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509127196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509127288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_knj " "Found entity 1: add_sub_knj" {  } { { "db/add_sub_knj.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/add_sub_knj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509127459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509127459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_knj FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated " "Elaborating entity \"add_sub_knj\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509127459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509127618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_blk_done" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509130222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_130-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509130514 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_130 " "Found entity 1: asj_fft_bfp_ctrl_fft_130" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509130514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509130514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:bfpc\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "bfpc" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509130554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual_fft_130-gen_all " "Found design unit 1: asj_fft_twadgen_dual_fft_130-gen_all" {  } { { "asj_fft_twadgen_dual_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509130985 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual_fft_130 " "Found entity 1: asj_fft_twadgen_dual_fft_130" {  } { { "asj_fft_twadgen_dual_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509130985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509130985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_dual_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_twadgen_dual_fft_130:\\gen_de_twad:twid_factors " "Elaborating entity \"asj_fft_twadgen_dual_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_twadgen_dual_fft_130:\\gen_de_twad:twid_factors\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_de_twad:twid_factors" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509131052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom_fft_130-syn " "Found design unit 1: asj_fft_3tdp_rom_fft_130-syn" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509131346 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom_fft_130 " "Found entity 1: asj_fft_3tdp_rom_fft_130" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509131346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509131346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3tdp_rom_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom " "Elaborating entity \"asj_fft_3tdp_rom_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_3tdp_rom:twrom" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509131393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp_fft_130-SYN " "Found design unit 1: asj_fft_twid_rom_tdp_fft_130-SYN" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509132030 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp_fft_130 " "Found entity 1: asj_fft_twid_rom_tdp_fft_130" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509132030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509132030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_1n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509132077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509132296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ct72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct72 " "Found entity 1: altsyncram_ct72" {  } { { "db/altsyncram_ct72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509132507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509132507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ct72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated " "Elaborating entity \"altsyncram_ct72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509132508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_2n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509132783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt72 " "Found entity 1: altsyncram_dt72" {  } { { "db/altsyncram_dt72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509133185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509133185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dt72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated " "Elaborating entity \"altsyncram_dt72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_3n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et72 " "Found entity 1: altsyncram_et72" {  } { { "db/altsyncram_et72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509133749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509133749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated " "Elaborating entity \"altsyncram_et72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_1n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509133952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t72 " "Found entity 1: altsyncram_7t72" {  } { { "db/altsyncram_7t72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509134282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509134282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated " "Elaborating entity \"altsyncram_7t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_2n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t72 " "Found entity 1: altsyncram_8t72" {  } { { "db/altsyncram_8t72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509134761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509134761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated " "Elaborating entity \"altsyncram_8t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_3n" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509134930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509135051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9t72 " "Found entity 1: altsyncram_9t72" {  } { { "db/altsyncram_9t72.tdf" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509135206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509135206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated " "Elaborating entity \"altsyncram_9t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509135208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_130-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509135549 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_130 " "Found entity 1: asj_fft_lpprdadgen_fft_130" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509135549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509135549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509135596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "delay_en" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509135894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_rst_fft_130-syn" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509136159 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_130 " "Found entity 1: asj_fft_tdl_rst_fft_130" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509136159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509136159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "\\gen_M4K:delay_swd" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509136199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_130-lp " "Found design unit 1: asj_fft_lpp_serial_fft_130-lp" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509136576 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_130 " "Found entity 1: asj_fft_lpp_serial_fft_130" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702509136576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509136576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_radix_4_last_pass:lpp" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509136614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "\\gen_str_val:delay_val" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509136771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_lpp_en" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509137097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Magnitude FFT:fft0\|Magnitude:m0 " "Elaborating entity \"Magnitude\" for hierarchy \"FFT:fft0\|Magnitude:m0\"" {  } { { "src/fft/FFT.v" "m0" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509137158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clapCounter clapCounter:clapCount " "Elaborating entity \"clapCounter\" for hierarchy \"clapCounter:clapCount\"" {  } { { "src/FFTVisualisator.v" "clapCount" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509137240 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clapCounter.v(12) " "Verilog HDL Conditional Statement error at clapCounter.v(12): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 12 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702509137241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countDisplay clapCounter.v(9) " "Verilog HDL Always Construct warning at clapCounter.v(9): inferring latch(es) for variable \"countDisplay\", which holds its previous value in one or more paths through the always construct" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702509137241 "|FFTVisualisator|clapCounter:clapCount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countDisplay\[0\] clapCounter.v(9) " "Inferred latch for \"countDisplay\[0\]\" at clapCounter.v(9)" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509137242 "|FFTVisualisator|clapCounter:clapCount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countDisplay\[1\] clapCounter.v(9) " "Inferred latch for \"countDisplay\[1\]\" at clapCounter.v(9)" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509137242 "|FFTVisualisator|clapCounter:clapCount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countDisplay\[2\] clapCounter.v(9) " "Inferred latch for \"countDisplay\[2\]\" at clapCounter.v(9)" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509137244 "|FFTVisualisator|clapCounter:clapCount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countDisplay\[3\] clapCounter.v(9) " "Inferred latch for \"countDisplay\[3\]\" at clapCounter.v(9)" {  } { { "src/clapCounter.v" "" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509137244 "|FFTVisualisator|clapCounter:clapCount"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clapCounter:clapCount " "Can't elaborate user hierarchy \"clapCounter:clapCount\"" {  } { { "src/FFTVisualisator.v" "clapCount" { Text "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/FFTVisualisator.v" 117 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702509137245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/FFTVisualisator.map.smsg " "Generated suppressed messages file M:/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/FFTVisualisator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509137681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702509140043 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 18:12:20 2023 " "Processing ended: Wed Dec 13 18:12:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702509140043 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702509140043 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702509140043 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509140043 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702509141363 ""}
